
///////////////////////////////////
// Efinity Synthesis Started 
// Nov 10, 2025 17:59:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2025 14:19:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "c:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (c:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2025 19:49:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2025 20:18:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2025 20:55:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2025 21:10:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 11, 2025 22:06:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 10:54:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 11:40:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 12:17:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 1s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 12:39:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 13:44:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 14:15:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 1s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 14:27:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 14:37:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 15:35:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 15:45:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 15:51:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 15:59:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 16:12:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 16:29:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 16:43:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1616 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1052 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 520 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3329, ed: 10685, lv: 6, pw: 7952.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1038 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	187
[EFX-0000 INFO] EFX_LUT4        : 	3327
[EFX-0000 INFO] EFX_FF          : 	4042
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 16:58:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 17:36:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 17:45:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 3s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 19:53:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 1s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 20:17:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 20:19:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 20:25:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 3 differs from formal bit length 4 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0010 VERI-ERROR] index 1 is out of range [0:0] for 'axi_master_aw_ready' (VERI-1216) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:485)
[EFX-0012 VERI-INFO] module 'tools_core' remains a black box due to errors in its contents (VERI-1073) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] module 'top' remains a black box due to errors in its contents (VERI-1073) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0021 ERROR] Elaboration of module 'top' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 20:29:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 3 differs from formal bit length 4 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0010 VERI-ERROR] part-select direction is opposite from prefix index direction (VERI-1165) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:486)
[EFX-0012 VERI-INFO] see declaration of 'axi_master_aw_addr' (VERI-1177) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:311)
[EFX-0010 VERI-ERROR] index 32 is out of range [31:0] for 'axi_master_aw_addr' (VERI-1216) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:486)
[EFX-0012 VERI-INFO] module 'tools_core' remains a black box due to errors in its contents (VERI-1073) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] module 'top' remains a black box due to errors in its contents (VERI-1073) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0021 ERROR] Elaboration of module 'top' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 20:38:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:398)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:450)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:573)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:261)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:284)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:425)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[32]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[33]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[34]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[35]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[36]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[37]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[38]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[39]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[40]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[41]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[42]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[43]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[44]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[45]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[46]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[47]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[48]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[49]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[50]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[51]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[52]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[53]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[54]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[55]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[56]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[57]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[58]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[59]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[60]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[61]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[62]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[63]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[64]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[65]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[66]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'W_INADDR[67]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:221)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:407)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1881 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 514 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3451, ed: 10866, lv: 6, pw: 8021.84
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	191
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 21:16:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:289)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:426)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:329)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:478)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:478)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:601)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:289)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:312)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:453)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:249)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:249)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:435)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1895 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 745 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3385, ed: 10713, lv: 6, pw: 7939.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1822 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	193
[EFX-0000 INFO] EFX_LUT4        : 	3385
[EFX-0000 INFO] EFX_FF          : 	4046
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 1s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 21:36:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:291)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:428)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:331)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:480)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:480)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:603)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:291)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:314)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:455)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:251)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:251)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 762 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3384, ed: 10807, lv: 6, pw: 8007.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1831 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3384
[EFX-0000 INFO] EFX_FF          : 	4055
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 21:47:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:291)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:428)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:331)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:480)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:480)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:603)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:291)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:314)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:455)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:251)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:251)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:437)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 762 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3384, ed: 10807, lv: 6, pw: 8007.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1831 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3384
[EFX-0000 INFO] EFX_FF          : 	4055
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 21:57:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:303)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:440)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:343)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:492)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:492)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:615)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:303)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:326)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:467)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:263)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:263)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:449)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 733 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3362, ed: 10774, lv: 6, pw: 8003.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3362
[EFX-0000 INFO] EFX_FF          : 	4057
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 22:18:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:319)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:456)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:359)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:508)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:508)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:631)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:319)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:342)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:483)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:279)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:279)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 733 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3362, ed: 10774, lv: 6, pw: 8003.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3362
[EFX-0000 INFO] EFX_FF          : 	4057
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 22:31:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:319)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:456)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:359)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:508)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:508)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:631)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:319)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:342)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:483)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:279)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:279)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:465)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 733 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3362, ed: 10774, lv: 6, pw: 8003.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3362
[EFX-0000 INFO] EFX_FF          : 	4057
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 22:42:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:485)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:388)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:537)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:537)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:660)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:371)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:512)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1911 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 728 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3355, ed: 10757, lv: 6, pw: 7994.28
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1831 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3354
[EFX-0000 INFO] EFX_FF          : 	4055
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 22:55:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:485)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:388)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:537)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:537)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:660)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:371)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:512)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:494)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 762 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3384, ed: 10807, lv: 6, pw: 8007.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1831 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3384
[EFX-0000 INFO] EFX_FF          : 	4055
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 23:01:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:486)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:389)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:538)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:538)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:661)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:372)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:513)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 759 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3286, ed: 10526, lv: 6, pw: 7919.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1833 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	193
[EFX-0000 INFO] EFX_LUT4        : 	3286
[EFX-0000 INFO] EFX_FF          : 	4057
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 23:14:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:486)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:389)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:538)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:538)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:661)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=8)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:371)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:513)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=8)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 762 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3384, ed: 10807, lv: 6, pw: 8007.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1831 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	195
[EFX-0000 INFO] EFX_LUT4        : 	3384
[EFX-0000 INFO] EFX_FF          : 	4055
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 23:21:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:486)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:389)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:538)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:538)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:661)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=16)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:348)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:371)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:513)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:308)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:495)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 2s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1913 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 758 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3383, ed: 10835, lv: 6, pw: 8019.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1834 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	196
[EFX-0000 INFO] EFX_LUT4        : 	3383
[EFX-0000 INFO] EFX_FF          : 	4058
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 23:37:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:346)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:484)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:387)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:536)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:536)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:659)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=16)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:346)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:369)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:511)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:306)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:306)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1921 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 781 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 19s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3378, ed: 10780, lv: 6, pw: 7993.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1836 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	196
[EFX-0000 INFO] EFX_LUT4        : 	3377
[EFX-0000 INFO] EFX_FF          : 	4058
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 23:42:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:346)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:484)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:387)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:536)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:536)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:659)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=16)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:346)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:369)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:511)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:306)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:306)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:493)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1921 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 781 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3378, ed: 10780, lv: 6, pw: 7993.46
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1836 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 16s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	196
[EFX-0000 INFO] EFX_LUT4        : 	3377
[EFX-0000 INFO] EFX_FF          : 	4058
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 12, 2025 23:49:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing included file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl/define.vh' (VERI-1328) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] back to file 'C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v' (VERI-2320) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:1)
[EFX-0012 VERI-INFO] undeclared symbol 'axi1_WID', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:341)
[EFX-0012 VERI-INFO] undeclared symbol 'osc_inst1_ENA', assumed default net type 'wire' (VERI-2561) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:479)
[EFX-0012 VERI-INFO] compiling module 'top' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:3)
[EFX-0011 VERI-WARNING] port 'atype' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:213)
[EFX-0011 VERI-WARNING] port 'DDR_AID_0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:382)
[EFX-0011 VERI-WARNING] port 'axi_master_aw_prot' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:531)
[EFX-0011 VERI-WARNING] port 'axi_master_b_user' is not connected on this instance (VERI-2435) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:531)
[EFX-0011 VERI-WARNING] port 'db_reg0' remains unconnected for this instance (VERI-1927) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:654)
[EFX-0012 VERI-INFO] compiling module 'tools_core' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:8)
[EFX-0012 VERI-INFO] compiling module 'memory_checker_lfsr' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:3)
[EFX-0011 VERI-WARNING] 'awready_f' should be on the sensitivity list (VERI-1221) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:125)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:244)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:270)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 9 (VERI-1209) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:315)
[EFX-0012 VERI-INFO] compiling module 'axi_ctrl_ver3(NUM_AXI_IDS=16)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_ctrl_ver3.v:33)
[EFX-0011 VERI-WARNING] actual bit length 1 differs from formal bit length 8 for port 'DDR_WID_0' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:341)
[EFX-0011 VERI-WARNING] actual bit length 128 differs from formal bit length 256 for port 'i_pattern_len' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:364)
[EFX-0012 VERI-INFO] compiling module 'jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\jtag2axi_debugger.v:8)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\debug_hub.v:1)
[EFX-0012 VERI-INFO] compiling module 'j2a_bridge(AXI_ID_WIDTH=6)' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\j2a_bridge.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_cdc_pulse_gen' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_cdc_pulse_gen.v:1)
[EFX-0012 VERI-INFO] compiling module 'efx_datasync' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\efx_datasync.v:1)
[EFX-0011 VERI-WARNING] actual bit length 6 differs from formal bit length 8 for port 'axi_master_aw_size' (VERI-1330) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:506)
[EFX-0012 VERI-INFO] compiling module 'axi_lite_slave' (VERI-1018) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\axi_lite_slave.v:1)
[EFX-0011 VERI-WARNING] input port 'DDR_AREADY_0' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0011 VERI-WARNING] input port 'axi_master_b_user[11]' remains unconnected for this instance (VDB-1053) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : rid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:40)
[EFX-0200 WARNING] Removing redundant signal : rresp[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : rresp[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:47)
[EFX-0200 WARNING] Removing redundant signal : bid[5]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[4]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[3]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[2]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[1]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : bid[0]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:49)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[127]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[126]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[125]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[124]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[123]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0200 WARNING] Removing redundant signal : r_lfsr_2P[122]. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\memory_checker_lfsr.v:90)
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[30]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'checker0' input pin 'check_mask[31]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'TRIGGER' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[8]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[9]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[10]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[11]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[12]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[13]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[14]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[15]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[16]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[17]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[18]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[19]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[20]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[21]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[22]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[23]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[24]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[25]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[26]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[27]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[28]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[29]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[30]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'LOOP_N[31]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'PATTERN_NUMBER[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[0]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[1]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[2]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[4]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[10]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[11]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[12]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[13]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[14]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[15]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[16]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[17]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[18]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[19]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[20]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[21]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[22]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[23]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[24]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[25]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[26]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[27]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[28]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[29]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'tester0' input pin 'i_pattern_len[30]' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'tester0.DDR_AREADY_0'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:301)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[11]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[10]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[9]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[8]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[7]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[6]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[5]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[4]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'jtag2axi_debugger.axi_master_b_user[3]'. (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\tools_core.v:488)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "memory_checker_lfsr" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_ctrl_ver3(NUM_AXI_IDS=16)" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_datasync" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "efx_cdc_pulse_gen" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "j2a_bridge(AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "jtag2axi_debugger(NUM_OF_AXI_PORT=2,AXI_DATA_WIDTH=32,AXI_ID_WIDTH=6)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "axi_lite_slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "tools_core" end (Real time : 1s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1612 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK' with 1911 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK' with 1054 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK' with 945 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 724 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 18s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3390, ed: 10907, lv: 6, pw: 8058.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'axi1_ACLK~axi1_ACLK' with 1834 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'axi0_ACLK~axi0_ACLK' with 1042 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'regACLK~regACLK' with 945 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 240 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 17s)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:37)
[EFX-0011 VERI-WARNING] Input/inout port axi0_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:38)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:40)
[EFX-0011 VERI-WARNING] Input/inout port axi0_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:44)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:78)
[EFX-0011 VERI-WARNING] Input/inout port axi1_BRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:79)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:81)
[EFX-0011 VERI-WARNING] Input/inout port axi1_RRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:85)
[EFX-0011 VERI-WARNING] Input/inout port regRLAST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:106)
[EFX-0011 VERI-WARNING] Input/inout port regRRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:107)
[EFX-0011 VERI-WARNING] Input/inout port regRID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:108)
[EFX-0011 VERI-WARNING] Input/inout port regBID[5] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:125)
[EFX-0011 VERI-WARNING] Input/inout port regBRESP[1] is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:126)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_DRCK is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:132)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_RUNTEST is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:134)
[EFX-0011 VERI-WARNING] Input/inout port jtag_inst1_TMS is unconnected and will be removed. (VDB-8003) (C:\Users\ahaas\.efinity\project\ti_lpddr4_debug_tools-v2.3\ti_lpddr4_debug_tools\rtl\top.v:139)
[EFX-0011 VERI-WARNING] Found 52 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	196
[EFX-0000 INFO] EFX_LUT4        : 	3390
[EFX-0000 INFO] EFX_FF          : 	4058
[EFX-0000 INFO] EFX_SRL8        : 	16
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)
