// Seed: 3311750507
module module_0 (
    output id_0
    , id_3,
    input id_1,
    input logic id_2
);
  assign id_0 = id_3 && id_2;
  logic id_4 = 1;
  logic id_5;
  assign id_4 = 1 * 1;
  assign id_4 = 1;
  logic id_6 = 1;
  type_12 id_7 (
      .id_0(id_1.id_4),
      .id_1(id_3)
  );
  assign #1 id_4 = id_3;
endmodule
`define pp_3 0
