/* Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP3C5) Path("C:/Users/jbai/Desktop/EndOfTheWorld/aaa/MicroPsFinalProject-master/FPGA/") File("lab7_jb.jic") MfrSpec(OpMask(1) SEC_Device(EPCS4) Child_OpMask(1 1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
