{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1763538625009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763538625009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 13:20:24 2025 " "Processing started: Wed Nov 19 13:20:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763538625009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538625009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i281_cpu -c i281_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off i281_cpu -c i281_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538625009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1763538625471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1763538625471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder_busout.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder_busout.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_BUSOUT " "Found entity 1: seven_seg_decoder_BUSOUT" {  } { { "seven_seg_decoder_BUSOUT.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/seven_seg_decoder_BUSOUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones.v 1 1 " "Found 1 design units, including 1 entities, in source file ones.v" { { "Info" "ISGN_ENTITY_NAME" "1 ONES " "Found entity 1: ONES" {  } { { "ONES.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ONES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios_hardcoded_low.v 1 1 " "Found 1 design units, including 1 entities, in source file bios_hardcoded_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS_Hardcoded_Low " "Found entity 1: BIOS_Hardcoded_Low" {  } { { "BIOS_Hardcoded_Low.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/BIOS_Hardcoded_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios_hardcoded_high.v 1 1 " "Found 1 design units, including 1 entities, in source file bios_hardcoded_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS_Hardcoded_High " "Found entity 1: BIOS_Hardcoded_High" {  } { { "BIOS_Hardcoded_High.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/BIOS_Hardcoded_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios_hardcoded.v 1 1 " "Found 1 design units, including 1 entities, in source file bios_hardcoded.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS_Hardcoded " "Found entity 1: BIOS_Hardcoded" {  } { { "BIOS_Hardcoded.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/BIOS_Hardcoded.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeros.v 1 1 " "Found 1 design units, including 1 entities, in source file zeros.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZEROS " "Found entity 1: ZEROS" {  } { { "ZEROS.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ZEROS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_data.v 1 1 " "Found 1 design units, including 1 entities, in source file user_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 User_Data " "Found entity 1: User_Data" {  } { { "User_Data.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/User_Data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_code_low.v 1 1 " "Found 1 design units, including 1 entities, in source file user_code_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 User_Code_Low " "Found entity 1: User_Code_Low" {  } { { "User_Code_Low.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/User_Code_Low.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_code_high.v 1 1 " "Found 1 design units, including 1 entities, in source file user_code_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 User_Code_High " "Found entity 1: User_Code_High" {  } { { "User_Code_High.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/User_Code_High.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16wide4to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 16wide4to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 16Wide4To1BusMux " "Found entity 1: 16Wide4To1BusMux" {  } { { "16Wide4To1BusMux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/16Wide4To1BusMux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x8bitregisters.v 1 1 " "Found 1 design units, including 1 entities, in source file 4x8bitregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 4x8BitRegisters " "Found entity 1: 4x8BitRegisters" {  } { { "4x8BitRegisters.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/4x8BitRegisters.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x8bitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file 4x8bitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 4x8BitRegister " "Found entity 1: 4x8BitRegister" {  } { { "4x8BitRegister.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/4x8BitRegister.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4widebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 4widebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 4WideBusMux " "Found entity 1: 4WideBusMux" {  } { { "4WideBusMux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/4WideBusMux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to16decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file 4to16decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 4to16DecoderWithEnable " "Found entity 1: 4to16DecoderWithEnable" {  } { { "4to16DecoderWithEnable.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/4to16DecoderWithEnable.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538634985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538634985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file 4to1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 4to1Mux " "Found entity 1: 4to1Mux" {  } { { "4to1Mux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/4to1Mux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to4decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file 2to4decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 2to4DecoderWithEnable " "Found entity 1: 2to4DecoderWithEnable" {  } { { "2to4DecoderWithEnable.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/2to4DecoderWithEnable.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2bitupcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file 2bitupcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 2BitUpCounter " "Found entity 1: 2BitUpCounter" {  } { { "2BitUpCounter.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/2BitUpCounter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2bitdecoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file 2bitdecoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 2BitDecoderWithEnable " "Found entity 1: 2BitDecoderWithEnable" {  } { { "2BitDecoderWithEnable.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/2BitDecoderWithEnable.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1to2decoderwithenable.v 1 1 " "Found 1 design units, including 1 entities, in source file 1to2decoderwithenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 1to2DecoderWithEnable " "Found entity 1: 1to2DecoderWithEnable" {  } { { "1to2DecoderWithEnable.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/1to2DecoderWithEnable.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenwidebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteenwidebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenWideBusMux " "Found entity 1: SixteenWideBusMux" {  } { { "SixteenWideBusMux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/SixteenWideBusMux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftnodff.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftnodff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftNoDff " "Found entity 1: ShiftNoDff" {  } { { "ShiftNoDff.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ShiftNoDff.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file registers16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers16bit " "Found entity 1: Registers16bit" {  } { { "Registers16bit.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Registers16bit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8bit_with_preset.v 1 1 " "Found 1 design units, including 1 entities, in source file registers8bit_with_preset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit_with_preset " "Found entity 1: Registers8bit_with_preset" {  } { { "Registers8bit_with_preset.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Registers8bit_with_preset.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file registers8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers8bit " "Found entity 1: Registers8bit" {  } { { "Registers8bit.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Registers8bit.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readonly_16x16_register_file_low.v 1 1 " "Found 1 design units, including 1 entities, in source file readonly_16x16_register_file_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_Low " "Found entity 1: ReadOnly_16x16_Register_File_Low" {  } { { "ReadOnly_16x16_Register_File_Low.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ReadOnly_16x16_Register_File_Low.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readonly_16x16_register_file_high.v 1 1 " "Found 1 design units, including 1 entities, in source file readonly_16x16_register_file_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_16x16_Register_File_High " "Found entity 1: ReadOnly_16x16_Register_File_High" {  } { { "ReadOnly_16x16_Register_File_High.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ReadOnly_16x16_Register_File_High.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readonly_registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file readonly_registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReadOnly_RegisterFile " "Found entity 1: ReadOnly_RegisterFile" {  } { { "ReadOnly_RegisterFile.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ReadOnly_RegisterFile.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ProgramCounter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Opcode_Decoder " "Found entity 1: Opcode_Decoder" {  } { { "Opcode_Decoder.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Opcode_Decoder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_no_preset.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_no_preset.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_no_preset " "Found entity 1: IMEM_no_preset" {  } { { "IMEM_no_preset.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_no_preset.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_low.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_low " "Found entity 1: IMEM_low" {  } { { "IMEM_low.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_low.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_high.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM_high " "Found entity 1: IMEM_high" {  } { { "IMEM_high.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_high.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/FullAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag_Registers " "Found entity 1: Flag_Registers" {  } { { "Flag_Registers.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Flag_Registers.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightwidebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file eightwidebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightWideBusMux " "Found entity 1: EightWideBusMux" {  } { { "EightWideBusMux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/EightWideBusMux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/DMEM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Debouncer.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_dividers.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_dividers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_dividers " "Found entity 1: Clock_dividers" {  } { { "Clock_dividers.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_dividers.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_4_16_and_64.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_4_16_and_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_4_16_and_64 " "Found entity 1: Clock_divider_4_16_and_64" {  } { { "Clock_divider_4_16_and_64.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_divider_4_16_and_64.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_512.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_512 " "Found entity 1: Clock_divider_512" {  } { { "Clock_divider_512.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_divider_512.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 6bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 6bitAdder " "Found entity 1: 6bitAdder" {  } { { "6bitAdder.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/6bitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/clock_generator.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c16to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file c16to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 C16to1BusMUX " "Found entity 1: C16to1BusMUX" {  } { { "C16to1BusMUX.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/C16to1BusMUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busnot.v 1 1 " "Found 1 design units, including 1 entities, in source file busnot.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusNot " "Found entity 1: BusNot" {  } { { "BusNot.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/BusNot.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Block3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flag_calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_flag_calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Flag_Calculator " "Found entity 1: ALU_Flag_Calculator" {  } { { "ALU_Flag_Calculator.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ALU_Flag_Calculator.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8widwidebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 8widwidebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 8WidWideBusMux " "Found entity 1: 8WidWideBusMux" {  } { { "8WidWideBusMux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/8WidWideBusMux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/ALU.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7widwidebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 7widwidebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 7WidWideBusMux " "Found entity 1: 7WidWideBusMux" {  } { { "7WidWideBusMux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/7WidWideBusMux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "6widebusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 6widebusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 6WideBusMux " "Found entity 1: 6WideBusMux" {  } { { "6WideBusMux.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/6WideBusMux.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_card.v 1 1 " "Found 1 design units, including 1 entities, in source file video_card.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Card " "Found entity 1: Video_Card" {  } { { "Video_Card.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Video_Card.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8wide16to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 8wide16to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 8wide16to1BusMUX " "Found entity 1: 8wide16to1BusMUX" {  } { { "8wide16to1BusMUX.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/8wide16to1BusMUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file 8bitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "8bitAdder.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/8bitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Control_FSM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c16dmuxer.v 1 1 " "Found 1 design units, including 1 entities, in source file c16dmuxer.v" { { "Info" "ISGN_ENTITY_NAME" "1 C16dmuxer " "Found entity 1: C16dmuxer" {  } { { "C16dmuxer.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/C16dmuxer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_hardcoded.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_hardcoded.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM_Hardcoded " "Found entity 1: DMEM_Hardcoded" {  } { { "DMEM_Hardcoded.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/DMEM_Hardcoded.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8wide4to1busmux.v 1 1 " "Found 1 design units, including 1 entities, in source file 8wide4to1busmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 8wide4to1BusMUX " "Found entity 1: 8wide4to1BusMUX" {  } { { "8wide4to1BusMUX.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/8wide4to1BusMUX.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1024.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/clock_divider_1024.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file i281_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 i281_CPU " "Found entity 1: i281_CPU" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i281_cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file i281_cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 i281_cpu_tb " "Found entity 1: i281_cpu_tb" {  } { { "i281_cpu_tb.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1763538635287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538635287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i281_CPU " "Elaborating entity \"i281_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1763538635384 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SYNTHESIZED_WIRE_18 i281_CPU.v(139) " "Verilog HDL warning at i281_CPU.v(139): object SYNTHESIZED_WIRE_18 used but never assigned" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 139 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1763538635400 "|i281_CPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SYNTHESIZED_WIRE_18 0 i281_CPU.v(139) " "Net \"SYNTHESIZED_WIRE_18\" at i281_CPU.v(139) has no driver or initial value, using a default initial value '0'" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 139 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1763538635400 "|i281_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8WidWideBusMux 8WidWideBusMux:b2v_ALU_RESULT_Multiplexer " "Elaborating entity \"8WidWideBusMux\" for hierarchy \"8WidWideBusMux:b2v_ALU_RESULT_Multiplexer\"" {  } { { "i281_CPU.v" "b2v_ALU_RESULT_Multiplexer" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 8WidWideBusMux:b2v_ALU_RESULT_Multiplexer\|Block3:b2v_inst " "Elaborating entity \"Block3\" for hierarchy \"8WidWideBusMux:b2v_ALU_RESULT_Multiplexer\|Block3:b2v_inst\"" {  } { { "8WidWideBusMux.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/8WidWideBusMux.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4x8BitRegisters 4x8BitRegisters:b2v_inst " "Elaborating entity \"4x8BitRegisters\" for hierarchy \"4x8BitRegisters:b2v_inst\"" {  } { { "i281_CPU.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers8bit 4x8BitRegisters:b2v_inst\|Registers8bit:b2v_A " "Elaborating entity \"Registers8bit\" for hierarchy \"4x8BitRegisters:b2v_inst\|Registers8bit:b2v_A\"" {  } { { "4x8BitRegisters.v" "b2v_A" { Text "C:/Users/sagar/Downloads/i281_simulation/4x8BitRegisters.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2BitDecoderWithEnable 4x8BitRegisters:b2v_inst\|2BitDecoderWithEnable:b2v_inst " "Elaborating entity \"2BitDecoderWithEnable\" for hierarchy \"4x8BitRegisters:b2v_inst\|2BitDecoderWithEnable:b2v_inst\"" {  } { { "4x8BitRegisters.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/4x8BitRegisters.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide4to1BusMUX 4x8BitRegisters:b2v_inst\|8wide4to1BusMUX:b2v_inst5 " "Elaborating entity \"8wide4to1BusMUX\" for hierarchy \"4x8BitRegisters:b2v_inst\|8wide4to1BusMUX:b2v_inst5\"" {  } { { "4x8BitRegisters.v" "b2v_inst5" { Text "C:/Users/sagar/Downloads/i281_simulation/4x8BitRegisters.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Opcode_Decoder Opcode_Decoder:b2v_inst1 " "Elaborating entity \"Opcode_Decoder\" for hierarchy \"Opcode_Decoder:b2v_inst1\"" {  } { { "i281_CPU.v" "b2v_inst1" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4to16DecoderWithEnable Opcode_Decoder:b2v_inst1\|4to16DecoderWithEnable:b2v_inst2 " "Elaborating entity \"4to16DecoderWithEnable\" for hierarchy \"Opcode_Decoder:b2v_inst1\|4to16DecoderWithEnable:b2v_inst2\"" {  } { { "Opcode_Decoder.v" "b2v_inst2" { Text "C:/Users/sagar/Downloads/i281_simulation/Opcode_Decoder.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to4DecoderWithEnable Opcode_Decoder:b2v_inst1\|2to4DecoderWithEnable:b2v_inst5 " "Elaborating entity \"2to4DecoderWithEnable\" for hierarchy \"Opcode_Decoder:b2v_inst1\|2to4DecoderWithEnable:b2v_inst5\"" {  } { { "Opcode_Decoder.v" "b2v_inst5" { Text "C:/Users/sagar/Downloads/i281_simulation/Opcode_Decoder.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1to2DecoderWithEnable Opcode_Decoder:b2v_inst1\|1to2DecoderWithEnable:b2v_inst6 " "Elaborating entity \"1to2DecoderWithEnable\" for hierarchy \"Opcode_Decoder:b2v_inst1\|1to2DecoderWithEnable:b2v_inst6\"" {  } { { "Opcode_Decoder.v" "b2v_inst6" { Text "C:/Users/sagar/Downloads/i281_simulation/Opcode_Decoder.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:b2v_inst17 " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:b2v_inst17\"" {  } { { "i281_CPU.v" "b2v_inst17" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:b2v_inst22 " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:b2v_inst22\"" {  } { { "i281_CPU.v" "b2v_inst22" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_high IMEM:b2v_inst22\|IMEM_high:b2v_inst1 " "Elaborating entity \"IMEM_high\" for hierarchy \"IMEM:b2v_inst22\|IMEM_high:b2v_inst1\"" {  } { { "IMEM.v" "b2v_inst1" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Code_High IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|User_Code_High:b2v_inst " "Elaborating entity \"User_Code_High\" for hierarchy \"IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|User_Code_High:b2v_inst\"" {  } { { "IMEM_high.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_high.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ONES IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|ONES:b2v_inst1 " "Elaborating entity \"ONES\" for hierarchy \"IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|ONES:b2v_inst1\"" {  } { { "IMEM_high.v" "b2v_inst1" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_high.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenWideBusMux IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|SixteenWideBusMux:b2v_inst10 " "Elaborating entity \"SixteenWideBusMux\" for hierarchy \"IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|SixteenWideBusMux:b2v_inst10\"" {  } { { "IMEM_high.v" "b2v_inst10" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_high.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers16bit IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|Registers16bit:b2v_inst22 " "Elaborating entity \"Registers16bit\" for hierarchy \"IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|Registers16bit:b2v_inst22\"" {  } { { "IMEM_high.v" "b2v_inst22" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_high.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538635926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C16to1BusMUX IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|C16to1BusMUX:b2v_inst35 " "Elaborating entity \"C16to1BusMUX\" for hierarchy \"IMEM:b2v_inst22\|IMEM_high:b2v_inst1\|C16to1BusMUX:b2v_inst35\"" {  } { { "IMEM_high.v" "b2v_inst35" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_high.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538636391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_Low IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_Low:b2v_inst2 " "Elaborating entity \"ReadOnly_16x16_Register_File_Low\" for hierarchy \"IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_Low:b2v_inst2\"" {  } { { "IMEM.v" "b2v_inst2" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538637225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS_Hardcoded_Low IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_Low:b2v_inst2\|BIOS_Hardcoded_Low:b2v_inst " "Elaborating entity \"BIOS_Hardcoded_Low\" for hierarchy \"IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_Low:b2v_inst2\|BIOS_Hardcoded_Low:b2v_inst\"" {  } { { "ReadOnly_16x16_Register_File_Low.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/ReadOnly_16x16_Register_File_Low.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538637225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReadOnly_16x16_Register_File_High IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_High:b2v_inst251 " "Elaborating entity \"ReadOnly_16x16_Register_File_High\" for hierarchy \"IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_High:b2v_inst251\"" {  } { { "IMEM.v" "b2v_inst251" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538638719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS_Hardcoded_High IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_High:b2v_inst251\|BIOS_Hardcoded_High:b2v_inst " "Elaborating entity \"BIOS_Hardcoded_High\" for hierarchy \"IMEM:b2v_inst22\|ReadOnly_16x16_Register_File_High:b2v_inst251\|BIOS_Hardcoded_High:b2v_inst\"" {  } { { "ReadOnly_16x16_Register_File_High.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/ReadOnly_16x16_Register_File_High.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538638737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16Wide4To1BusMux IMEM:b2v_inst22\|16Wide4To1BusMux:b2v_inst252 " "Elaborating entity \"16Wide4To1BusMux\" for hierarchy \"IMEM:b2v_inst22\|16Wide4To1BusMux:b2v_inst252\"" {  } { { "IMEM.v" "b2v_inst252" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538640118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM_low IMEM:b2v_inst22\|IMEM_low:b2v_inst5 " "Elaborating entity \"IMEM_low\" for hierarchy \"IMEM:b2v_inst22\|IMEM_low:b2v_inst5\"" {  } { { "IMEM.v" "b2v_inst5" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538640207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Code_Low IMEM:b2v_inst22\|IMEM_low:b2v_inst5\|User_Code_Low:b2v_inst3 " "Elaborating entity \"User_Code_Low\" for hierarchy \"IMEM:b2v_inst22\|IMEM_low:b2v_inst5\|User_Code_Low:b2v_inst3\"" {  } { { "IMEM_low.v" "b2v_inst3" { Text "C:/Users/sagar/Downloads/i281_simulation/IMEM_low.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538640897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM Control_FSM:b2v_inst23 " "Elaborating entity \"Control_FSM\" for hierarchy \"Control_FSM:b2v_inst23\"" {  } { { "i281_CPU.v" "b2v_inst23" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_dividers Clock_dividers:b2v_inst4 " "Elaborating entity \"Clock_dividers\" for hierarchy \"Clock_dividers:b2v_inst4\"" {  } { { "i281_CPU.v" "b2v_inst4" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_512 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst " "Elaborating entity \"Clock_divider_512\" for hierarchy \"Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\"" {  } { { "Clock_dividers.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_dividers.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_4_16_and_64 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4 " "Elaborating entity \"Clock_divider_4_16_and_64\" for hierarchy \"Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\"" {  } { { "Clock_dividers.v" "b2v_inst4" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_dividers.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst6 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst6\"" {  } { { "i281_CPU.v" "b2v_inst6" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftNoDff ALU:b2v_inst6\|ShiftNoDff:b2v_inst " "Elaborating entity \"ShiftNoDff\" for hierarchy \"ALU:b2v_inst6\|ShiftNoDff:b2v_inst\"" {  } { { "ALU.v" "b2v_inst" { Text "C:/Users/sagar/Downloads/i281_simulation/ALU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag_Registers ALU:b2v_inst6\|Flag_Registers:b2v_inst1 " "Elaborating entity \"Flag_Registers\" for hierarchy \"ALU:b2v_inst6\|Flag_Registers:b2v_inst1\"" {  } { { "ALU.v" "b2v_inst1" { Text "C:/Users/sagar/Downloads/i281_simulation/ALU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Flag_Calculator ALU:b2v_inst6\|ALU_Flag_Calculator:b2v_inst3 " "Elaborating entity \"ALU_Flag_Calculator\" for hierarchy \"ALU:b2v_inst6\|ALU_Flag_Calculator:b2v_inst3\"" {  } { { "ALU.v" "b2v_inst3" { Text "C:/Users/sagar/Downloads/i281_simulation/ALU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder ALU:b2v_inst6\|8bitAdder:b2v_inst5 " "Elaborating entity \"8bitAdder\" for hierarchy \"ALU:b2v_inst6\|8bitAdder:b2v_inst5\"" {  } { { "ALU.v" "b2v_inst5" { Text "C:/Users/sagar/Downloads/i281_simulation/ALU.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:b2v_inst6\|8bitAdder:b2v_inst5\|FullAdder:b2v_inst25 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:b2v_inst6\|8bitAdder:b2v_inst5\|FullAdder:b2v_inst25\"" {  } { { "8bitAdder.v" "b2v_inst25" { Text "C:/Users/sagar/Downloads/i281_simulation/8bitAdder.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_Card Video_Card:b2v_inst7 " "Elaborating entity \"Video_Card\" for hierarchy \"Video_Card:b2v_inst7\"" {  } { { "i281_CPU.v" "b2v_inst7" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_BUSOUT Video_Card:b2v_inst7\|seven_seg_decoder_BUSOUT:b2v_inst10 " "Elaborating entity \"seven_seg_decoder_BUSOUT\" for hierarchy \"Video_Card:b2v_inst7\|seven_seg_decoder_BUSOUT:b2v_inst10\"" {  } { { "Video_Card.v" "b2v_inst10" { Text "C:/Users/sagar/Downloads/i281_simulation/Video_Card.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4WideBusMux Video_Card:b2v_inst7\|4WideBusMux:b2v_inst26 " "Elaborating entity \"4WideBusMux\" for hierarchy \"Video_Card:b2v_inst7\|4WideBusMux:b2v_inst26\"" {  } { { "Video_Card.v" "b2v_inst26" { Text "C:/Users/sagar/Downloads/i281_simulation/Video_Card.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7WidWideBusMux Video_Card:b2v_inst7\|7WidWideBusMux:b2v_inst43 " "Elaborating entity \"7WidWideBusMux\" for hierarchy \"Video_Card:b2v_inst7\|7WidWideBusMux:b2v_inst43\"" {  } { { "Video_Card.v" "b2v_inst43" { Text "C:/Users/sagar/Downloads/i281_simulation/Video_Card.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusNot Video_Card:b2v_inst7\|7WidWideBusMux:b2v_inst43\|BusNot:b2v_inst1 " "Elaborating entity \"BusNot\" for hierarchy \"Video_Card:b2v_inst7\|7WidWideBusMux:b2v_inst43\|BusNot:b2v_inst1\"" {  } { { "7WidWideBusMux.v" "b2v_inst1" { Text "C:/Users/sagar/Downloads/i281_simulation/7WidWideBusMux.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:b2v_inst8 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:b2v_inst8\"" {  } { { "i281_CPU.v" "b2v_inst8" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538641773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "User_Data DMEM:b2v_inst8\|User_Data:b2v_inst18 " "Elaborating entity \"User_Data\" for hierarchy \"DMEM:b2v_inst8\|User_Data:b2v_inst18\"" {  } { { "DMEM.v" "b2v_inst18" { Text "C:/Users/sagar/Downloads/i281_simulation/DMEM.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538642066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8wide16to1BusMUX DMEM:b2v_inst8\|8wide16to1BusMUX:b2v_inst24 " "Elaborating entity \"8wide16to1BusMUX\" for hierarchy \"DMEM:b2v_inst8\|8wide16to1BusMUX:b2v_inst24\"" {  } { { "DMEM.v" "b2v_inst24" { Text "C:/Users/sagar/Downloads/i281_simulation/DMEM.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538642120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6bitAdder 6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets " "Elaborating entity \"6bitAdder\" for hierarchy \"6bitAdder:b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets\"" {  } { { "i281_CPU.v" "b2v_Program_Counter_Adder_For_Jump_and_Branch_Offsets" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538642563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "6WideBusMux 6WideBusMux:b2v_Program_Counter_Multiplexer " "Elaborating entity \"6WideBusMux\" for hierarchy \"6WideBusMux:b2v_Program_Counter_Multiplexer\"" {  } { { "i281_CPU.v" "b2v_Program_Counter_Multiplexer" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538642578 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Block3:b2v_inst12\|mxout~0 " "Found clock multiplexer Block3:b2v_inst12\|mxout~0" {  } { { "Block3.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Block3.v" 30 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1763538644914 "|i281_CPU|Block3:b2v_inst12|mxout~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1763538644914 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1763538645563 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "REG2_ZERO GND " "Pin \"REG2_ZERO\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|REG2_ZERO"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG2_ONE GND " "Pin \"REG2_ONE\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|REG2_ONE"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG1_ZERO GND " "Pin \"REG1_ZERO\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|REG1_ZERO"} { "Warning" "WMLS_MLS_STUCK_PIN" "REG1_ONE GND " "Pin \"REG1_ONE\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|REG1_ONE"} { "Warning" "WMLS_MLS_STUCK_PIN" "Negative_Flag GND " "Pin \"Negative_Flag\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Negative_Flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "Zero_Flag GND " "Pin \"Zero_Flag\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Zero_Flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "Carry_Flag GND " "Pin \"Carry_Flag\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Carry_Flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "OverFlow_Flag GND " "Pin \"OverFlow_Flag\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|OverFlow_Flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE0 GND " "Pin \"OPCODE0\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|OPCODE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE1 GND " "Pin \"OPCODE1\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|OPCODE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE2 GND " "Pin \"OPCODE2\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|OPCODE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "OPCODE3 GND " "Pin \"OPCODE3\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|OPCODE3"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL0 GND " "Pin \"IMMEDVAL0\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL0"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL1 GND " "Pin \"IMMEDVAL1\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL2 GND " "Pin \"IMMEDVAL2\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL2"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL3 GND " "Pin \"IMMEDVAL3\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL3"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL4 GND " "Pin \"IMMEDVAL4\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL4"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL5 GND " "Pin \"IMMEDVAL5\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL5"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL6 GND " "Pin \"IMMEDVAL6\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL6"} { "Warning" "WMLS_MLS_STUCK_PIN" "IMMEDVAL7 GND " "Pin \"IMMEDVAL7\" is stuck at GND" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|IMMEDVAL7"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut0\[6\] VCC " "Pin \"Seven_SegOut0\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut1\[6\] VCC " "Pin \"Seven_SegOut1\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut2\[6\] VCC " "Pin \"Seven_SegOut2\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut3\[6\] VCC " "Pin \"Seven_SegOut3\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut4\[6\] VCC " "Pin \"Seven_SegOut4\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut5\[6\] VCC " "Pin \"Seven_SegOut5\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut6\[6\] VCC " "Pin \"Seven_SegOut6\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seven_SegOut7\[6\] VCC " "Pin \"Seven_SegOut7\[6\]\" is stuck at VCC" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1763538645612 "|i281_CPU|Seven_SegOut7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1763538645612 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1763538645705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 " "80 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1763538646166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1763538647608 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1763538647608 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Auto_Clock " "No output dependent on input pin \"Auto_Clock\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Auto_Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Turbo_Mode " "No output dependent on input pin \"Turbo_Mode\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Turbo_Mode"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset_In " "No output dependent on input pin \"Reset_In\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Reset_In"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Register_View " "No output dependent on input pin \"Register_View\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Register_View"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[8\] " "No output dependent on input pin \"Switch_Input\[8\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[9\] " "No output dependent on input pin \"Switch_Input\[9\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[10\] " "No output dependent on input pin \"Switch_Input\[10\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[11\] " "No output dependent on input pin \"Switch_Input\[11\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[12\] " "No output dependent on input pin \"Switch_Input\[12\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[13\] " "No output dependent on input pin \"Switch_Input\[13\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[14\] " "No output dependent on input pin \"Switch_Input\[14\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[15\] " "No output dependent on input pin \"Switch_Input\[15\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[0\] " "No output dependent on input pin \"Switch_Input\[0\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[1\] " "No output dependent on input pin \"Switch_Input\[1\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[2\] " "No output dependent on input pin \"Switch_Input\[2\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[3\] " "No output dependent on input pin \"Switch_Input\[3\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[4\] " "No output dependent on input pin \"Switch_Input\[4\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[5\] " "No output dependent on input pin \"Switch_Input\[5\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[6\] " "No output dependent on input pin \"Switch_Input\[6\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Switch_Input\[7\] " "No output dependent on input pin \"Switch_Input\[7\]\"" {  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1763538647770 "|i281_CPU|Switch_Input[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1763538647770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1763538647770 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1763538647770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1763538647770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1763538647770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763538647817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 13:20:47 2025 " "Processing ended: Wed Nov 19 13:20:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763538647817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763538647817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763538647817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1763538647817 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1763538649729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763538649744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 13:20:49 2025 " "Processing started: Wed Nov 19 13:20:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763538649744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763538649744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i281_cpu -c i281_cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i281_cpu -c i281_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763538649744 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1763538650013 ""}
{ "Info" "0" "" "Project  = i281_cpu" {  } {  } 0 0 "Project  = i281_cpu" 0 0 "Fitter" 0 0 1763538650013 ""}
{ "Info" "0" "" "Revision = i281_cpu" {  } {  } 0 0 "Revision = i281_cpu" 0 0 "Fitter" 0 0 1763538650013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1763538650172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1763538650187 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i281_cpu 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"i281_cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763538650208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763538650252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763538650252 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763538650477 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763538650512 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763538651020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763538651020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763538651020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763538651020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763538651020 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1763538651020 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763538651020 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1763538651058 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1763538651058 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763538651058 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763538651058 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763538651058 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1763538651058 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1763538651068 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "105 105 " "No exact pin location assignment(s) for 105 pins of 105 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1763538651367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_cpu.sdc " "Synopsys Design Constraints File file not found: 'i281_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763538652199 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763538652199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst12\|mxout  from: datac  to: combout " "Cell: b2v_inst12\|mxout  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763538652199 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1763538652199 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1763538652199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1763538652199 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763538652199 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Board_Clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node Board_Clock~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763538652244 ""}  } { { "i281_CPU.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/i281_CPU.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763538652244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "Automatically promoted node Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763538652244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT~0 " "Destination node Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT~0" {  } { { "Clock_divider_512.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_divider_512.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763538652244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763538652244 ""}  } { { "Clock_divider_512.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_divider_512.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763538652244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Block3:b2v_inst12\|mxout  " "Automatically promoted node Block3:b2v_inst12\|mxout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763538652244 ""}  } { { "Block3.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Block3.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763538652244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "Automatically promoted node Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1763538652244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Block3:b2v_inst12\|mxout " "Destination node Block3:b2v_inst12\|mxout" {  } { { "Block3.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Block3.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763538652244 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT~0 " "Destination node Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT~0" {  } { { "Clock_divider_512.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_divider_512.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1763538652244 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1763538652244 ""}  } { { "Clock_divider_512.v" "" { Text "C:/Users/sagar/Downloads/i281_simulation/Clock_divider_512.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 0 { 0 ""} 0 4223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763538652244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763538652863 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763538652863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763538652863 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763538652865 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763538652867 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763538652867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763538652867 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763538652867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763538652879 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1763538652879 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763538652879 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "104 unused 2.5V 22 82 0 " "Number of I/O pins in group: 104 (unused VREF, 2.5V VCCIO, 22 input, 82 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1763538652894 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1763538652894 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1763538652894 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1763538652895 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1763538652895 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1763538652895 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763538653038 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1763538653070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763538653865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763538653976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763538654032 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763538662598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763538662598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763538663138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "C:/Users/sagar/Downloads/i281_simulation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1763538663521 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763538663521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1763538663808 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1763538663808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763538663808 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1763538663984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763538664000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763538664290 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763538664290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763538664921 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763538666063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sagar/Downloads/i281_simulation/output_files/i281_cpu.fit.smsg " "Generated suppressed messages file C:/Users/sagar/Downloads/i281_simulation/output_files/i281_cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763538666300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5955 " "Peak virtual memory: 5955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763538666780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 13:21:06 2025 " "Processing ended: Wed Nov 19 13:21:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763538666780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763538666780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763538666780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763538666780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1763538668072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763538668083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 13:21:07 2025 " "Processing started: Wed Nov 19 13:21:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763538668083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763538668083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i281_cpu -c i281_cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i281_cpu -c i281_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763538668083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1763538668333 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1763538668641 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763538668671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763538669101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 13:21:09 2025 " "Processing ended: Wed Nov 19 13:21:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763538669101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763538669101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763538669101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763538669101 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1763538669811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1763538670487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763538670490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 13:21:10 2025 " "Processing started: Wed Nov 19 13:21:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763538670490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1763538670490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i281_cpu -c i281_cpu " "Command: quartus_sta i281_cpu -c i281_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1763538670490 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1763538670619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1763538671062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1763538671062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538671141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538671141 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "i281_cpu.sdc " "Synopsys Design Constraints File file not found: 'i281_cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1763538671332 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538671332 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Direct_Video_Map Direct_Video_Map " "create_clock -period 1.000 -name Direct_Video_Map Direct_Video_Map" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763538671344 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " "create_clock -period 1.000 -name Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763538671344 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Board_Clock Board_Clock " "create_clock -period 1.000 -name Board_Clock Board_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763538671344 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " "create_clock -period 1.000 -name Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763538671344 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " "create_clock -period 1.000 -name Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1763538671344 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763538671344 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst12\|mxout  from: dataa  to: combout " "Cell: b2v_inst12\|mxout  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763538671346 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763538671346 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1763538671346 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763538671347 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1763538671347 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1763538671347 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1763538671363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763538671365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.044 " "Worst-case setup slack is -5.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.044             -29.107 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -5.044             -29.107 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.537              -8.369 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -2.537              -8.369 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.535              -8.191 Board_Clock  " "   -2.535              -8.191 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -1.927 Direct_Video_Map  " "   -0.693              -1.927 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538671365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.008 " "Worst-case hold slack is -4.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008             -24.030 Direct_Video_Map  " "   -4.008             -24.030 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "    0.359               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 Board_Clock  " "    0.360               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    0.363               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538671365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763538671365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763538671365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.383 Board_Clock  " "   -3.000             -16.383 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 Direct_Video_Map  " "   -3.000             -11.922 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -1.487             -13.383 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.487             -11.896 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2  " "   -1.487              -1.487 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538671379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538671379 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763538671391 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1763538671407 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1763538671953 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst12\|mxout  from: dataa  to: combout " "Cell: b2v_inst12\|mxout  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763538672007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763538672007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763538672007 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763538672017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.566 " "Worst-case setup slack is -4.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.566             -26.339 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -4.566             -26.339 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.321              -7.226 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -2.321              -7.226 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306              -7.219 Board_Clock  " "   -2.306              -7.219 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -1.419 Direct_Video_Map  " "   -0.546              -1.419 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538672019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.715 " "Worst-case hold slack is -3.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.715             -22.274 Direct_Video_Map  " "   -3.715             -22.274 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Board_Clock  " "    0.322               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "    0.322               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    0.325               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538672025 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763538672032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763538672034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.383 Board_Clock  " "   -3.000             -16.383 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.922 Direct_Video_Map  " "   -3.000             -11.922 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -13.383 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -1.487             -13.383 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.487             -11.896 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2  " "   -1.487              -1.487 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538672034 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1763538672051 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst12\|mxout  from: dataa  to: combout " "Cell: b2v_inst12\|mxout  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1763538672161 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1763538672161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1763538672161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1763538672161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.392 " "Worst-case setup slack is -1.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392              -7.532 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.392              -7.532 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -0.365 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -0.365              -0.365 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.358 Board_Clock  " "   -0.358              -0.358 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Direct_Video_Map  " "    0.342               0.000 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538672172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.601 " "Worst-case hold slack is -1.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601              -9.602 Direct_Video_Map  " "   -1.601              -9.602 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "    0.150               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 Board_Clock  " "    0.151               0.000 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "    0.153               0.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538672177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763538672180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1763538672180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.261 Board_Clock  " "   -3.000             -12.261 Board_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.894 Direct_Video_Map  " "   -3.000              -9.894 Direct_Video_Map " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT  " "   -1.000              -9.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst2\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT  " "   -1.000              -8.000 Clock_dividers:b2v_inst4\|Clock_divider_512:b2v_inst\|CLK_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2  " "   -1.000              -1.000 Clock_dividers:b2v_inst4\|Clock_divider_4_16_and_64:b2v_inst4\|TFF_inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1763538672192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1763538672192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763538673129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1763538673129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763538673274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 13:21:13 2025 " "Processing ended: Wed Nov 19 13:21:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763538673274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763538673274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763538673274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1763538673274 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1763538674515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1763538674515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 13:21:14 2025 " "Processing started: Wed Nov 19 13:21:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1763538674515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1763538674515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i281_cpu -c i281_cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i281_cpu -c i281_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1763538674515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1763538674919 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1763538674933 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i281_cpu.vo C:/Users/sagar/Downloads/i281_simulation/simulation/modelsim/ simulation " "Generated file i281_cpu.vo in folder \"C:/Users/sagar/Downloads/i281_simulation/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1763538675008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1763538675043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 13:21:15 2025 " "Processing ended: Wed Nov 19 13:21:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1763538675043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1763538675043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1763538675043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1763538675043 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus Prime Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1763538675664 ""}
