{"sha": "b2c4cf7b19d2441307132727dde0fb63f27d1530", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YjJjNGNmN2IxOWQyNDQxMzA3MTMyNzI3ZGRlMGZiNjNmMjdkMTUzMA==", "commit": {"author": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-01-27T22:50:56Z"}, "committer": {"name": "Jonathan Wright", "email": "jonathan.wright@arm.com", "date": "2021-02-03T14:00:14Z"}, "message": "aarch64: Use RTL builtins for [su]mlsl_high_n intrinsics\n\nRewrite [su]mlsl_high_n Neon intrinsics to use RTL builtins rather\nthan inline assembly code, allowing for better scheduling and\noptimization.\n\ngcc/ChangeLog:\n\n2021-01-27  Jonathan Wright  <jonathan.wright@arm.com>\n\n\t* config/aarch64/aarch64-simd-builtins.def: Add [su]mlsl_hi_n\n\tbuiltin generator macros.\n\t* config/aarch64/aarch64-simd.md (aarch64_<su>mlsl_hi_n<mode>_insn):\n\tDefine.\n\t(aarch64_<su>mlsl_hi_n<mode>): Define.\n\t* config/aarch64/arm_neon.h (vmlsl_high_n_s16): Use RTL builtin\n\tinstead of inline asm.\n\t(vmlsl_high_n_s32): Likewise.\n\t(vmlsl_high_n_u16): Likewise.\n\t(vmlsl_high_n_u32): Likewise.", "tree": {"sha": "5ef8c855c306944beae18c23c2d5e4f7a147fdd4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5ef8c855c306944beae18c23c2d5e4f7a147fdd4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b2c4cf7b19d2441307132727dde0fb63f27d1530", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b2c4cf7b19d2441307132727dde0fb63f27d1530", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b2c4cf7b19d2441307132727dde0fb63f27d1530", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b2c4cf7b19d2441307132727dde0fb63f27d1530/comments", "author": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "committer": {"login": "jwright-arm", "id": 31624044, "node_id": "MDQ6VXNlcjMxNjI0MDQ0", "avatar_url": "https://avatars.githubusercontent.com/u/31624044?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jwright-arm", "html_url": "https://github.com/jwright-arm", "followers_url": "https://api.github.com/users/jwright-arm/followers", "following_url": "https://api.github.com/users/jwright-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jwright-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jwright-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jwright-arm/subscriptions", "organizations_url": "https://api.github.com/users/jwright-arm/orgs", "repos_url": "https://api.github.com/users/jwright-arm/repos", "events_url": "https://api.github.com/users/jwright-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jwright-arm/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "2dac6586004a5b9d0baa07dd3c7f69d3e0fc4109", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2dac6586004a5b9d0baa07dd3c7f69d3e0fc4109", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2dac6586004a5b9d0baa07dd3c7f69d3e0fc4109"}], "stats": {"total": 61, "additions": 37, "deletions": 24}, "files": [{"sha": "319cd64ad963b838a25b5b275f8747d2464eaa5d", "filename": "gcc/config/aarch64/aarch64-simd-builtins.def", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b2c4cf7b19d2441307132727dde0fb63f27d1530/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b2c4cf7b19d2441307132727dde0fb63f27d1530/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd-builtins.def?ref=b2c4cf7b19d2441307132727dde0fb63f27d1530", "patch": "@@ -240,6 +240,10 @@\n   BUILTIN_VQW (TERNOP, smlsl_hi, 0, NONE)\n   BUILTIN_VQW (TERNOPU, umlsl_hi, 0, NONE)\n \n+  /* Implemented by aarch64_<su>mlsl_hi_n<mode>.  */\n+  BUILTIN_VQ_HSI (TERNOP, smlsl_hi_n, 0, NONE)\n+  BUILTIN_VQ_HSI (TERNOPU, umlsl_hi_n, 0, NONE)\n+\n   /* Implemented by aarch64_<su>mlal_hi<mode>.  */\n   BUILTIN_VQW (TERNOP, smlal_hi, 0, NONE)\n   BUILTIN_VQW (TERNOPU, umlal_hi, 0, NONE)"}, {"sha": "fd506bcfe4466fce855bb2a1fa441118ff9a8a7e", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 29, "deletions": 0, "changes": 29, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b2c4cf7b19d2441307132727dde0fb63f27d1530/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b2c4cf7b19d2441307132727dde0fb63f27d1530/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=b2c4cf7b19d2441307132727dde0fb63f27d1530", "patch": "@@ -2081,6 +2081,35 @@\n }\n )\n \n+(define_insn \"aarch64_<su>mlsl_hi_n<mode>_insn\"\n+  [(set (match_operand:<VWIDE> 0 \"register_operand\" \"=w\")\n+        (minus:<VWIDE>\n+          (match_operand:<VWIDE> 1 \"register_operand\" \"0\")\n+          (mult:<VWIDE>\n+            (ANY_EXTEND:<VWIDE> (vec_select:<VHALF>\n+              (match_operand:VQ_HSI 2 \"register_operand\" \"w\")\n+              (match_operand:VQ_HSI 3 \"vect_par_cnst_hi_half\" \"\")))\n+            (ANY_EXTEND:<VWIDE> (vec_duplicate:<VCOND>\n+\t            (match_operand:<VEL> 4 \"register_operand\" \"<h_con>\"))))))]\n+  \"TARGET_SIMD\"\n+  \"<su>mlsl2\\t%0.<Vwtype>, %2.<Vtype>, %4.<Vetype>[0]\"\n+  [(set_attr \"type\" \"neon_mla_<Vetype>_long\")]\n+)\n+\n+(define_expand \"aarch64_<su>mlsl_hi_n<mode>\"\n+  [(match_operand:<VWIDE> 0 \"register_operand\")\n+   (match_operand:<VWIDE> 1 \"register_operand\")\n+   (ANY_EXTEND:<VWIDE>(match_operand:VQ_HSI 2 \"register_operand\"))\n+   (match_operand:<VEL> 3 \"register_operand\")]\n+  \"TARGET_SIMD\"\n+{\n+  rtx p = aarch64_simd_vect_par_cnst_half (<MODE>mode, <nunits>, true);\n+  emit_insn (gen_aarch64_<su>mlsl_hi_n<mode>_insn (operands[0],\n+             operands[1], operands[2], p, operands[3]));\n+  DONE;\n+}\n+)\n+\n (define_insn \"aarch64_<su>mlal<mode>\"\n   [(set (match_operand:<VWIDE> 0 \"register_operand\" \"=w\")\n         (plus:<VWIDE>"}, {"sha": "11e6ca56e176f62a0722457648a28fe5560e16bd", "filename": "gcc/config/aarch64/arm_neon.h", "status": "modified", "additions": 4, "deletions": 24, "changes": 28, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b2c4cf7b19d2441307132727dde0fb63f27d1530/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b2c4cf7b19d2441307132727dde0fb63f27d1530/gcc%2Fconfig%2Faarch64%2Farm_neon.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Farm_neon.h?ref=b2c4cf7b19d2441307132727dde0fb63f27d1530", "patch": "@@ -7762,48 +7762,28 @@ __extension__ extern __inline int32x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlsl_high_n_s16 (int32x4_t __a, int16x8_t __b, int16_t __c)\n {\n-  int32x4_t __result;\n-  __asm__ (\"smlsl2 %0.4s, %2.8h, %3.h[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"x\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_smlsl_hi_nv8hi (__a, __b, __c);\n }\n \n __extension__ extern __inline int64x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlsl_high_n_s32 (int64x2_t __a, int32x4_t __b, int32_t __c)\n {\n-  int64x2_t __result;\n-  __asm__ (\"smlsl2 %0.2d, %2.4s, %3.s[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_smlsl_hi_nv4si (__a, __b, __c);\n }\n \n __extension__ extern __inline uint32x4_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlsl_high_n_u16 (uint32x4_t __a, uint16x8_t __b, uint16_t __c)\n {\n-  uint32x4_t __result;\n-  __asm__ (\"umlsl2 %0.4s, %2.8h, %3.h[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"x\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_umlsl_hi_nv8hi_uuuu (__a, __b, __c);\n }\n \n __extension__ extern __inline uint64x2_t\n __attribute__ ((__always_inline__, __gnu_inline__, __artificial__))\n vmlsl_high_n_u32 (uint64x2_t __a, uint32x4_t __b, uint32_t __c)\n {\n-  uint64x2_t __result;\n-  __asm__ (\"umlsl2 %0.2d, %2.4s, %3.s[0]\"\n-           : \"=w\"(__result)\n-           : \"0\"(__a), \"w\"(__b), \"w\"(__c)\n-           : /* No clobbers */);\n-  return __result;\n+  return __builtin_aarch64_umlsl_hi_nv4si_uuuu (__a, __b, __c);\n }\n \n __extension__ extern __inline int16x8_t"}]}