Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Aug 30 10:48:08 2024
| Host         : cadence36 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                68          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.978        0.000                      0                  720        0.075        0.000                      0                  720        3.000        0.000                       0                   422  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.831        0.000                      0                  354        0.075        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         0.978        0.000                      0                  366        0.160        0.000                      0                  366       11.520        0.000                       0                   207  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         1.443        0.000                      0                   14        0.169        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.441ns (28.095%)  route 3.688ns (71.905%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.981     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.324     0.763 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.308     1.071    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I4_O)        0.326     1.397 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.808     2.205    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     2.329 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          0.984     3.314    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.438 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4/O
                         net (fo=1, routed)           0.606     4.044    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_4_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I4_O)        0.124     4.168 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.168    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X42Y66         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430     8.434    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y66         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X42Y66         FDPE (Setup_fdpe_C_D)        0.077     8.999    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.999    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.317ns (27.742%)  route 3.430ns (72.258%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.981     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.324     0.763 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.308     1.071    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I4_O)        0.326     1.397 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.808     2.205    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     2.329 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.333     3.662    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X44Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.786 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[31]_i_1/O
                         net (fo=1, routed)           0.000     3.786    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_8
    SLICE_X44Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431     8.435    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C
                         clock pessimism              0.576     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X44Y66         FDCE (Setup_fdce_C_D)        0.032     8.969    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.786    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.317ns (27.750%)  route 3.429ns (72.250%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.981     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.324     0.763 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.308     1.071    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I4_O)        0.326     1.397 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.808     2.205    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     2.329 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.332     3.661    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X44Y66         LUT5 (Prop_lut5_I1_O)        0.124     3.785 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     3.785    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_9
    SLICE_X44Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431     8.435    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.576     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X44Y66         FDCE (Setup_fdce_C_D)        0.031     8.968    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 1.317ns (28.155%)  route 3.361ns (71.845%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X44Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           0.981     0.439    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.324     0.763 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.308     1.071    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I4_O)        0.326     1.397 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.808     2.205    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I0_O)        0.124     2.329 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.263     3.593    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X43Y66         LUT6 (Prop_lut6_I0_O)        0.124     3.717 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000     3.717    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X43Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430     8.434    u_top_vga/u_mouse_ctl/CLK
    SLICE_X43Y66         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.562     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X43Y66         FDCE (Setup_fdce_C_D)        0.029     8.951    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.146ns (24.616%)  route 3.510ns (75.384%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.321     0.835    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X46Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.131 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.666     1.798    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.124     1.922 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.303     2.225    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.349 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.219     3.568    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.124     3.692 r  u_top_vga/u_mouse_ctl/timeout_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.692    u_top_vga/u_mouse_ctl/timeout_cnt[6]
    SLICE_X45Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431     8.435    u_top_vga/u_mouse_ctl/CLK
    SLICE_X45Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[6]/C
                         clock pessimism              0.576     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)        0.029     8.966    u_top_vga/u_mouse_ctl/timeout_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -3.692    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.174ns (25.066%)  route 3.510ns (74.934%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.321     0.835    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X46Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.131 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.666     1.798    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.124     1.922 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.303     2.225    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.349 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.219     3.568    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X45Y66         LUT2 (Prop_lut2_I1_O)        0.152     3.720 r  u_top_vga/u_mouse_ctl/timeout_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.720    u_top_vga/u_mouse_ctl/timeout_cnt[9]
    SLICE_X45Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431     8.435    u_top_vga/u_mouse_ctl/CLK
    SLICE_X45Y66         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[9]/C
                         clock pessimism              0.576     9.011    
                         clock uncertainty           -0.074     8.937    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)        0.075     9.012    u_top_vga/u_mouse_ctl/timeout_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.012    
                         arrival time                          -3.720    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.311ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.146ns (24.416%)  route 3.548ns (75.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.321     0.835    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X46Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.131 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.666     1.798    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.124     1.922 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.303     2.225    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.349 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.257     3.606    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124     3.730 r  u_top_vga/u_mouse_ctl/timeout_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.730    u_top_vga/u_mouse_ctl/timeout_cnt[7]
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/C
                         clock pessimism              0.600     9.036    
                         clock uncertainty           -0.074     8.962    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.079     9.041    u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  5.311    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.175ns (24.880%)  route 3.548ns (75.120%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.321     0.835    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X46Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.131 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.666     1.798    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.124     1.922 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.303     2.225    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.349 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.257     3.606    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.153     3.759 r  u_top_vga/u_mouse_ctl/timeout_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.759    u_top_vga/u_mouse_ctl/timeout_cnt[8]
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                         clock pessimism              0.600     9.036    
                         clock uncertainty           -0.074     8.962    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)        0.118     9.080    u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.374ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.146ns (24.958%)  route 3.446ns (75.042%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.321     0.835    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X46Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.131 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.666     1.798    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.124     1.922 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.303     2.225    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.349 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.155     3.504    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.628 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     3.628    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_3
    SLICE_X42Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     8.433    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.562     8.995    
                         clock uncertainty           -0.074     8.921    
    SLICE_X42Y67         FDCE (Setup_fdce_C_D)        0.081     9.002    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          9.002    
                         arrival time                          -3.628    
  -------------------------------------------------------------------
                         slack                                  5.374    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.138ns (24.887%)  route 3.435ns (75.113%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 8.433 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    -0.964    u_top_vga/u_mouse_ctl/CLK
    SLICE_X46Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y65         FDRE (Prop_fdre_C_Q)         0.478    -0.486 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/Q
                         net (fo=2, routed)           1.321     0.835    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[8]
    SLICE_X46Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.131 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7/O
                         net (fo=1, routed)           0.666     1.798    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_7_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I0_O)        0.124     1.922 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.303     2.225    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I5_O)        0.124     2.349 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.144     3.493    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.116     3.609 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.000     3.609    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X42Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429     8.433    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.562     8.995    
                         clock uncertainty           -0.074     8.921    
    SLICE_X42Y67         FDCE (Setup_fdce_C_D)        0.092     9.013    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  5.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.671%)  route 0.266ns (65.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.555    -0.626    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  u_top_vga/u_mouse_ctl/right_down_reg/Q
                         net (fo=2, routed)           0.266    -0.220    u_top_vga/u_mouse_ctl/right_down_reg_n_0
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.864    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
                         clock pessimism              0.503    -0.360    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.066    -0.294    u_top_vga/u_mouse_ctl/right_reg
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.184ns (36.264%)  route 0.323ns (63.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.323    -0.160    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X38Y65         LUT4 (Prop_lut4_I2_O)        0.043    -0.117 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X38Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.131    -0.231    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.514%)  route 0.323ns (63.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X33Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.323    -0.160    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_63clk_done
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.045    -0.115 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[10]_i_1_n_0
    SLICE_X38Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.503    -0.362    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.120    -0.242    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X43Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[17]/Q
                         net (fo=3, routed)           0.110    -0.373    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/Q[17]
    SLICE_X42Y64         LUT5 (Prop_lut5_I4_O)        0.045    -0.328 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_21
    SLICE_X42Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.826    -0.864    u_top_vga/u_mouse_ctl/CLK
    SLICE_X42Y64         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]/C
                         clock pessimism              0.253    -0.611    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.120    -0.491    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_down_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.666%)  route 0.369ns (72.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.555    -0.626    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y67         FDCE                                         r  u_top_vga/u_mouse_ctl/left_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.485 r  u_top_vga/u_mouse_ctl/left_down_reg/Q
                         net (fo=2, routed)           0.369    -0.117    u_top_vga/u_mouse_ctl/left_down_reg_n_0
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.825    -0.864    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
                         clock pessimism              0.503    -0.360    
    SLICE_X13Y67         FDRE (Hold_fdre_C_D)         0.070    -0.290    u_top_vga/u_mouse_ctl/left_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.554    -0.627    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/Q
                         net (fo=5, routed)           0.095    -0.391    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]
    SLICE_X37Y68         LUT6 (Prop_lut6_I3_O)        0.045    -0.346 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.346    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.820    -0.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism              0.255    -0.614    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.092    -0.522    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.139%)  route 0.129ns (40.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X39Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=8, routed)           0.129    -0.352    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[1]
    SLICE_X38Y59         LUT6 (Prop_lut6_I2_O)        0.045    -0.307 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.307    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y59         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism              0.253    -0.608    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.120    -0.488    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk/inst/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y65         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.134    -0.349    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[5]
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism              0.255    -0.611    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.072    -0.539    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.921ns  (logic 8.812ns (36.838%)  route 15.109ns (63.162%))
  Logic Levels:           25  (CARRY4=9 LUT3=3 LUT4=6 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.556    -0.956    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X33Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/Q
                         net (fo=185, routed)         1.612     1.112    u_top_vga/u_vga_timing/vga_out\\.vcount[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.236 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982/O
                         net (fo=6, routed)           0.835     2.071    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.146     2.217 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2301/O
                         net (fo=84, routed)          1.272     3.489    u_top_vga/u_vga_timing/rgb_nxt6[4]
    SLICE_X41Y13         LUT4 (Prop_lut4_I3_O)        0.356     3.845 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4297/O
                         net (fo=4, routed)           0.875     4.720    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4297_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.046 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3595/O
                         net (fo=1, routed)           0.000     5.046    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2359_1[1]
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.686 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030/O[3]
                         net (fo=2, routed)           0.633     6.319    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030_n_4
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.331     6.650 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2339/O
                         net (fo=2, routed)           0.810     7.460    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2339_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.332     7.792 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2343/O
                         net (fo=1, routed)           0.000     7.792    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2343_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.339 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891/O[2]
                         net (fo=2, routed)           0.799     9.138    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891_n_5
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.331     9.469 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1403/O
                         net (fo=2, routed)           0.679    10.149    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1403_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.331    10.480 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407/O
                         net (fo=1, routed)           0.000    10.480    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.856 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_967/CO[3]
                         net (fo=1, routed)           0.000    10.856    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_967_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.179 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401/O[1]
                         net (fo=1, routed)           0.679    11.858    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401_n_6
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.744 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_962/O[2]
                         net (fo=2, routed)           0.696    13.440    u_top_vga/u_draw_bg/PCIN_0[22]
    SLICE_X53Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.685    14.125 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    14.125    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.459 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_960/O[1]
                         net (fo=4, routed)           0.894    15.353    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.332    15.685 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613/O
                         net (fo=2, routed)           0.679    16.365    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.331    16.696 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617/O
                         net (fo=1, routed)           0.000    16.696    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.072 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.072    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.395 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_604/O[1]
                         net (fo=1, routed)           0.484    17.879    u_top_vga/u_draw_bg/rgb_nxt44_out[29]
    SLICE_X52Y11         LUT4 (Prop_lut4_I3_O)        0.306    18.185 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240/O
                         net (fo=1, routed)           0.641    18.826    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.571    19.521    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.645 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40/O
                         net (fo=1, routed)           1.831    21.476    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I1_O)        0.124    21.600 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.685    22.285    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    22.409 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.433    22.841    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I3_O)        0.124    22.965 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    22.965    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X35Y30         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.433    23.438    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X35Y30         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.001    
                         clock uncertainty           -0.087    23.914    
    SLICE_X35Y30         FDRE (Setup_fdre_C_D)        0.029    23.943    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.943    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.898ns  (logic 8.812ns (36.873%)  route 15.086ns (63.127%))
  Logic Levels:           25  (CARRY4=9 LUT3=3 LUT4=6 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.556    -0.956    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X33Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/Q
                         net (fo=185, routed)         1.612     1.112    u_top_vga/u_vga_timing/vga_out\\.vcount[6]
    SLICE_X42Y18         LUT6 (Prop_lut6_I0_O)        0.124     1.236 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982/O
                         net (fo=6, routed)           0.835     2.071    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2982_n_0
    SLICE_X42Y17         LUT4 (Prop_lut4_I2_O)        0.146     2.217 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2301/O
                         net (fo=84, routed)          1.272     3.489    u_top_vga/u_vga_timing/rgb_nxt6[4]
    SLICE_X41Y13         LUT4 (Prop_lut4_I3_O)        0.356     3.845 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4297/O
                         net (fo=4, routed)           0.875     4.720    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_4297_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I0_O)        0.326     5.046 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3595/O
                         net (fo=1, routed)           0.000     5.046    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2359_1[1]
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.686 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030/O[3]
                         net (fo=2, routed)           0.633     6.319    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3030_n_4
    SLICE_X43Y14         LUT3 (Prop_lut3_I1_O)        0.331     6.650 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2339/O
                         net (fo=2, routed)           0.810     7.460    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2339_n_0
    SLICE_X43Y15         LUT4 (Prop_lut4_I3_O)        0.332     7.792 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2343/O
                         net (fo=1, routed)           0.000     7.792    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2343_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.339 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891/O[2]
                         net (fo=2, routed)           0.799     9.138    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1891_n_5
    SLICE_X42Y12         LUT3 (Prop_lut3_I0_O)        0.331     9.469 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1403/O
                         net (fo=2, routed)           0.679    10.149    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1403_n_0
    SLICE_X42Y12         LUT4 (Prop_lut4_I3_O)        0.331    10.480 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407/O
                         net (fo=1, routed)           0.000    10.480    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.856 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_967/CO[3]
                         net (fo=1, routed)           0.000    10.856    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_967_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.179 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401/O[1]
                         net (fo=1, routed)           0.679    11.858    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1401_n_6
    SLICE_X48Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    12.744 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_962/O[2]
                         net (fo=2, routed)           0.696    13.440    u_top_vga/u_draw_bg/PCIN_0[22]
    SLICE_X53Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.685    14.125 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955/CO[3]
                         net (fo=1, routed)           0.000    14.125    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_955_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.459 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_960/O[1]
                         net (fo=4, routed)           0.894    15.353    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.332    15.685 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613/O
                         net (fo=2, routed)           0.679    16.365    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_613_n_0
    SLICE_X54Y12         LUT4 (Prop_lut4_I3_O)        0.331    16.696 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617/O
                         net (fo=1, routed)           0.000    16.696    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_617_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.072 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242/CO[3]
                         net (fo=1, routed)           0.000    17.072    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_242_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.395 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_604/O[1]
                         net (fo=1, routed)           0.484    17.879    u_top_vga/u_draw_bg/rgb_nxt44_out[29]
    SLICE_X52Y11         LUT4 (Prop_lut4_I3_O)        0.306    18.185 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240/O
                         net (fo=1, routed)           0.641    18.826    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_240_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.950 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94/O
                         net (fo=1, routed)           0.571    19.521    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_94_n_0
    SLICE_X55Y9          LUT6 (Prop_lut6_I4_O)        0.124    19.645 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40/O
                         net (fo=1, routed)           1.831    21.476    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_40_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I1_O)        0.124    21.600 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.680    22.280    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I3_O)        0.124    22.404 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.415    22.819    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.124    22.943 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.943    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X34Y31         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.434    23.439    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X34Y31         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.002    
                         clock uncertainty           -0.087    23.915    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.077    23.992    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -22.943    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.671ns  (logic 10.635ns (51.449%)  route 10.036ns (48.551%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.513    18.519    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.148    18.667 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.782    19.449    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[4]_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I2_O)        0.328    19.777 r  u_top_vga/u_draw_rect/vga_out\\.rgb[6]_i_1__0/O
                         net (fo=1, routed)           0.000    19.777    u_top_vga/u_draw_player/D[6]
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.081    24.064    u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -19.777    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.664ns  (logic 10.628ns (51.433%)  route 10.036ns (48.567%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.513    18.519    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.148    18.667 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.782    19.449    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[4]_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I2_O)        0.321    19.770 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_1__2/O
                         net (fo=1, routed)           0.000    19.770    u_top_vga/u_draw_player/D[7]
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.118    24.101    u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.101    
                         arrival time                         -19.770    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.335ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.618ns  (logic 10.635ns (51.580%)  route 9.983ns (48.420%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.513    18.519    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.148    18.667 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.729    19.396    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[4]_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I2_O)        0.328    19.724 r  u_top_vga/u_draw_rect/vga_out\\.rgb[4]_i_1__0/O
                         net (fo=1, routed)           0.000    19.724    u_top_vga/u_draw_player/D[4]
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.077    24.060    u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         24.060    
                         arrival time                         -19.724    
  -------------------------------------------------------------------
                         slack                                  4.335    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.610ns  (logic 10.627ns (51.561%)  route 9.983ns (48.439%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.513    18.519    u_top_vga/u_draw_player_ctl/rgb_nxt1
    SLICE_X2Y67          LUT5 (Prop_lut5_I1_O)        0.148    18.667 r  u_top_vga/u_draw_player_ctl/vga_out\\.rgb[7]_i_3__1/O
                         net (fo=4, routed)           0.729    19.396    u_top_vga/u_draw_rect/vga_out\\.rgb_reg[4]_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I2_O)        0.320    19.716 r  u_top_vga/u_draw_rect/vga_out\\.rgb[5]_i_1__0/O
                         net (fo=1, routed)           0.000    19.716    u_top_vga/u_draw_player/D[5]
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.504    23.508    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.118    24.101    u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         24.101    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.165ns  (logic 10.624ns (52.686%)  route 9.541ns (47.314%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 23.503 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.278    18.284    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y67          LUT3 (Prop_lut3_I2_O)        0.117    18.401 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0/O
                         net (fo=4, routed)           0.522    18.923    u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.348    19.271 r  u_top_vga/u_draw_rect/vga_out\\.rgb[0]_i_1__0/O
                         net (fo=1, routed)           0.000    19.271    u_top_vga/u_draw_player/D[0]
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.499    23.503    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                         clock pessimism              0.575    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.029    24.020    u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         24.020    
                         arrival time                         -19.271    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.162ns  (logic 10.624ns (52.694%)  route 9.538ns (47.306%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 23.503 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.278    18.284    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y67          LUT3 (Prop_lut3_I2_O)        0.117    18.401 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0/O
                         net (fo=4, routed)           0.519    18.920    u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.348    19.268 r  u_top_vga/u_draw_rect/vga_out\\.rgb[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.268    u_top_vga/u_draw_player/D[1]
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.499    23.503    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                         clock pessimism              0.575    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.031    24.022    u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                         -19.268    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.073ns  (logic 10.624ns (52.928%)  route 9.449ns (47.072%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 23.503 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.278    18.284    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y67          LUT3 (Prop_lut3_I2_O)        0.117    18.401 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0/O
                         net (fo=4, routed)           0.430    18.831    u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.348    19.179 r  u_top_vga/u_draw_rect/vga_out\\.rgb[2]_i_1__0/O
                         net (fo=1, routed)           0.000    19.179    u_top_vga/u_draw_player/D[2]
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.499    23.503    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                         clock pessimism              0.575    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.031    24.022    u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                         -19.179    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.072ns  (logic 10.624ns (52.930%)  route 9.448ns (47.070%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 23.503 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.618    -0.894    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X7Y63          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[2]/Q
                         net (fo=24, routed)          1.617     1.179    u_top_vga/u_draw_player_ctl/Q[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.303 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25/O
                         net (fo=1, routed)           0.000     1.303    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_25_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.701 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.701    u_top_vga/u_draw_rect/rgb_nxt4__0[0]
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.815    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_1[0]
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.263 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.248     3.511    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.215     7.726 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.728    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.246 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.137    10.383    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I0_O)        0.124    10.507 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0/O
                         net (fo=1, routed)           0.000    10.507    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_280__0_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.057 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.057    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_245_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.296 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0/O[2]
                         net (fo=2, routed)           0.948    12.244    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_276__0_n_5
    SLICE_X13Y80         LUT3 (Prop_lut3_I0_O)        0.332    12.576 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0/O
                         net (fo=2, routed)           0.422    12.998    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_237__0_n_0
    SLICE_X13Y80         LUT4 (Prop_lut4_I3_O)        0.327    13.325 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241/O
                         net (fo=1, routed)           0.000    13.325    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_241_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.726 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0/CO[3]
                         net (fo=1, routed)           0.000    13.726    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_186__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.965 f  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247/O[2]
                         net (fo=1, routed)           0.787    14.752    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_247_n_5
    SLICE_X14Y81         LUT4 (Prop_lut4_I1_O)        0.302    15.054 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194/O
                         net (fo=1, routed)           0.415    15.469    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_194_n_0
    SLICE_X14Y82         LUT5 (Prop_lut5_I4_O)        0.124    15.593 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120/O
                         net (fo=1, routed)           0.449    16.042    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_120_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124    16.166 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0/O
                         net (fo=1, routed)           0.716    16.882    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_47__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I1_O)        0.124    17.006 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_18__1/O
                         net (fo=3, routed)           1.278    18.284    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X2Y67          LUT3 (Prop_lut3_I2_O)        0.117    18.401 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0/O
                         net (fo=4, routed)           0.429    18.830    u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_3__0_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I2_O)        0.348    19.178 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_1__2/O
                         net (fo=1, routed)           0.000    19.178    u_top_vga/u_draw_player/D[3]
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.499    23.503    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                         clock pessimism              0.575    24.078    
                         clock uncertainty           -0.087    23.991    
    SLICE_X7Y67          FDRE (Setup_fdre_C_D)        0.032    24.023    u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.023    
                         arrival time                         -19.178    
  -------------------------------------------------------------------
                         slack                                  4.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.769%)  route 0.334ns (64.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.558    -0.623    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/Q
                         net (fo=100, routed)         0.334    -0.148    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]_1[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.045    -0.103 r  u_top_vga/u_vga_timing/vga_out\\.vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    u_top_vga/u_vga_timing/p_0_in[5]
    SLICE_X37Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.822    -0.868    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X37Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091    -0.273    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.558    -0.623    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.134    -0.349    u_top_vga/u_draw_player_ctl/state__0[1]
    SLICE_X10Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.304 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X10Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.120    -0.490    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.229%)  route 0.374ns (66.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.554    -0.627    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/Q
                         net (fo=21, routed)          0.374    -0.113    u_top_vga/u_vga_timing/vga_out\\.vcount[3]
    SLICE_X37Y30         LUT4 (Prop_lut4_I2_O)        0.045    -0.068 r  u_top_vga/u_vga_timing/vga_out\\.vcount[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.068    u_top_vga/u_vga_timing/vga_out\\.vcount[3]_rep_i_1__1_n_0
    SLICE_X37Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.822    -0.868    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X37Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/C
                         clock pessimism              0.503    -0.364    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.104    -0.260    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_rect_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.561    -0.620    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X14Y62         FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.456 f  u_top_vga/u_draw_rect_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.105    -0.351    u_top_vga/u_draw_rect_ctl/state[0]
    SLICE_X15Y62         LUT4 (Prop_lut4_I3_O)        0.048    -0.303 r  u_top_vga/u_draw_rect_ctl/ypos_rect[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    u_top_vga/u_draw_rect_ctl/ypos_nxt[0]
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.829    -0.860    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[0]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X15Y62         FDRE (Hold_fdre_C_D)         0.105    -0.502    u_top_vga/u_draw_rect_ctl/ypos_rect_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.245ns (41.011%)  route 0.352ns (58.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.562    -0.619    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X30Y51         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.471 r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r/Q
                         net (fo=1, routed)           0.352    -0.119    u_top_vga/u_draw_rect/vga_out\\.vsync_reg_u_top_vga_u_draw_rect_vga_out\\.hsync_reg_r_n_0
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.097    -0.022 r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg_gate/O
                         net (fo=1, routed)           0.000    -0.022    u_top_vga/u_draw_player/vga_out\\.vsync_reg_0
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.834    -0.856    u_top_vga/u_draw_player/clk40MHz
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.107    -0.240    u_top_vga/u_draw_player/vga_out\\.vsync_reg
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.564    -0.617    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X29Y49         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_bg/vga_out\\.hsync_reg_r/Q
                         net (fo=1, routed)           0.170    -0.306    u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r_1
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.834    -0.856    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r/C
                         clock pessimism              0.251    -0.604    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.066    -0.538    u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.643%)  route 0.130ns (38.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.558    -0.623    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          0.130    -0.329    u_top_vga/u_draw_player_ctl/state__0[0]
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.254    -0.610    
    SLICE_X11Y67         FDRE (Hold_fdre_C_D)         0.091    -0.519    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.852%)  route 0.426ns (75.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep/Q
                         net (fo=15, routed)          0.426    -0.052    u_top_vga/u_draw_bg/rgb_nxt5__3_0[0]
    SLICE_X10Y52         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.834    -0.855    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y52         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X10Y52         FDRE (Hold_fdre_C_D)         0.059    -0.287    u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y13     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y14     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y46     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y51     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.646%)  route 2.273ns (76.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.496    22.013    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.430    23.434    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/C
                         clock pessimism              0.398    23.832    
                         clock uncertainty           -0.207    23.625    
    SLICE_X10Y70         FDRE (Setup_fdre_C_CE)      -0.169    23.456    u_top_vga/u_draw_player_ctl/xpos_player_reg[10]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                         -22.013    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.646%)  route 2.273ns (76.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.496    22.013    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.430    23.434    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.398    23.832    
                         clock uncertainty           -0.207    23.625    
    SLICE_X10Y70         FDRE (Setup_fdre_C_CE)      -0.169    23.456    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                         -22.013    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.646%)  route 2.273ns (76.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.496    22.013    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.430    23.434    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                         clock pessimism              0.398    23.832    
                         clock uncertainty           -0.207    23.625    
    SLICE_X10Y70         FDRE (Setup_fdre_C_CE)      -0.169    23.456    u_top_vga/u_draw_player_ctl/xpos_player_reg[8]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                         -22.013    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.977ns  (logic 0.704ns (23.646%)  route 2.273ns (76.354%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.496    22.013    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.430    23.434    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y70         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/C
                         clock pessimism              0.398    23.832    
                         clock uncertainty           -0.207    23.625    
    SLICE_X10Y70         FDRE (Setup_fdre_C_CE)      -0.169    23.456    u_top_vga/u_draw_player_ctl/xpos_player_reg[9]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                         -22.013    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.354    21.871    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.431    23.435    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.398    23.833    
                         clock uncertainty           -0.207    23.626    
    SLICE_X10Y68         FDRE (Setup_fdre_C_CE)      -0.169    23.457    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.354    21.871    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.431    23.435    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.398    23.833    
                         clock uncertainty           -0.207    23.626    
    SLICE_X10Y68         FDRE (Setup_fdre_C_CE)      -0.169    23.457    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.354    21.871    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.431    23.435    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.398    23.833    
                         clock uncertainty           -0.207    23.626    
    SLICE_X10Y68         FDRE (Setup_fdre_C_CE)      -0.169    23.457    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.835ns  (logic 0.704ns (24.830%)  route 2.131ns (75.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 23.435 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.354    21.871    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.431    23.435    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.398    23.833    
                         clock uncertainty           -0.207    23.626    
    SLICE_X10Y68         FDRE (Setup_fdre_C_CE)      -0.169    23.457    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         23.457    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.828ns  (logic 0.704ns (24.898%)  route 2.124ns (75.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.346    21.864    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.430    23.434    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.398    23.832    
                         clock uncertainty           -0.207    23.625    
    SLICE_X10Y69         FDRE (Setup_fdre_C_CE)      -0.169    23.456    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.828ns  (logic 0.704ns (24.898%)  route 2.124ns (75.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 23.434 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.964ns = ( 19.036 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.548    19.036    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.456    19.492 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           1.629    21.121    u_top_vga/u_draw_player_ctl/right
    SLICE_X11Y67         LUT5 (Prop_lut5_I1_O)        0.124    21.245 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3/O
                         net (fo=1, routed)           0.149    21.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_3_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.124    21.518 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.346    21.864    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.430    23.434    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                         clock pessimism              0.398    23.832    
                         clock uncertainty           -0.207    23.625    
    SLICE_X10Y69         FDRE (Setup_fdre_C_CE)      -0.169    23.456    u_top_vga/u_draw_player_ctl/xpos_player_reg[5]
  -------------------------------------------------------------------
                         required time                         23.456    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                  1.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.789%)  route 0.596ns (76.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.596     0.114    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I2_O)        0.045     0.159 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.159    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X11Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.207    -0.102    
    SLICE_X11Y67         FDRE (Hold_fdre_C_D)         0.091    -0.011    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.867%)  route 0.705ns (79.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           0.705     0.223    u_top_vga/u_draw_player_ctl/right
    SLICE_X10Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.268 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.268    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X10Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.864    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y67         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.309    
                         clock uncertainty            0.207    -0.102    
    SLICE_X10Y67         FDRE (Hold_fdre_C_D)         0.120     0.018    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.223%)  route 0.723ns (75.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.129     0.330    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.866    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.207    -0.104    
    SLICE_X10Y69         FDRE (Hold_fdre_C_CE)       -0.016    -0.120    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.223%)  route 0.723ns (75.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.129     0.330    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.866    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.207    -0.104    
    SLICE_X10Y69         FDRE (Hold_fdre_C_CE)       -0.016    -0.120    u_top_vga/u_draw_player_ctl/xpos_player_reg[5]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.223%)  route 0.723ns (75.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.129     0.330    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.866    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.207    -0.104    
    SLICE_X10Y69         FDRE (Hold_fdre_C_CE)       -0.016    -0.120    u_top_vga/u_draw_player_ctl/xpos_player_reg[6]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.231ns (24.223%)  route 0.723ns (75.777%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.129     0.330    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.866    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y69         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.207    -0.104    
    SLICE_X10Y69         FDRE (Hold_fdre_C_CE)       -0.016    -0.120    u_top_vga/u_draw_player_ctl/xpos_player_reg[7]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.231ns (24.078%)  route 0.728ns (75.922%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.135     0.336    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.824    -0.865    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X10Y68         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.231ns (24.078%)  route 0.728ns (75.922%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.135     0.336    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.824    -0.865    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X10Y68         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.231ns (24.078%)  route 0.728ns (75.922%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.135     0.336    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.824    -0.865    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X10Y68         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.231ns (24.078%)  route 0.728ns (75.922%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/CLK
    SLICE_X13Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=2, routed)           0.512     0.030    u_top_vga/u_draw_player_ctl/left
    SLICE_X11Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.075 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5/O
                         net (fo=1, routed)           0.082     0.157    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_5_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.202 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.135     0.336    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.824    -0.865    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X10Y68         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.207    -0.103    
    SLICE_X10Y68         FDRE (Hold_fdre_C_CE)       -0.016    -0.119    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.455    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.220ns  (logic 3.975ns (48.354%)  route 4.245ns (51.646%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.245     3.735    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.254 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.254    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.062ns  (logic 3.978ns (49.341%)  route 4.084ns (50.659%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.546    -0.966    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.084     3.574    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.097 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.097    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 0.965ns (36.205%)  route 1.700ns (63.795%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.700     1.217    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.041 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.041    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 0.965ns (35.700%)  route 1.738ns (64.300%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.738     1.255    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.079 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.079    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.996ns  (logic 4.097ns (58.568%)  route 2.898ns (41.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.567    -0.945    u_top_vga/u_draw_player/clk40MHz
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.526 r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.898     2.373    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.678     6.051 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.051    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.861ns  (logic 3.975ns (57.931%)  route 2.886ns (42.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.614    -0.898    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           2.886     2.445    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.963 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.963    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 3.951ns (57.713%)  route 2.895ns (42.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.614    -0.898    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           2.895     2.453    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.948 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.948    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 3.981ns (58.146%)  route 2.865ns (41.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.614    -0.898    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           2.865     2.423    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.948 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.948    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.953ns (57.904%)  route 2.873ns (42.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.567    -0.945    u_top_vga/u_draw_player/clk40MHz
    SLICE_X28Y49         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.873     2.385    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.881 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.881    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.958ns (59.067%)  route 2.743ns (40.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.617    -0.895    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.743     2.304    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.807 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.807    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 3.959ns (59.188%)  route 2.730ns (40.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.614    -0.898    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.442 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           2.730     2.288    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.792 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.792    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.637ns  (logic 4.154ns (62.595%)  route 2.483ns (37.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.621    -0.891    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.478    -0.413 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           2.483     2.070    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.676     5.746 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.746    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.980ns (60.217%)  route 2.629ns (39.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.617    -0.895    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           2.629     2.190    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.714 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.714    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.433ns (72.465%)  route 0.545ns (27.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.545     0.100    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.285     1.386 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.386    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.408ns (67.930%)  route 0.665ns (32.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.665     0.220    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.260     1.480 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.480    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.361ns (65.489%)  route 0.717ns (34.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.717     0.264    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.484 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.484    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.366ns (65.682%)  route 0.714ns (34.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           0.714     0.260    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.485 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.485    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.386ns (66.687%)  route 0.692ns (33.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           0.692     0.264    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.486 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.486    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.394ns (66.695%)  route 0.696ns (33.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.589    -0.592    u_top_vga/u_draw_player/clk40MHz
    SLICE_X2Y63          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.696     0.268    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.498 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.498    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.366ns (64.850%)  route 0.740ns (35.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.740     0.287    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.512 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.512    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.346ns (63.508%)  route 0.773ns (36.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.585    -0.596    u_top_vga/u_draw_player/clk40MHz
    SLICE_X7Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.773     0.318    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.522 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.522    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.345ns (62.838%)  route 0.795ns (37.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.587    -0.594    u_top_vga/u_draw_player/clk40MHz
    SLICE_X1Y67          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           0.795     0.342    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.546 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.546    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.565ns (20.936%)  route 5.911ns (79.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.505     6.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.070 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.407     7.476    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/err_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.565ns (20.936%)  route 5.911ns (79.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.505     6.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.070 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.407     7.476    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_rx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.565ns (20.936%)  route 5.911ns (79.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.505     6.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.070 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.407     7.476    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.565ns (20.936%)  route 5.911ns (79.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.505     6.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.070 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.407     7.476    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.565ns (20.936%)  route 5.911ns (79.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.505     6.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.070 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.407     7.476    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.565ns (20.936%)  route 5.911ns (79.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.505     6.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.070 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.407     7.476    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/p_0_in
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/read_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.565ns (20.936%)  route 5.911ns (79.064%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.505     6.946    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.124     7.070 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.407     7.476    u_top_vga/u_mouse_ctl/u_draw_player_ctl/p_0_in
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.376ns  (logic 1.565ns (21.221%)  route 5.811ns (78.779%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.163     6.604    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.648     7.376    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.119ns  (logic 1.565ns (21.988%)  route 5.553ns (78.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.163     6.604    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.391     7.119    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.119ns  (logic 1.565ns (21.988%)  route 5.553ns (78.012%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.163     6.604    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X39Y65         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.391     7.119    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X39Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.429    -1.567    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y65         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.220ns (13.307%)  route 1.434ns (86.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.434     1.654    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.820    -0.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.217ns (12.971%)  route 1.453ns (87.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.453     1.670    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.265ns (14.784%)  route 1.528ns (85.216%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.528     1.748    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.820    -0.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.265ns (14.768%)  route 1.530ns (85.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.530     1.750    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X37Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.795    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.820    -0.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.262ns (14.461%)  route 1.547ns (85.539%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.547     1.764    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[1]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.811ns  (logic 0.262ns (14.445%)  route 1.549ns (85.555%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.549     1.766    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X37Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.857ns  (logic 0.265ns (14.273%)  route 1.592ns (85.727%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.592     1.812    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.857 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.820    -0.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.262ns (14.051%)  route 1.600ns (85.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.600     1.817    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.265ns (14.202%)  route 1.601ns (85.798%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.601     1.822    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.820    -0.869    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.871ns  (logic 0.262ns (13.982%)  route 1.609ns (86.018%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.609     1.826    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X36Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.818    -0.871    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X36Y70         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.372ns  (logic 1.441ns (15.379%)  route 7.931ns (84.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.931     9.372    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X13Y61         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.437    -1.559    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X13Y61         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.372ns  (logic 1.441ns (15.379%)  route 7.931ns (84.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.931     9.372    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X13Y61         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.437    -1.559    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X13Y61         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.986ns  (logic 1.441ns (16.039%)  route 7.545ns (83.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.545     8.986    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X10Y52         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.442    -1.554    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y52         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.986ns  (logic 1.441ns (16.039%)  route 7.545ns (83.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.545     8.986    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X11Y52         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.442    -1.554    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X11Y52         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 1.441ns (16.135%)  route 7.492ns (83.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.492     8.933    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X10Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    -1.557    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 1.441ns (16.135%)  route 7.492ns (83.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.492     8.933    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X10Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    -1.557    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X10Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 1.441ns (16.135%)  route 7.492ns (83.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.492     8.933    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X11Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    -1.557    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X11Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 1.441ns (16.135%)  route 7.492ns (83.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.492     8.933    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X11Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    -1.557    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X11Y59         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 1.441ns (16.135%)  route 7.492ns (83.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.492     8.933    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X11Y59         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    -1.557    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X11Y59         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.933ns  (logic 1.441ns (16.135%)  route 7.492ns (83.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         7.492     8.933    u_top_vga/u_draw_buttons/btnC_IBUF
    SLICE_X10Y59         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         1.439    -1.557    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X10Y59         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.255ns (17.548%)  route 1.196ns (82.452%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.196     1.405    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  u_top_vga/u_vga_timing/vga_out\\.vblnk_i_1/O
                         net (fo=1, routed)           0.000     1.450    u_top_vga/u_vga_timing/vga_out\\.vblnk_i_1_n_0
    SLICE_X31Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.867    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.255ns (16.781%)  route 1.262ns (83.219%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.188     1.517    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.867    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.255ns (16.781%)  route 1.262ns (83.219%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.188     1.517    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.823    -0.867    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y31         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.255ns (16.677%)  route 1.272ns (83.323%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.198     1.526    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X33Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.824    -0.866    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X33Y32         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.255ns (16.478%)  route 1.290ns (83.522%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.290     1.500    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.545 r  u_top_vga/u_vga_timing/vga_out\\.hblnk_i_1/O
                         net (fo=1, routed)           0.000     1.545    u_top_vga/u_vga_timing/vga_out\\.hblnk_i_1_n_0
    SLICE_X32Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.827    -0.863    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y36         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.255ns (15.944%)  route 1.342ns (84.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.268     1.596    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.865    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.596ns  (logic 0.255ns (15.944%)  route 1.342ns (84.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.268     1.596    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.825    -0.865    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y33         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.255ns (15.480%)  route 1.390ns (84.520%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.316     1.644    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.821    -0.869    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X32Y29         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.255ns (15.386%)  route 1.400ns (84.614%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.326     1.654    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.821    -0.869    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X34Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.255ns (15.386%)  route 1.400ns (84.614%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.074     1.283    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.328 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=38, routed)          0.326     1.654    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=196, routed)         0.821    -0.869    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X34Y30         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[9]/C





