$date
	Sun Oct 23 00:03:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1094746
b1011 &
b1011 %
1$
b1011 !
1"
#1094747
0"
#1094750
b100010 &
b100010 %
#1094754
b10001 &
b10001 %
#1094758
b110100 &
b110100 %
#1094762
b11010 &
b11010 %
#1094766
b1101 &
b1101 %
#1094770
b101000 &
b101000 %
#1094774
b10100 &
b10100 %
#1094778
b1010 &
b1010 %
#1094782
b101 &
b101 %
#1094786
b10000 &
b10000 %
#1094790
b1000 &
b1000 %
#1094794
b100 &
b100 %
#1094798
b10 &
b10 %
#1094802
b1 &
b1 %
1#
#1094806
b0 &
0#
b0 %
0$
#2044922
b110 &
b110 %
1$
b110 !
1"
#2044923
0"
#2044926
b11 &
b11 %
#2044930
b1010 &
b1010 %
#2044934
b101 &
b101 %
#2044938
b10000 &
b10000 %
#2044942
b1000 &
b1000 %
#2044946
b100 &
b100 %
#2044950
b10 &
b10 %
#2044954
b1 &
b1 %
1#
#2044958
b0 &
0#
b0 %
0$
#3005071
b1011 !
1"
#3005074
b1011 &
b1011 %
1$
#3005075
0"
#3005078
b100010 &
b100010 %
#3005082
b10001 &
b10001 %
#3005086
b110100 &
b110100 %
#3005090
b11010 &
b11010 %
#3005094
b1101 &
b1101 %
#3005098
b101000 &
b101000 %
#3005102
b10100 &
b10100 %
#3005106
b1010 &
b1010 %
#3005110
b101 &
b101 %
#3005114
b10000 &
b10000 %
#3005118
b1000 &
b1000 %
#3005122
b100 &
b100 %
#3005126
b10 &
b10 %
#3005130
b1 &
b1 %
1#
#3005134
b0 &
0#
b0 %
0$
#4500012
