HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:top
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/96||input_buffer.v(1090);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/1090
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_71 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/97||input_buffer.v(1089);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/1089
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/98||input_buffer.v(1067);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/1067
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/99||input_buffer.v(1043);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/1043
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/100||input_buffer.v(930);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/930
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/101||input_buffer.v(924);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/924
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/102||input_buffer.v(838);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/838
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/103||input_buffer.v(808);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/808
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(104);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/104||input_buffer.v(781);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/781
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(105);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/105||input_buffer.v(744);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/744
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(106);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/106||input_buffer.v(742);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/742
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_63 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(107);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/107||input_buffer.v(719);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/719
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(108);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/108||input_buffer.v(709);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/709
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(109);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/109||input_buffer.v(699);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/699
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/110||input_buffer.v(696);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/696
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/111||input_buffer.v(609);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/609
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_16 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(112);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/112||input_buffer.v(594);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/594
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(113);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/113||input_buffer.v(583);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/583
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(114);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/114||input_buffer.v(582);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(115);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/115||input_buffer.v(579);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/579
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/116||input_buffer.v(529);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/529
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/117||input_buffer.v(456);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/456
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/118||input_buffer.v(449);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/449
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/119||input_buffer.v(387);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/387
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/120||input_buffer.v(384);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/384
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/121||input_buffer.v(380);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/380
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/122||input_buffer.v(308);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/308
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/123||input_buffer.v(256);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/256
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/124||input_buffer.v(219);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/219
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/125||input_buffer.v(195);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/195
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/126||input_buffer.v(158);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/158
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/127||input_buffer.v(151);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/151
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/128||input_buffer.v(147);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\smartgen\input_buffer\input_buffer.v'/linenumber/147
Implementation;Synthesis|| CL138 ||@W:Removing register 'compression' because it is only assigned 0 or its original value.||top.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/144||downlink_parser.v(38);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\hdl\downlink_parser.v'/linenumber/38
Implementation;Synthesis|| CL138 ||@W:Removing register 'repetition' because it is only assigned 0 or its original value.||top.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/145||downlink_parser.v(38);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\hdl\downlink_parser.v'/linenumber/38
Implementation;Synthesis|| MO160 ||@W:Register bit lohalf (in view view:work.camera_adapter(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/275||camera_adapter.v(36);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\camera_adapter.v'/linenumber/36
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pclk" to command: define_clock p:pclk -freq 1 -clockgroup camera ||top.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/280||userdefined.sdc(1);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/1
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pll_core_0_GLA" to command: define_clock n:pll_core_0.GLA -freq 50 -clockgroup main ||top.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/281||userdefined.sdc(2);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/2
Implementation;Synthesis|| MT480 ||@N: Assigning clock "downlink_clock_divider_0.clock_out" to command: define_clock n:downlink_clock_divider_0.clock_out -freq 1 -clockgroup downlink ||top.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/282||userdefined.sdc(3);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/3
Implementation;Synthesis|| MT480 ||@N: Assigning clock "clock_control_0.clock_out" to command: define_clock n:clock_control_0.clock_out -freq 1 -clockgroup main ||top.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/283||userdefined.sdc(4);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/4
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance last_pixel[7:0] (in view: work.camera_adapter(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/284||camera_adapter.v(36);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\camera_adapter.v'/linenumber/36
Implementation;Synthesis|| BN362 ||@N: Removing sequential instance pixel_idx[7:0] (in view: work.camera_adapter(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/285||camera_adapter.v(36);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\camera_adapter.v'/linenumber/36
Implementation;Synthesis|| MF238 ||@N: Found 6-bit incrementor, 'un3_counter[5:0]'||top.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/289||camera_clock.v(26);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\camera_clock.v'/linenumber/26
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_control(verilog) instance counter[5:0] ||top.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/290||clock_control.v(18);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\clock_control.v'/linenumber/18
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_control(verilog) instance delay_counter[11:0] ||top.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/291||clock_control.v(18);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\clock_control.v'/linenumber/18
Implementation;Synthesis|| MF238 ||@N: Found 6-bit incrementor, 'un3_divider_counter_1[5:0]'||top.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/292||downlink_clock_divider.v(28);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\downlink_clock_divider.v'/linenumber/28
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.downlink_decoder(verilog) instance packet_length[11:0] ||top.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/293||downlink_decoder.v(22);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\downlink_decoder.v'/linenumber/22
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.packet_encoder(verilog) instance bit_state[4:0] ||top.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/294||packet_encoder.v(24);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\packet_encoder.v'/linenumber/24
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.packet_encoder(verilog) instance byte_counter[15:0] ||top.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/295||packet_encoder.v(24);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\packet_encoder.v'/linenumber/24
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.packet_encoder(verilog) instance payload_size[7:0] ||top.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/296||packet_encoder.v(24);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\packet_encoder.v'/linenumber/24
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.packet_encoder(verilog) instance seq_number[23:0] ||top.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/297||packet_encoder.v(24);liberoaction://cross_probe/hdl/file/'c:\users\pyzhang\desktop\working\backscatter-fpga\hdl\packet_encoder.v'/linenumber/24
Implementation;Synthesis|| MF322 ||@N: Retiming summary: 12 registers retimed to 33 ||top.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/325||null;null
Implementation;Synthesis|| FP130 ||@N: Promoting Net reset_c on CLKBUF  reset_pad ||top.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/397||null;null
Implementation;Synthesis|| FP130 ||@N: Promoting Net clock_control_0_clock_out on CLKINT  clock_control_0.clock_out_keep ||top.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/398||null;null
Implementation;Synthesis|| FP130 ||@N: Promoting Net input_buffer_0.RCLOCKP on CLKINT  I_39 ||top.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/399||null;null
Implementation;Synthesis|| FP130 ||@N: Promoting Net cam_write_en_2 on CLKINT  I_40 ||top.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/400||null;null
Implementation;Synthesis|| FP130 ||@N: Promoting Net input_buffer_0.WCLOCKP on CLKINT  I_41 ||top.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/401||null;null
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pclk" to command: define_clock p:pclk -freq 1 -clockgroup camera ||top.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/445||userdefined.sdc(1);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/1
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pll_core_0.GLA" to command: define_clock n:pll_core_0.GLA -freq 50 -clockgroup main ||top.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/446||userdefined.sdc(2);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/2
Implementation;Synthesis|| MT480 ||@N: Assigning clock "downlink_clock_divider_0.clock_out" to command: define_clock n:downlink_clock_divider_0.clock_out -freq 1 -clockgroup downlink ||top.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/447||userdefined.sdc(3);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/3
Implementation;Synthesis|| MT480 ||@N: Assigning clock "clock_control_0.clock_out_RNICHN5" to command: define_clock n:clock_control_0.clock_out -freq 1 -clockgroup main ||top.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/448||userdefined.sdc(4);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/4
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pclk" to command: define_clock p:pclk -freq 1 -clockgroup camera ||top.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/453||userdefined.sdc(1);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/1
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pll_core_0.GLA" to command: define_clock n:pll_core_0.GLA -freq 50 -clockgroup main ||top.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/454||userdefined.sdc(2);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/2
Implementation;Synthesis|| MT480 ||@N: Assigning clock "downlink_clock_divider_0.clock_out" to command: define_clock n:downlink_clock_divider_0.clock_out -freq 1 -clockgroup downlink ||top.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/455||userdefined.sdc(3);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/3
Implementation;Synthesis|| MT480 ||@N: Assigning clock "clock_control_0.clock_out_RNICHN5" to command: define_clock n:clock_control_0.clock_out -freq 1 -clockgroup main ||top.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/456||userdefined.sdc(4);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/4
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pclk" to command: define_clock p:pclk -freq 1 -clockgroup camera ||top.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/464||userdefined.sdc(1);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/1
Implementation;Synthesis|| MT480 ||@N: Assigning clock "pll_core_0.GLA" to command: define_clock n:pll_core_0.GLA -freq 50 -clockgroup main ||top.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/465||userdefined.sdc(2);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/2
Implementation;Synthesis|| MT480 ||@N: Assigning clock "downlink_clock_divider_0.clock_out" to command: define_clock n:downlink_clock_divider_0.clock_out -freq 1 -clockgroup downlink ||top.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/466||userdefined.sdc(3);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/3
Implementation;Synthesis|| MT480 ||@N: Assigning clock "clock_control_0.clock_out_RNICHN5" to command: define_clock n:clock_control_0.clock_out -freq 1 -clockgroup main ||top.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/467||userdefined.sdc(4);liberoaction://cross_probe/hdl/file/'c:/users/pyzhang/desktop/working/backscatter-fpga/constraint/userdefined.sdc'/linenumber/4
Implementation;Synthesis|| MT615 ||@N: Found clock pclk with period 1000.00ns ||top.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/468||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock pll_core_0.GLA with period 20.00ns ||top.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/469||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock downlink_clock_divider_0.clock_out with period 1000.00ns ||top.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/470||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock clock_control_0.clock_out_RNICHN5 with period 1000.00ns ||top.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/471||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||top.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/488||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||top.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\pyzhang\Desktop\working\backscatter-fpga\synthesis\top.srr'/linenumber/490||null;null
Implementation;Compile;RootName:top
Implementation;Compile||(null)||Please refer to the log file for details about 5 Error(s) , 142 Warning(s) , 1 Info(s)||top_compile_log.rpt;liberoaction://open_report/file/top_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (4) out of (4) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304004||Info: I/O Bank Assigner is running in incremental mode. All pre-assigned I/O Bank technologies will not be changed.||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304002||Info: All I/O Banks have locked technologies. Skipping I/O Bank Assigner.||(null);(null)||(null);(null)
Implementation;Place and Route||PLC008;liberoaction://open_online_help/89129161||Info: Global net clock_control_0_clock_out drives a CCC macro input_buffer_0/RCLKBUBBLE_RNIURM3/U_GL. Therefore it must be assigned to a chip global resource.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||top_placeroute_log.rpt;liberoaction://open_report/file/top_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:top
