Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec  1 17:51:05 2023
| Host         : DESKTOP-OEGNRTC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_level_control_sets_placed.rpt
| Design       : Top_level
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |              35 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |              33 |            9 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CONT/ready_i_1_n_0   | rst_IBUF                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | CONT/data_cnt0       |                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                      | rst_IBUF                  |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG |                      | CDP/clk_out_s_i_2_n_0     |                3 |             14 |         4.67 |
|  clk_IBUF_BUFG |                      |                           |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | CONT/pdata_s0        |                           |                6 |             16 |         2.67 |
| ~clk_IBUF_BUFG |                      | rst_IBUF                  |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | CONT/data_cnt0       | CONT/data_cnt[31]_i_1_n_0 |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG | CONT/cnt[31]_i_1_n_0 | rst_IBUF                  |                8 |             32 |         4.00 |
+----------------+----------------------+---------------------------+------------------+----------------+--------------+


