-- generated by newgenasym Thu Feb 12 15:26:52 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity sn74lvc16245adggr is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	A12:       INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A14:       INOUT  STD_LOGIC;    
	A15:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	B0:        INOUT  STD_LOGIC;    
	B1:        INOUT  STD_LOGIC;    
	B10:       INOUT  STD_LOGIC;    
	B11:       INOUT  STD_LOGIC;    
	B12:       INOUT  STD_LOGIC;    
	B13:       INOUT  STD_LOGIC;    
	B14:       INOUT  STD_LOGIC;    
	B15:       INOUT  STD_LOGIC;    
	B2:        INOUT  STD_LOGIC;    
	B3:        INOUT  STD_LOGIC;    
	B4:        INOUT  STD_LOGIC;    
	B5:        INOUT  STD_LOGIC;    
	B6:        INOUT  STD_LOGIC;    
	B7:        INOUT  STD_LOGIC;    
	B8:        INOUT  STD_LOGIC;    
	B9:        INOUT  STD_LOGIC;    
	GND_1:     IN     STD_LOGIC;    
	GND_2:     IN     STD_LOGIC;    
	GND_3:     IN     STD_LOGIC;    
	GND_4:     IN     STD_LOGIC;    
	GND_5:     IN     STD_LOGIC;    
	GND_6:     IN     STD_LOGIC;    
	GND_7:     IN     STD_LOGIC;    
	GND_8:     IN     STD_LOGIC;    
	\oe#1\:    IN     STD_LOGIC;    
	\oe#2\:    IN     STD_LOGIC;    
	\t/r#1\:   IN     STD_LOGIC;    
	\t/r#2\:   IN     STD_LOGIC;    
	VCC_1:     IN     STD_LOGIC;    
	VCC_2:     IN     STD_LOGIC;    
	VCC_3:     IN     STD_LOGIC;    
	VCC_4:     IN     STD_LOGIC);
end sn74lvc16245adggr;
