{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 02:17:03 2019 " "Info: Processing started: Wed Apr 10 02:17:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "termproject.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file termproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 termProject " "Info: Found entity 1: termProject" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 bcd_8bit_adder " "Info: Found entity 2: bcd_8bit_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 bcd_8bit_subtractor " "Info: Found entity 3: bcd_8bit_subtractor" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 141 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 bcd_adder " "Info: Found entity 4: bcd_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 169 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Info: Found entity 5: full_adder" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 187 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nines_complement " "Info: Found entity 6: nines_complement" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 208 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 tens_complement " "Info: Found entity 7: tens_complement" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 219 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow termProject.v(227) " "Warning (10236): Verilog HDL Implicit Net warning at termProject.v(227): created implicit net for \"overflow\"" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(132) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(132): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(133) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(133): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 133 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(155) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(155): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 155 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(156) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(156): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 156 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "underflow termProject.v(161) " "Error (10137): Verilog HDL Procedural Assignment error at termProject.v(161): object \"underflow\" on left-hand side of assignment must have a variable data type" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 161 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "underflow termProject.v(163) " "Error (10137): Verilog HDL Procedural Assignment error at termProject.v(163): object \"underflow\" on left-hand side of assignment must have a variable data type" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 163 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "termProject.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at termProject.v(15): instance has no name" {  } { { "termProject.v" "" { Text "C:/altera/91sp2/quartus/termProject/termProject.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 10 02:17:04 2019 " "Error: Processing ended: Wed Apr 10 02:17:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
