# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../registerFileNew.srcs/sources_1/new/ALU.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/arithmeticCircuit.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/barrelShifter.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/full_adder.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/function_Unit.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/logicCircuit.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/mux2_16bit.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/mux3_1bit.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/mux4_16bit.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/negative_detector.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/overflow_detector.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/ripple_carry_adder.vhd" \
"../../../../registerFileNew.srcs/sources_1/new/zero_detector.vhd" \
"../../../../registerFileNew.srcs/sim_1/new/test_FU.vhd" \

# Do not sort compile order
nosort
