m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/simulation/modelsim
vALU
Z1 !s110 1512263106
!i10b 1
!s100 Ae;=^:f47CkM[eS?:S7Oi2
I1@PgLlBgdHB_O^4M=ZIcB3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1512261652
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1512263106.000000
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus
Z7 tCvgOpt 0
n@a@l@u
vBanco_registradores
R1
!i10b 1
!s100 4Mfi;NSR>Ma?gnnl8^o1i3
I>U0m8HCzA]J]DETJ01@[m2
R2
R0
w1512259193
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v|
!i113 1
R5
R6
R7
n@banco_registradores
vCtrl
R1
!i10b 1
!s100 IVc@2S3Oo0<QfJe`Pg3=00
I8E_=z@HXc>MN;][NYKlP22
R2
R0
w1512259778
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v
L0 21
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v|
!i113 1
R5
R6
R7
n@ctrl
vMemoria
R1
!i10b 1
!s100 Lf@7DX6EV9:lef;m4VC]U1
IFlnn3MgaclK_Z_DzX5R@<0
R2
R0
w1510765474
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v
L0 40
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v|
!i113 1
R5
R6
R7
n@memoria
vMul
R1
!i10b 1
!s100 7bI>9FfKSdl54?>SBGTUb2
IVY[2@OiKk<>@@3:KGKlM10
R2
R0
w1511062022
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v|
!i113 1
R5
R6
R7
n@mul
vMux_2_to_1
R1
!i10b 1
!s100 N1Ll3D?QIL28CT3ZIb`L@3
Ihk8Xk1ToJ@j84=2CjXjUX3
R2
R0
w1512261625
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v|
!i113 1
R5
R6
R7
n@mux_2_to_1
vMux_3_to_1
R1
!i10b 1
!s100 6z20=fYh2EY05fY3]73SA3
IS4`K]5JaJ<]=TVD<@XV>e3
R2
R0
w1512261629
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v|
!i113 1
R5
R6
R7
n@mux_3_to_1
vProcessador
R1
!i10b 1
!s100 Z=IZ3[K>:f2dj6enaZ9PG3
I]AW3e[LEiWBbbkJD4g2?D2
R2
R0
w1512262986
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v|
!i113 1
R5
R6
R7
n@processador
