<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3843" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3843{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3843{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3843{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3843{left:70px;bottom:1084px;}
#t5_3843{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t6_3843{left:337px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_3843{left:609px;bottom:1088px;}
#t8_3843{left:617px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t9_3843{left:96px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#ta_3843{left:687px;bottom:1071px;}
#tb_3843{left:696px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tc_3843{left:96px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#td_3843{left:70px;bottom:1028px;}
#te_3843{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3843{left:430px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_3843{left:96px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#th_3843{left:70px;bottom:988px;}
#ti_3843{left:96px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3843{left:384px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3843{left:96px;bottom:975px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tl_3843{left:96px;bottom:958px;letter-spacing:-0.14px;}
#tm_3843{left:70px;bottom:932px;}
#tn_3843{left:96px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#to_3843{left:308px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tp_3843{left:96px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_3843{left:96px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3843{left:70px;bottom:875px;}
#ts_3843{left:96px;bottom:878px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tt_3843{left:492px;bottom:878px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tu_3843{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tv_3843{left:96px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3843{left:96px;bottom:828px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#tx_3843{left:96px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3843{left:96px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_3843{left:70px;bottom:744px;letter-spacing:-0.09px;}
#t10_3843{left:156px;bottom:744px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t11_3843{left:70px;bottom:720px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_3843{left:70px;bottom:703px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t13_3843{left:70px;bottom:687px;letter-spacing:-0.13px;word-spacing:-0.71px;}
#t14_3843{left:70px;bottom:670px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_3843{left:70px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t16_3843{left:70px;bottom:629px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t17_3843{left:70px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3843{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t19_3843{left:70px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_3843{left:70px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1b_3843{left:70px;bottom:537px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_3843{left:70px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1d_3843{left:70px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3843{left:70px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#t1f_3843{left:70px;bottom:462px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1g_3843{left:70px;bottom:412px;letter-spacing:-0.09px;}
#t1h_3843{left:156px;bottom:412px;letter-spacing:-0.1px;}
#t1i_3843{left:70px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_3843{left:70px;bottom:371px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1k_3843{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t1l_3843{left:70px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t1m_3843{left:70px;bottom:321px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_3843{left:70px;bottom:271px;letter-spacing:-0.1px;}
#t1o_3843{left:156px;bottom:271px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1p_3843{left:70px;bottom:247px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1q_3843{left:70px;bottom:230px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1r_3843{left:70px;bottom:204px;}
#t1s_3843{left:96px;bottom:207px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t1t_3843{left:70px;bottom:181px;}
#t1u_3843{left:96px;bottom:184px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1v_3843{left:70px;bottom:158px;}
#t1w_3843{left:96px;bottom:161px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1x_3843{left:70px;bottom:135px;}
#t1y_3843{left:96px;bottom:138px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1z_3843{left:70px;bottom:112px;}
#t20_3843{left:96px;bottom:115px;letter-spacing:-0.24px;word-spacing:-0.36px;}

.s1_3843{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3843{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3843{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3843{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3843{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3843{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3843{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3843" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3843Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3843" style="-webkit-user-select: none;"><object width="935" height="1210" data="3843/3843.svg" type="image/svg+xml" id="pdf3843" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3843" class="t s1_3843">Vol. 3B </span><span id="t2_3843" class="t s1_3843">20-135 </span>
<span id="t3_3843" class="t s2_3843">PERFORMANCE MONITORING </span>
<span id="t4_3843" class="t s3_3843">• </span><span id="t5_3843" class="t s4_3843">PC (pin control) flag (bit 19) — </span><span id="t6_3843" class="t s5_3843">When set, the processor toggles the PM</span><span id="t7_3843" class="t s6_3843">i </span><span id="t8_3843" class="t s5_3843">pins and increments the counter </span>
<span id="t9_3843" class="t s5_3843">when performance-monitoring events occur; when clear, the processor toggles the PM</span><span id="ta_3843" class="t s6_3843">i </span><span id="tb_3843" class="t s5_3843">pins when the counter </span>
<span id="tc_3843" class="t s5_3843">overflows. The toggling of a pin is defined as assertion of the pin for a single bus clock followed by deassertion. </span>
<span id="td_3843" class="t s3_3843">• </span><span id="te_3843" class="t s4_3843">INT (APIC interrupt enable) flag (bit 20) — </span><span id="tf_3843" class="t s5_3843">When set, the processor generates an exception through its </span>
<span id="tg_3843" class="t s5_3843">local APIC on counter overflow. </span>
<span id="th_3843" class="t s3_3843">• </span><span id="ti_3843" class="t s4_3843">EN (Enable Counters) Flag (bit 22) — </span><span id="tj_3843" class="t s5_3843">This flag is only present in the PerfEvtSel0 MSR. When set, </span>
<span id="tk_3843" class="t s5_3843">performance counting is enabled in both performance-monitoring counters; when clear, both counters are </span>
<span id="tl_3843" class="t s5_3843">disabled. </span>
<span id="tm_3843" class="t s3_3843">• </span><span id="tn_3843" class="t s4_3843">INV (invert) flag (bit 23) — </span><span id="to_3843" class="t s5_3843">When set, inverts the counter-mask (CMASK) comparison, so that both greater </span>
<span id="tp_3843" class="t s5_3843">than or equal to and less than comparisons can be made (0: greater than or equal; 1: less than). Note if </span>
<span id="tq_3843" class="t s5_3843">counter-mask is programmed to zero, INV flag is ignored. </span>
<span id="tr_3843" class="t s3_3843">• </span><span id="ts_3843" class="t s4_3843">Counter mask (CMASK) field (bits 24 through 31) — </span><span id="tt_3843" class="t s5_3843">When nonzero, the processor compares this mask to </span>
<span id="tu_3843" class="t s5_3843">the number of events counted during a single cycle. If the event count is greater than or equal to this mask, the </span>
<span id="tv_3843" class="t s5_3843">counter is incremented by one. Otherwise the counter is not incremented. This mask can be used to count </span>
<span id="tw_3843" class="t s5_3843">events only if multiple occurrences happen per clock (for example, two or more instructions retired per clock). </span>
<span id="tx_3843" class="t s5_3843">If the counter-mask field is 0, then the counter is incremented each cycle by the number of events that </span>
<span id="ty_3843" class="t s5_3843">occurred that cycle. </span>
<span id="tz_3843" class="t s7_3843">20.6.8.2 </span><span id="t10_3843" class="t s7_3843">PerfCtr0 and PerfCtr1 MSRs </span>
<span id="t11_3843" class="t s5_3843">The performance-counter MSRs (PerfCtr0 and PerfCtr1) contain the event or duration counts for the selected </span>
<span id="t12_3843" class="t s5_3843">events being counted. The RDPMC instruction can be used by programs or procedures running at any privilege level </span>
<span id="t13_3843" class="t s5_3843">and in virtual-8086 mode to read these counters. The PCE flag in control register CR4 (bit 8) allows the use of this </span>
<span id="t14_3843" class="t s5_3843">instruction to be restricted to only programs and procedures running at privilege level 0. </span>
<span id="t15_3843" class="t s5_3843">The RDPMC instruction is not serializing or ordered with other instructions. Thus, it does not necessarily wait until </span>
<span id="t16_3843" class="t s5_3843">all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may </span>
<span id="t17_3843" class="t s5_3843">begin execution before the RDPMC instruction operation is performed. </span>
<span id="t18_3843" class="t s5_3843">Only the operating system, executing at privilege level 0, can directly manipulate the performance counters, using </span>
<span id="t19_3843" class="t s5_3843">the RDMSR and WRMSR instructions. A secure operating system would clear the PCE flag during system initializa- </span>
<span id="t1a_3843" class="t s5_3843">tion to disable direct user access to the performance-monitoring counters, but provide a user-accessible program- </span>
<span id="t1b_3843" class="t s5_3843">ming interface that emulates the RDPMC instruction. </span>
<span id="t1c_3843" class="t s5_3843">The WRMSR instruction cannot arbitrarily write to the performance-monitoring counter MSRs (PerfCtr0 and </span>
<span id="t1d_3843" class="t s5_3843">PerfCtr1). Instead, the lower-order 32 bits of each MSR may be written with any value, and the high-order 8 bits </span>
<span id="t1e_3843" class="t s5_3843">are sign-extended according to the value of bit 31. This operation allows writing both positive and negative values </span>
<span id="t1f_3843" class="t s5_3843">to the performance counters. </span>
<span id="t1g_3843" class="t s7_3843">20.6.8.3 </span><span id="t1h_3843" class="t s7_3843">Starting and Stopping the Performance-Monitoring Counters </span>
<span id="t1i_3843" class="t s5_3843">The performance-monitoring counters are started by writing valid setup information in the PerfEvtSel0 and/or </span>
<span id="t1j_3843" class="t s5_3843">PerfEvtSel1 MSRs and setting the enable counters flag in the PerfEvtSel0 MSR. If the setup is valid, the counters </span>
<span id="t1k_3843" class="t s5_3843">begin counting following the execution of a WRMSR instruction that sets the enable counter flag. The counters can </span>
<span id="t1l_3843" class="t s5_3843">be stopped by clearing the enable counters flag or by clearing all the bits in the PerfEvtSel0 and PerfEvtSel1 MSRs. </span>
<span id="t1m_3843" class="t s5_3843">Counter 1 alone can be stopped by clearing the PerfEvtSel1 MSR. </span>
<span id="t1n_3843" class="t s7_3843">20.6.8.4 </span><span id="t1o_3843" class="t s7_3843">Event and Time-Stamp Monitoring Software </span>
<span id="t1p_3843" class="t s5_3843">To use the performance-monitoring counters and time-stamp counter, the operating system needs to provide an </span>
<span id="t1q_3843" class="t s5_3843">event-monitoring device driver. This driver should include procedures for handling the following operations: </span>
<span id="t1r_3843" class="t s3_3843">• </span><span id="t1s_3843" class="t s5_3843">Feature checking. </span>
<span id="t1t_3843" class="t s3_3843">• </span><span id="t1u_3843" class="t s5_3843">Initialize and start counters. </span>
<span id="t1v_3843" class="t s3_3843">• </span><span id="t1w_3843" class="t s5_3843">Stop counters. </span>
<span id="t1x_3843" class="t s3_3843">• </span><span id="t1y_3843" class="t s5_3843">Read the event counters. </span>
<span id="t1z_3843" class="t s3_3843">• </span><span id="t20_3843" class="t s5_3843">Read the time-stamp counter. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
