ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32l0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l0xx_hal_msp.c **** /**
   3:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l0xx_hal_msp.c ****   * @file         stm32l0xx_hal_msp.c
   5:Core/Src/stm32l0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l0xx_hal_msp.c ****   *
  10:Core/Src/stm32l0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l0xx_hal_msp.c ****   *
  13:Core/Src/stm32l0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l0xx_hal_msp.c ****   *
  17:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l0xx_hal_msp.c ****   */
  19:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l0xx_hal_msp.c **** 
  21:Core/Src/stm32l0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l0xx_hal_msp.c **** 
  25:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l0xx_hal_msp.c **** 
  27:Core/Src/stm32l0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l0xx_hal_msp.c **** 
  30:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32l0xx_hal_msp.c **** 
  32:Core/Src/stm32l0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 2


  33:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l0xx_hal_msp.c **** 
  35:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l0xx_hal_msp.c **** 
  37:Core/Src/stm32l0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l0xx_hal_msp.c **** 
  40:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l0xx_hal_msp.c **** 
  42:Core/Src/stm32l0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l0xx_hal_msp.c **** 
  45:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l0xx_hal_msp.c **** 
  47:Core/Src/stm32l0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l0xx_hal_msp.c **** 
  50:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l0xx_hal_msp.c **** 
  52:Core/Src/stm32l0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l0xx_hal_msp.c **** 
  55:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l0xx_hal_msp.c **** 
  57:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l0xx_hal_msp.c **** 
  59:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l0xx_hal_msp.c **** /**
  61:Core/Src/stm32l0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l0xx_hal_msp.c ****   */
  63:Core/Src/stm32l0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  65:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l0xx_hal_msp.c **** 
  67:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l0xx_hal_msp.c **** 
  69:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37 0002 094B     		ldr	r3, .L2
  38 0004 5A6B     		ldr	r2, [r3, #52]
  39 0006 0121     		movs	r1, #1
  40 0008 0A43     		orrs	r2, r1
  41 000a 5A63     		str	r2, [r3, #52]
  70:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  42              		.loc 1 70 3 view .LVU2
  43 000c 996B     		ldr	r1, [r3, #56]
  44 000e 8022     		movs	r2, #128
  45 0010 5205     		lsls	r2, r2, #21
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 3


  46 0012 0A43     		orrs	r2, r1
  47 0014 9A63     		str	r2, [r3, #56]
  71:Core/Src/stm32l0xx_hal_msp.c **** 
  72:Core/Src/stm32l0xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l0xx_hal_msp.c **** 
  74:Core/Src/stm32l0xx_hal_msp.c ****   /* Peripheral interrupt init */
  75:Core/Src/stm32l0xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  76:Core/Src/stm32l0xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  48              		.loc 1 76 3 view .LVU3
  49 0016 0022     		movs	r2, #0
  50 0018 0021     		movs	r1, #0
  51 001a 0420     		movs	r0, #4
  52 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  53              	.LVL0:
  77:Core/Src/stm32l0xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
  54              		.loc 1 77 3 view .LVU4
  55 0020 0420     		movs	r0, #4
  56 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  57              	.LVL1:
  78:Core/Src/stm32l0xx_hal_msp.c **** 
  79:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l0xx_hal_msp.c **** 
  81:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l0xx_hal_msp.c **** }
  58              		.loc 1 82 1 is_stmt 0 view .LVU5
  59              		@ sp needed
  60 0026 10BD     		pop	{r4, pc}
  61              	.L3:
  62              		.align	2
  63              	.L2:
  64 0028 00100240 		.word	1073876992
  65              		.cfi_endproc
  66              	.LFE40:
  68              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  69              		.align	1
  70              		.global	HAL_ADC_MspInit
  71              		.syntax unified
  72              		.code	16
  73              		.thumb_func
  75              	HAL_ADC_MspInit:
  76              	.LVL2:
  77              	.LFB41:
  83:Core/Src/stm32l0xx_hal_msp.c **** 
  84:Core/Src/stm32l0xx_hal_msp.c **** /**
  85:Core/Src/stm32l0xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32l0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l0xx_hal_msp.c **** */
  90:Core/Src/stm32l0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l0xx_hal_msp.c **** {
  78              		.loc 1 91 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 24
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		.loc 1 91 1 is_stmt 0 view .LVU7
  83 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 4


  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 8
  86              		.cfi_offset 4, -8
  87              		.cfi_offset 14, -4
  88 0002 86B0     		sub	sp, sp, #24
  89              	.LCFI2:
  90              		.cfi_def_cfa_offset 32
  91 0004 0400     		movs	r4, r0
  92:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  92              		.loc 1 92 3 is_stmt 1 view .LVU8
  93              		.loc 1 92 20 is_stmt 0 view .LVU9
  94 0006 1422     		movs	r2, #20
  95 0008 0021     		movs	r1, #0
  96 000a 01A8     		add	r0, sp, #4
  97              	.LVL3:
  98              		.loc 1 92 20 view .LVU10
  99 000c FFF7FEFF 		bl	memset
 100              	.LVL4:
  93:Core/Src/stm32l0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 101              		.loc 1 93 3 is_stmt 1 view .LVU11
 102              		.loc 1 93 10 is_stmt 0 view .LVU12
 103 0010 2268     		ldr	r2, [r4]
 104              		.loc 1 93 5 view .LVU13
 105 0012 0E4B     		ldr	r3, .L7
 106 0014 9A42     		cmp	r2, r3
 107 0016 01D0     		beq	.L6
 108              	.L4:
  94:Core/Src/stm32l0xx_hal_msp.c ****   {
  95:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32l0xx_hal_msp.c **** 
  97:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32l0xx_hal_msp.c **** 
 101:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 103:Core/Src/stm32l0xx_hal_msp.c ****     PA5     ------> ADC_IN5
 104:Core/Src/stm32l0xx_hal_msp.c ****     PA6     ------> ADC_IN6
 105:Core/Src/stm32l0xx_hal_msp.c ****     PA7     ------> ADC_IN7
 106:Core/Src/stm32l0xx_hal_msp.c ****     */
 107:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 108:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32l0xx_hal_msp.c **** 
 112:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 113:Core/Src/stm32l0xx_hal_msp.c **** 
 114:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 115:Core/Src/stm32l0xx_hal_msp.c ****   }
 116:Core/Src/stm32l0xx_hal_msp.c **** 
 117:Core/Src/stm32l0xx_hal_msp.c **** }
 109              		.loc 1 117 1 view .LVU14
 110 0018 06B0     		add	sp, sp, #24
 111              		@ sp needed
 112              	.LVL5:
 113              		.loc 1 117 1 view .LVU15
 114 001a 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 5


 115              	.LVL6:
 116              	.L6:
  99:Core/Src/stm32l0xx_hal_msp.c **** 
 117              		.loc 1 99 5 is_stmt 1 view .LVU16
 118 001c 0C4B     		ldr	r3, .L7+4
 119 001e 596B     		ldr	r1, [r3, #52]
 120 0020 8022     		movs	r2, #128
 121 0022 9200     		lsls	r2, r2, #2
 122 0024 0A43     		orrs	r2, r1
 123 0026 5A63     		str	r2, [r3, #52]
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 124              		.loc 1 101 5 view .LVU17
 125              	.LBB2:
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 126              		.loc 1 101 5 view .LVU18
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 127              		.loc 1 101 5 view .LVU19
 128 0028 D96A     		ldr	r1, [r3, #44]
 129 002a 0122     		movs	r2, #1
 130 002c 1143     		orrs	r1, r2
 131 002e D962     		str	r1, [r3, #44]
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 132              		.loc 1 101 5 view .LVU20
 133 0030 DB6A     		ldr	r3, [r3, #44]
 134 0032 1A40     		ands	r2, r3
 135 0034 0092     		str	r2, [sp]
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 136              		.loc 1 101 5 view .LVU21
 137 0036 009B     		ldr	r3, [sp]
 138              	.LBE2:
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 139              		.loc 1 101 5 view .LVU22
 107:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 140              		.loc 1 107 5 view .LVU23
 107:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 141              		.loc 1 107 25 is_stmt 0 view .LVU24
 142 0038 E023     		movs	r3, #224
 143 003a 0193     		str	r3, [sp, #4]
 108:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 144              		.loc 1 108 5 is_stmt 1 view .LVU25
 108:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 108 26 is_stmt 0 view .LVU26
 146 003c DD3B     		subs	r3, r3, #221
 147 003e 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 148              		.loc 1 109 5 is_stmt 1 view .LVU27
 110:Core/Src/stm32l0xx_hal_msp.c **** 
 149              		.loc 1 110 5 view .LVU28
 150 0040 A020     		movs	r0, #160
 151 0042 01A9     		add	r1, sp, #4
 152 0044 C005     		lsls	r0, r0, #23
 153 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 154              	.LVL7:
 155              		.loc 1 117 1 is_stmt 0 view .LVU29
 156 004a E5E7     		b	.L4
 157              	.L8:
 158              		.align	2
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 6


 159              	.L7:
 160 004c 00240140 		.word	1073816576
 161 0050 00100240 		.word	1073876992
 162              		.cfi_endproc
 163              	.LFE41:
 165              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 166              		.align	1
 167              		.global	HAL_ADC_MspDeInit
 168              		.syntax unified
 169              		.code	16
 170              		.thumb_func
 172              	HAL_ADC_MspDeInit:
 173              	.LVL8:
 174              	.LFB42:
 118:Core/Src/stm32l0xx_hal_msp.c **** 
 119:Core/Src/stm32l0xx_hal_msp.c **** /**
 120:Core/Src/stm32l0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 121:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32l0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 123:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32l0xx_hal_msp.c **** */
 125:Core/Src/stm32l0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 126:Core/Src/stm32l0xx_hal_msp.c **** {
 175              		.loc 1 126 1 is_stmt 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		.loc 1 126 1 is_stmt 0 view .LVU31
 180 0000 10B5     		push	{r4, lr}
 181              	.LCFI3:
 182              		.cfi_def_cfa_offset 8
 183              		.cfi_offset 4, -8
 184              		.cfi_offset 14, -4
 127:Core/Src/stm32l0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 185              		.loc 1 127 3 is_stmt 1 view .LVU32
 186              		.loc 1 127 10 is_stmt 0 view .LVU33
 187 0002 0268     		ldr	r2, [r0]
 188              		.loc 1 127 5 view .LVU34
 189 0004 074B     		ldr	r3, .L12
 190 0006 9A42     		cmp	r2, r3
 191 0008 00D0     		beq	.L11
 192              	.LVL9:
 193              	.L9:
 128:Core/Src/stm32l0xx_hal_msp.c ****   {
 129:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32l0xx_hal_msp.c **** 
 131:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 134:Core/Src/stm32l0xx_hal_msp.c **** 
 135:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 136:Core/Src/stm32l0xx_hal_msp.c ****     PA5     ------> ADC_IN5
 137:Core/Src/stm32l0xx_hal_msp.c ****     PA6     ------> ADC_IN6
 138:Core/Src/stm32l0xx_hal_msp.c ****     PA7     ------> ADC_IN7
 139:Core/Src/stm32l0xx_hal_msp.c ****     */
 140:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 141:Core/Src/stm32l0xx_hal_msp.c **** 
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 7


 142:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 143:Core/Src/stm32l0xx_hal_msp.c **** 
 144:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 145:Core/Src/stm32l0xx_hal_msp.c ****   }
 146:Core/Src/stm32l0xx_hal_msp.c **** 
 147:Core/Src/stm32l0xx_hal_msp.c **** }
 194              		.loc 1 147 1 view .LVU35
 195              		@ sp needed
 196 000a 10BD     		pop	{r4, pc}
 197              	.LVL10:
 198              	.L11:
 133:Core/Src/stm32l0xx_hal_msp.c **** 
 199              		.loc 1 133 5 is_stmt 1 view .LVU36
 200 000c 064A     		ldr	r2, .L12+4
 201 000e 536B     		ldr	r3, [r2, #52]
 202 0010 0649     		ldr	r1, .L12+8
 203 0012 0B40     		ands	r3, r1
 204 0014 5363     		str	r3, [r2, #52]
 140:Core/Src/stm32l0xx_hal_msp.c **** 
 205              		.loc 1 140 5 view .LVU37
 206 0016 A020     		movs	r0, #160
 207              	.LVL11:
 140:Core/Src/stm32l0xx_hal_msp.c **** 
 208              		.loc 1 140 5 is_stmt 0 view .LVU38
 209 0018 E021     		movs	r1, #224
 210 001a C005     		lsls	r0, r0, #23
 211 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 212              	.LVL12:
 213              		.loc 1 147 1 view .LVU39
 214 0020 F3E7     		b	.L9
 215              	.L13:
 216 0022 C046     		.align	2
 217              	.L12:
 218 0024 00240140 		.word	1073816576
 219 0028 00100240 		.word	1073876992
 220 002c FFFDFFFF 		.word	-513
 221              		.cfi_endproc
 222              	.LFE42:
 224              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 225              		.align	1
 226              		.global	HAL_SPI_MspInit
 227              		.syntax unified
 228              		.code	16
 229              		.thumb_func
 231              	HAL_SPI_MspInit:
 232              	.LVL13:
 233              	.LFB43:
 148:Core/Src/stm32l0xx_hal_msp.c **** 
 149:Core/Src/stm32l0xx_hal_msp.c **** /**
 150:Core/Src/stm32l0xx_hal_msp.c **** * @brief SPI MSP Initialization
 151:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32l0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 153:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32l0xx_hal_msp.c **** */
 155:Core/Src/stm32l0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 156:Core/Src/stm32l0xx_hal_msp.c **** {
 234              		.loc 1 156 1 is_stmt 1 view -0
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 8


 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 32
 237              		@ frame_needed = 0, uses_anonymous_args = 0
 238              		.loc 1 156 1 is_stmt 0 view .LVU41
 239 0000 30B5     		push	{r4, r5, lr}
 240              	.LCFI4:
 241              		.cfi_def_cfa_offset 12
 242              		.cfi_offset 4, -12
 243              		.cfi_offset 5, -8
 244              		.cfi_offset 14, -4
 245 0002 89B0     		sub	sp, sp, #36
 246              	.LCFI5:
 247              		.cfi_def_cfa_offset 48
 248 0004 0400     		movs	r4, r0
 157:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 249              		.loc 1 157 3 is_stmt 1 view .LVU42
 250              		.loc 1 157 20 is_stmt 0 view .LVU43
 251 0006 1422     		movs	r2, #20
 252 0008 0021     		movs	r1, #0
 253 000a 03A8     		add	r0, sp, #12
 254              	.LVL14:
 255              		.loc 1 157 20 view .LVU44
 256 000c FFF7FEFF 		bl	memset
 257              	.LVL15:
 158:Core/Src/stm32l0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 258              		.loc 1 158 3 is_stmt 1 view .LVU45
 259              		.loc 1 158 10 is_stmt 0 view .LVU46
 260 0010 2268     		ldr	r2, [r4]
 261              		.loc 1 158 5 view .LVU47
 262 0012 194B     		ldr	r3, .L17
 263 0014 9A42     		cmp	r2, r3
 264 0016 01D0     		beq	.L16
 265              	.LVL16:
 266              	.L14:
 159:Core/Src/stm32l0xx_hal_msp.c ****   {
 160:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 161:Core/Src/stm32l0xx_hal_msp.c **** 
 162:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 163:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 165:Core/Src/stm32l0xx_hal_msp.c **** 
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 167:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 169:Core/Src/stm32l0xx_hal_msp.c ****     PB1     ------> SPI1_MOSI
 170:Core/Src/stm32l0xx_hal_msp.c ****     PA13     ------> SPI1_SCK
 171:Core/Src/stm32l0xx_hal_msp.c ****     */
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 176:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 177:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178:Core/Src/stm32l0xx_hal_msp.c **** 
 179:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 180:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 9


 182:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 184:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185:Core/Src/stm32l0xx_hal_msp.c **** 
 186:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 187:Core/Src/stm32l0xx_hal_msp.c **** 
 188:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 189:Core/Src/stm32l0xx_hal_msp.c ****   }
 190:Core/Src/stm32l0xx_hal_msp.c **** 
 191:Core/Src/stm32l0xx_hal_msp.c **** }
 267              		.loc 1 191 1 view .LVU48
 268 0018 09B0     		add	sp, sp, #36
 269              		@ sp needed
 270 001a 30BD     		pop	{r4, r5, pc}
 271              	.LVL17:
 272              	.L16:
 164:Core/Src/stm32l0xx_hal_msp.c **** 
 273              		.loc 1 164 5 is_stmt 1 view .LVU49
 274 001c 174B     		ldr	r3, .L17+4
 275 001e 596B     		ldr	r1, [r3, #52]
 276 0020 8022     		movs	r2, #128
 277 0022 5201     		lsls	r2, r2, #5
 278 0024 0A43     		orrs	r2, r1
 279 0026 5A63     		str	r2, [r3, #52]
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 280              		.loc 1 166 5 view .LVU50
 281              	.LBB3:
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 282              		.loc 1 166 5 view .LVU51
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 283              		.loc 1 166 5 view .LVU52
 284 0028 DA6A     		ldr	r2, [r3, #44]
 285 002a 0224     		movs	r4, #2
 286              	.LVL18:
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 287              		.loc 1 166 5 is_stmt 0 view .LVU53
 288 002c 2243     		orrs	r2, r4
 289 002e DA62     		str	r2, [r3, #44]
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 290              		.loc 1 166 5 is_stmt 1 view .LVU54
 291 0030 DA6A     		ldr	r2, [r3, #44]
 292 0032 2240     		ands	r2, r4
 293 0034 0192     		str	r2, [sp, #4]
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 294              		.loc 1 166 5 view .LVU55
 295 0036 019A     		ldr	r2, [sp, #4]
 296              	.LBE3:
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 297              		.loc 1 166 5 view .LVU56
 167:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 298              		.loc 1 167 5 view .LVU57
 299              	.LBB4:
 167:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 300              		.loc 1 167 5 view .LVU58
 167:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 301              		.loc 1 167 5 view .LVU59
 302 0038 D96A     		ldr	r1, [r3, #44]
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 10


 303 003a 0122     		movs	r2, #1
 304 003c 1143     		orrs	r1, r2
 305 003e D962     		str	r1, [r3, #44]
 167:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 306              		.loc 1 167 5 view .LVU60
 307 0040 DB6A     		ldr	r3, [r3, #44]
 308 0042 1340     		ands	r3, r2
 309 0044 0293     		str	r3, [sp, #8]
 167:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 310              		.loc 1 167 5 view .LVU61
 311 0046 029B     		ldr	r3, [sp, #8]
 312              	.LBE4:
 167:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 313              		.loc 1 167 5 view .LVU62
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 314              		.loc 1 172 5 view .LVU63
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 315              		.loc 1 172 25 is_stmt 0 view .LVU64
 316 0048 0394     		str	r4, [sp, #12]
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 317              		.loc 1 173 5 is_stmt 1 view .LVU65
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 173 26 is_stmt 0 view .LVU66
 319 004a 0494     		str	r4, [sp, #16]
 174:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 320              		.loc 1 174 5 is_stmt 1 view .LVU67
 175:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 321              		.loc 1 175 5 view .LVU68
 175:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 322              		.loc 1 175 27 is_stmt 0 view .LVU69
 323 004c 0325     		movs	r5, #3
 324 004e 0695     		str	r5, [sp, #24]
 176:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 325              		.loc 1 176 5 is_stmt 1 view .LVU70
 176:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 326              		.loc 1 176 31 is_stmt 0 view .LVU71
 327 0050 0792     		str	r2, [sp, #28]
 177:Core/Src/stm32l0xx_hal_msp.c **** 
 328              		.loc 1 177 5 is_stmt 1 view .LVU72
 329 0052 03A9     		add	r1, sp, #12
 330 0054 0A48     		ldr	r0, .L17+8
 331 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 332              	.LVL19:
 179:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333              		.loc 1 179 5 view .LVU73
 179:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 334              		.loc 1 179 25 is_stmt 0 view .LVU74
 335 005a 8023     		movs	r3, #128
 336 005c 9B01     		lsls	r3, r3, #6
 337 005e 0393     		str	r3, [sp, #12]
 180:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 338              		.loc 1 180 5 is_stmt 1 view .LVU75
 180:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 339              		.loc 1 180 26 is_stmt 0 view .LVU76
 340 0060 0494     		str	r4, [sp, #16]
 181:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 341              		.loc 1 181 5 is_stmt 1 view .LVU77
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 11


 181:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 342              		.loc 1 181 26 is_stmt 0 view .LVU78
 343 0062 0023     		movs	r3, #0
 344 0064 0593     		str	r3, [sp, #20]
 182:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 345              		.loc 1 182 5 is_stmt 1 view .LVU79
 182:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 346              		.loc 1 182 27 is_stmt 0 view .LVU80
 347 0066 0695     		str	r5, [sp, #24]
 183:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 183 5 is_stmt 1 view .LVU81
 183:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 349              		.loc 1 183 31 is_stmt 0 view .LVU82
 350 0068 0533     		adds	r3, r3, #5
 351 006a 0793     		str	r3, [sp, #28]
 184:Core/Src/stm32l0xx_hal_msp.c **** 
 352              		.loc 1 184 5 is_stmt 1 view .LVU83
 353 006c A020     		movs	r0, #160
 354 006e 03A9     		add	r1, sp, #12
 355 0070 C005     		lsls	r0, r0, #23
 356 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 357              	.LVL20:
 358              		.loc 1 191 1 is_stmt 0 view .LVU84
 359 0076 CFE7     		b	.L14
 360              	.L18:
 361              		.align	2
 362              	.L17:
 363 0078 00300140 		.word	1073819648
 364 007c 00100240 		.word	1073876992
 365 0080 00040050 		.word	1342178304
 366              		.cfi_endproc
 367              	.LFE43:
 369              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 370              		.align	1
 371              		.global	HAL_SPI_MspDeInit
 372              		.syntax unified
 373              		.code	16
 374              		.thumb_func
 376              	HAL_SPI_MspDeInit:
 377              	.LVL21:
 378              	.LFB44:
 192:Core/Src/stm32l0xx_hal_msp.c **** 
 193:Core/Src/stm32l0xx_hal_msp.c **** /**
 194:Core/Src/stm32l0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 195:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 196:Core/Src/stm32l0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 197:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 198:Core/Src/stm32l0xx_hal_msp.c **** */
 199:Core/Src/stm32l0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 200:Core/Src/stm32l0xx_hal_msp.c **** {
 379              		.loc 1 200 1 is_stmt 1 view -0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 0
 382              		@ frame_needed = 0, uses_anonymous_args = 0
 383              		.loc 1 200 1 is_stmt 0 view .LVU86
 384 0000 10B5     		push	{r4, lr}
 385              	.LCFI6:
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 12


 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 4, -8
 388              		.cfi_offset 14, -4
 201:Core/Src/stm32l0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 389              		.loc 1 201 3 is_stmt 1 view .LVU87
 390              		.loc 1 201 10 is_stmt 0 view .LVU88
 391 0002 0268     		ldr	r2, [r0]
 392              		.loc 1 201 5 view .LVU89
 393 0004 094B     		ldr	r3, .L22
 394 0006 9A42     		cmp	r2, r3
 395 0008 00D0     		beq	.L21
 396              	.LVL22:
 397              	.L19:
 202:Core/Src/stm32l0xx_hal_msp.c ****   {
 203:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 204:Core/Src/stm32l0xx_hal_msp.c **** 
 205:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 206:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 207:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 208:Core/Src/stm32l0xx_hal_msp.c **** 
 209:Core/Src/stm32l0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 210:Core/Src/stm32l0xx_hal_msp.c ****     PB1     ------> SPI1_MOSI
 211:Core/Src/stm32l0xx_hal_msp.c ****     PA13     ------> SPI1_SCK
 212:Core/Src/stm32l0xx_hal_msp.c ****     */
 213:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_1);
 214:Core/Src/stm32l0xx_hal_msp.c **** 
 215:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_13);
 216:Core/Src/stm32l0xx_hal_msp.c **** 
 217:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 218:Core/Src/stm32l0xx_hal_msp.c **** 
 219:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 220:Core/Src/stm32l0xx_hal_msp.c ****   }
 221:Core/Src/stm32l0xx_hal_msp.c **** 
 222:Core/Src/stm32l0xx_hal_msp.c **** }
 398              		.loc 1 222 1 view .LVU90
 399              		@ sp needed
 400 000a 10BD     		pop	{r4, pc}
 401              	.LVL23:
 402              	.L21:
 207:Core/Src/stm32l0xx_hal_msp.c **** 
 403              		.loc 1 207 5 is_stmt 1 view .LVU91
 404 000c 084A     		ldr	r2, .L22+4
 405 000e 536B     		ldr	r3, [r2, #52]
 406 0010 0849     		ldr	r1, .L22+8
 407 0012 0B40     		ands	r3, r1
 408 0014 5363     		str	r3, [r2, #52]
 213:Core/Src/stm32l0xx_hal_msp.c **** 
 409              		.loc 1 213 5 view .LVU92
 410 0016 0221     		movs	r1, #2
 411 0018 0748     		ldr	r0, .L22+12
 412              	.LVL24:
 213:Core/Src/stm32l0xx_hal_msp.c **** 
 413              		.loc 1 213 5 is_stmt 0 view .LVU93
 414 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 415              	.LVL25:
 215:Core/Src/stm32l0xx_hal_msp.c **** 
 416              		.loc 1 215 5 is_stmt 1 view .LVU94
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 13


 417 001e 8021     		movs	r1, #128
 418 0020 A020     		movs	r0, #160
 419 0022 8901     		lsls	r1, r1, #6
 420 0024 C005     		lsls	r0, r0, #23
 421 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 422              	.LVL26:
 423              		.loc 1 222 1 is_stmt 0 view .LVU95
 424 002a EEE7     		b	.L19
 425              	.L23:
 426              		.align	2
 427              	.L22:
 428 002c 00300140 		.word	1073819648
 429 0030 00100240 		.word	1073876992
 430 0034 FFEFFFFF 		.word	-4097
 431 0038 00040050 		.word	1342178304
 432              		.cfi_endproc
 433              	.LFE44:
 435              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 436              		.align	1
 437              		.global	HAL_TIM_Base_MspInit
 438              		.syntax unified
 439              		.code	16
 440              		.thumb_func
 442              	HAL_TIM_Base_MspInit:
 443              	.LVL27:
 444              	.LFB45:
 223:Core/Src/stm32l0xx_hal_msp.c **** 
 224:Core/Src/stm32l0xx_hal_msp.c **** /**
 225:Core/Src/stm32l0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 226:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 227:Core/Src/stm32l0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 228:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32l0xx_hal_msp.c **** */
 230:Core/Src/stm32l0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 231:Core/Src/stm32l0xx_hal_msp.c **** {
 445              		.loc 1 231 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		.loc 1 231 1 is_stmt 0 view .LVU97
 450 0000 10B5     		push	{r4, lr}
 451              	.LCFI7:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 4, -8
 454              		.cfi_offset 14, -4
 232:Core/Src/stm32l0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 455              		.loc 1 232 3 is_stmt 1 view .LVU98
 456              		.loc 1 232 15 is_stmt 0 view .LVU99
 457 0002 0268     		ldr	r2, [r0]
 458              		.loc 1 232 5 view .LVU100
 459 0004 8023     		movs	r3, #128
 460 0006 DB05     		lsls	r3, r3, #23
 461 0008 9A42     		cmp	r2, r3
 462 000a 00D0     		beq	.L26
 463              	.LVL28:
 464              	.L24:
 233:Core/Src/stm32l0xx_hal_msp.c ****   {
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 14


 234:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 235:Core/Src/stm32l0xx_hal_msp.c **** 
 236:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 237:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 238:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 239:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 240:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 241:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 242:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 243:Core/Src/stm32l0xx_hal_msp.c **** 
 244:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 245:Core/Src/stm32l0xx_hal_msp.c ****   }
 246:Core/Src/stm32l0xx_hal_msp.c **** 
 247:Core/Src/stm32l0xx_hal_msp.c **** }
 465              		.loc 1 247 1 view .LVU101
 466              		@ sp needed
 467 000c 10BD     		pop	{r4, pc}
 468              	.LVL29:
 469              	.L26:
 238:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 470              		.loc 1 238 5 is_stmt 1 view .LVU102
 471 000e 074A     		ldr	r2, .L27
 472 0010 936B     		ldr	r3, [r2, #56]
 473 0012 0121     		movs	r1, #1
 474 0014 0B43     		orrs	r3, r1
 475 0016 9363     		str	r3, [r2, #56]
 240:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 476              		.loc 1 240 5 view .LVU103
 477 0018 0022     		movs	r2, #0
 478 001a 0021     		movs	r1, #0
 479 001c 0F20     		movs	r0, #15
 480              	.LVL30:
 240:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 481              		.loc 1 240 5 is_stmt 0 view .LVU104
 482 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 483              	.LVL31:
 241:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 484              		.loc 1 241 5 is_stmt 1 view .LVU105
 485 0022 0F20     		movs	r0, #15
 486 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 487              	.LVL32:
 488              		.loc 1 247 1 is_stmt 0 view .LVU106
 489 0028 F0E7     		b	.L24
 490              	.L28:
 491 002a C046     		.align	2
 492              	.L27:
 493 002c 00100240 		.word	1073876992
 494              		.cfi_endproc
 495              	.LFE45:
 497              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 498              		.align	1
 499              		.global	HAL_TIM_Base_MspDeInit
 500              		.syntax unified
 501              		.code	16
 502              		.thumb_func
 504              	HAL_TIM_Base_MspDeInit:
 505              	.LVL33:
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 15


 506              	.LFB46:
 248:Core/Src/stm32l0xx_hal_msp.c **** 
 249:Core/Src/stm32l0xx_hal_msp.c **** /**
 250:Core/Src/stm32l0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 251:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 252:Core/Src/stm32l0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 253:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 254:Core/Src/stm32l0xx_hal_msp.c **** */
 255:Core/Src/stm32l0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 256:Core/Src/stm32l0xx_hal_msp.c **** {
 507              		.loc 1 256 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		.loc 1 256 1 is_stmt 0 view .LVU108
 512 0000 10B5     		push	{r4, lr}
 513              	.LCFI8:
 514              		.cfi_def_cfa_offset 8
 515              		.cfi_offset 4, -8
 516              		.cfi_offset 14, -4
 257:Core/Src/stm32l0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 517              		.loc 1 257 3 is_stmt 1 view .LVU109
 518              		.loc 1 257 15 is_stmt 0 view .LVU110
 519 0002 0268     		ldr	r2, [r0]
 520              		.loc 1 257 5 view .LVU111
 521 0004 8023     		movs	r3, #128
 522 0006 DB05     		lsls	r3, r3, #23
 523 0008 9A42     		cmp	r2, r3
 524 000a 00D0     		beq	.L31
 525              	.LVL34:
 526              	.L29:
 258:Core/Src/stm32l0xx_hal_msp.c ****   {
 259:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 260:Core/Src/stm32l0xx_hal_msp.c **** 
 261:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 262:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 263:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 264:Core/Src/stm32l0xx_hal_msp.c **** 
 265:Core/Src/stm32l0xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 266:Core/Src/stm32l0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 267:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 268:Core/Src/stm32l0xx_hal_msp.c **** 
 269:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 270:Core/Src/stm32l0xx_hal_msp.c ****   }
 271:Core/Src/stm32l0xx_hal_msp.c **** 
 272:Core/Src/stm32l0xx_hal_msp.c **** }
 527              		.loc 1 272 1 view .LVU112
 528              		@ sp needed
 529 000c 10BD     		pop	{r4, pc}
 530              	.LVL35:
 531              	.L31:
 263:Core/Src/stm32l0xx_hal_msp.c **** 
 532              		.loc 1 263 5 is_stmt 1 view .LVU113
 533 000e 044A     		ldr	r2, .L32
 534 0010 936B     		ldr	r3, [r2, #56]
 535 0012 0121     		movs	r1, #1
 536 0014 8B43     		bics	r3, r1
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 16


 537 0016 9363     		str	r3, [r2, #56]
 266:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 538              		.loc 1 266 5 view .LVU114
 539 0018 0F20     		movs	r0, #15
 540              	.LVL36:
 266:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 541              		.loc 1 266 5 is_stmt 0 view .LVU115
 542 001a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 543              	.LVL37:
 544              		.loc 1 272 1 view .LVU116
 545 001e F5E7     		b	.L29
 546              	.L33:
 547              		.align	2
 548              	.L32:
 549 0020 00100240 		.word	1073876992
 550              		.cfi_endproc
 551              	.LFE46:
 553              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 554              		.align	1
 555              		.global	HAL_UART_MspInit
 556              		.syntax unified
 557              		.code	16
 558              		.thumb_func
 560              	HAL_UART_MspInit:
 561              	.LVL38:
 562              	.LFB47:
 273:Core/Src/stm32l0xx_hal_msp.c **** 
 274:Core/Src/stm32l0xx_hal_msp.c **** /**
 275:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP Initialization
 276:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 277:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 278:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 279:Core/Src/stm32l0xx_hal_msp.c **** */
 280:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 281:Core/Src/stm32l0xx_hal_msp.c **** {
 563              		.loc 1 281 1 is_stmt 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 24
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		.loc 1 281 1 is_stmt 0 view .LVU118
 568 0000 10B5     		push	{r4, lr}
 569              	.LCFI9:
 570              		.cfi_def_cfa_offset 8
 571              		.cfi_offset 4, -8
 572              		.cfi_offset 14, -4
 573 0002 86B0     		sub	sp, sp, #24
 574              	.LCFI10:
 575              		.cfi_def_cfa_offset 32
 576 0004 0400     		movs	r4, r0
 282:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 577              		.loc 1 282 3 is_stmt 1 view .LVU119
 578              		.loc 1 282 20 is_stmt 0 view .LVU120
 579 0006 1422     		movs	r2, #20
 580 0008 0021     		movs	r1, #0
 581 000a 01A8     		add	r0, sp, #4
 582              	.LVL39:
 583              		.loc 1 282 20 view .LVU121
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 17


 584 000c FFF7FEFF 		bl	memset
 585              	.LVL40:
 283:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==USART2)
 586              		.loc 1 283 3 is_stmt 1 view .LVU122
 587              		.loc 1 283 11 is_stmt 0 view .LVU123
 588 0010 2268     		ldr	r2, [r4]
 589              		.loc 1 283 5 view .LVU124
 590 0012 0E4B     		ldr	r3, .L37
 591 0014 9A42     		cmp	r2, r3
 592 0016 01D0     		beq	.L36
 593              	.L34:
 284:Core/Src/stm32l0xx_hal_msp.c ****   {
 285:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 286:Core/Src/stm32l0xx_hal_msp.c **** 
 287:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 288:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 289:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 290:Core/Src/stm32l0xx_hal_msp.c **** 
 291:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 292:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 293:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> USART2_TX
 294:Core/Src/stm32l0xx_hal_msp.c ****     PB7     ------> USART2_RX
 295:Core/Src/stm32l0xx_hal_msp.c ****     */
 296:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 297:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 298:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 300:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 301:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 302:Core/Src/stm32l0xx_hal_msp.c **** 
 303:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 304:Core/Src/stm32l0xx_hal_msp.c **** 
 305:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 306:Core/Src/stm32l0xx_hal_msp.c ****   }
 307:Core/Src/stm32l0xx_hal_msp.c **** 
 308:Core/Src/stm32l0xx_hal_msp.c **** }
 594              		.loc 1 308 1 view .LVU125
 595 0018 06B0     		add	sp, sp, #24
 596              		@ sp needed
 597              	.LVL41:
 598              		.loc 1 308 1 view .LVU126
 599 001a 10BD     		pop	{r4, pc}
 600              	.LVL42:
 601              	.L36:
 289:Core/Src/stm32l0xx_hal_msp.c **** 
 602              		.loc 1 289 5 is_stmt 1 view .LVU127
 603 001c 0C4B     		ldr	r3, .L37+4
 604 001e 996B     		ldr	r1, [r3, #56]
 605 0020 8022     		movs	r2, #128
 606 0022 9202     		lsls	r2, r2, #10
 607 0024 0A43     		orrs	r2, r1
 608 0026 9A63     		str	r2, [r3, #56]
 291:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 609              		.loc 1 291 5 view .LVU128
 610              	.LBB5:
 291:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 611              		.loc 1 291 5 view .LVU129
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 18


 291:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 612              		.loc 1 291 5 view .LVU130
 613 0028 D96A     		ldr	r1, [r3, #44]
 614 002a 0222     		movs	r2, #2
 615 002c 1143     		orrs	r1, r2
 616 002e D962     		str	r1, [r3, #44]
 291:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 617              		.loc 1 291 5 view .LVU131
 618 0030 DB6A     		ldr	r3, [r3, #44]
 619 0032 1340     		ands	r3, r2
 620 0034 0093     		str	r3, [sp]
 291:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 621              		.loc 1 291 5 view .LVU132
 622 0036 009B     		ldr	r3, [sp]
 623              	.LBE5:
 291:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 624              		.loc 1 291 5 view .LVU133
 296:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 625              		.loc 1 296 5 view .LVU134
 296:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 626              		.loc 1 296 25 is_stmt 0 view .LVU135
 627 0038 C023     		movs	r3, #192
 628 003a 0193     		str	r3, [sp, #4]
 297:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 629              		.loc 1 297 5 is_stmt 1 view .LVU136
 297:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 630              		.loc 1 297 26 is_stmt 0 view .LVU137
 631 003c 0292     		str	r2, [sp, #8]
 298:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 632              		.loc 1 298 5 is_stmt 1 view .LVU138
 299:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 633              		.loc 1 299 5 view .LVU139
 299:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 634              		.loc 1 299 27 is_stmt 0 view .LVU140
 635 003e BD3B     		subs	r3, r3, #189
 636 0040 0493     		str	r3, [sp, #16]
 300:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 637              		.loc 1 300 5 is_stmt 1 view .LVU141
 301:Core/Src/stm32l0xx_hal_msp.c **** 
 638              		.loc 1 301 5 view .LVU142
 639 0042 01A9     		add	r1, sp, #4
 640 0044 0348     		ldr	r0, .L37+8
 641 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 642              	.LVL43:
 643              		.loc 1 308 1 is_stmt 0 view .LVU143
 644 004a E5E7     		b	.L34
 645              	.L38:
 646              		.align	2
 647              	.L37:
 648 004c 00440040 		.word	1073759232
 649 0050 00100240 		.word	1073876992
 650 0054 00040050 		.word	1342178304
 651              		.cfi_endproc
 652              	.LFE47:
 654              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 655              		.align	1
 656              		.global	HAL_UART_MspDeInit
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 19


 657              		.syntax unified
 658              		.code	16
 659              		.thumb_func
 661              	HAL_UART_MspDeInit:
 662              	.LVL44:
 663              	.LFB48:
 309:Core/Src/stm32l0xx_hal_msp.c **** 
 310:Core/Src/stm32l0xx_hal_msp.c **** /**
 311:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 312:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 313:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 314:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 315:Core/Src/stm32l0xx_hal_msp.c **** */
 316:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 317:Core/Src/stm32l0xx_hal_msp.c **** {
 664              		.loc 1 317 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		.loc 1 317 1 is_stmt 0 view .LVU145
 669 0000 10B5     		push	{r4, lr}
 670              	.LCFI11:
 671              		.cfi_def_cfa_offset 8
 672              		.cfi_offset 4, -8
 673              		.cfi_offset 14, -4
 318:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==USART2)
 674              		.loc 1 318 3 is_stmt 1 view .LVU146
 675              		.loc 1 318 11 is_stmt 0 view .LVU147
 676 0002 0268     		ldr	r2, [r0]
 677              		.loc 1 318 5 view .LVU148
 678 0004 064B     		ldr	r3, .L42
 679 0006 9A42     		cmp	r2, r3
 680 0008 00D0     		beq	.L41
 681              	.LVL45:
 682              	.L39:
 319:Core/Src/stm32l0xx_hal_msp.c ****   {
 320:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 321:Core/Src/stm32l0xx_hal_msp.c **** 
 322:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 323:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 324:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 325:Core/Src/stm32l0xx_hal_msp.c **** 
 326:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 327:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> USART2_TX
 328:Core/Src/stm32l0xx_hal_msp.c ****     PB7     ------> USART2_RX
 329:Core/Src/stm32l0xx_hal_msp.c ****     */
 330:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 331:Core/Src/stm32l0xx_hal_msp.c **** 
 332:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 333:Core/Src/stm32l0xx_hal_msp.c **** 
 334:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 335:Core/Src/stm32l0xx_hal_msp.c ****   }
 336:Core/Src/stm32l0xx_hal_msp.c **** 
 337:Core/Src/stm32l0xx_hal_msp.c **** }
 683              		.loc 1 337 1 view .LVU149
 684              		@ sp needed
 685 000a 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 20


 686              	.LVL46:
 687              	.L41:
 324:Core/Src/stm32l0xx_hal_msp.c **** 
 688              		.loc 1 324 5 is_stmt 1 view .LVU150
 689 000c 054A     		ldr	r2, .L42+4
 690 000e 936B     		ldr	r3, [r2, #56]
 691 0010 0549     		ldr	r1, .L42+8
 692 0012 0B40     		ands	r3, r1
 693 0014 9363     		str	r3, [r2, #56]
 330:Core/Src/stm32l0xx_hal_msp.c **** 
 694              		.loc 1 330 5 view .LVU151
 695 0016 C021     		movs	r1, #192
 696 0018 0448     		ldr	r0, .L42+12
 697              	.LVL47:
 330:Core/Src/stm32l0xx_hal_msp.c **** 
 698              		.loc 1 330 5 is_stmt 0 view .LVU152
 699 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 700              	.LVL48:
 701              		.loc 1 337 1 view .LVU153
 702 001e F4E7     		b	.L39
 703              	.L43:
 704              		.align	2
 705              	.L42:
 706 0020 00440040 		.word	1073759232
 707 0024 00100240 		.word	1073876992
 708 0028 FFFFFDFF 		.word	-131073
 709 002c 00040050 		.word	1342178304
 710              		.cfi_endproc
 711              	.LFE48:
 713              		.text
 714              	.Letext0:
 715              		.file 2 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l011xx.h"
 716              		.file 3 "c:\\users\\jarne\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\arm-none-eabi\\inc
 717              		.file 4 "c:\\users\\jarne\\appdata\\roaming\\gnu mcu eclipse\\arm embedded gcc\\arm-none-eabi\\inc
 718              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 719              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 720              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 721              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 722              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc.h"
 723              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_spi.h"
 724              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 725              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 726              		.file 13 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
 727              		.file 14 "<built-in>"
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_msp.c
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:19     .text.HAL_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:64     .text.HAL_MspInit:0000000000000028 $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:69     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:75     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:160    .text.HAL_ADC_MspInit:000000000000004c $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:166    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:172    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:218    .text.HAL_ADC_MspDeInit:0000000000000024 $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:225    .text.HAL_SPI_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:231    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:363    .text.HAL_SPI_MspInit:0000000000000078 $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:370    .text.HAL_SPI_MspDeInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:376    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:428    .text.HAL_SPI_MspDeInit:000000000000002c $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:436    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:442    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:493    .text.HAL_TIM_Base_MspInit:000000000000002c $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:498    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:504    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:549    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:554    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:560    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:648    .text.HAL_UART_MspInit:000000000000004c $d
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:655    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:661    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\jarne\AppData\Local\Temp\cczpMXEj.s:706    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
