{
    "design_name": "bsg_imul_iterative", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v",
        "basejump_stl/bsg_misc/bsg_imul_iterative.v"
    ], 
    "run_config": [
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "3.33", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_imul_iterative_300MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "3.07", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_imul_iterative_325MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2.85", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_imul_iterative_350MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2.66", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_imul_iterative_375MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2.5", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_imul_iterative_400MHz", 
            "parameters": []
        },
        {
            "constraints": {
                "clk_port_name": "clk_i", 
                "clock_period": "2.35", 
                "input": "0", 
                "io_time_format": "period", 
                "output": "0", 
                "uncertainty": "0"
            }, 
            "description": "", 
            "design_size": "", 
            "name": "bsg_imul_iterative_425MHz", 
            "parameters": []
        }

    ]
}