// Seed: 2062769537
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  wire  id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6
);
  assign id_0 = id_5 >> 1;
  assign id_0 = 1;
  assign id_4 = id_5;
  tri0 id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    output tri  id_0,
    input  wor  id_1,
    input  tri1 id_2
    , id_6,
    output wand id_3,
    output wire id_4
);
  id_7(
      .id_0(id_1), .id_1(id_2), .id_2(1)
  );
  assign id_6 = id_1;
  module_0(
      id_3, id_6, id_6, id_2, id_6, id_2, id_1
  );
endmodule
