# Microsemi Corp.
# Date: 2024-Oct-04 17:25:10
# This file was generated based on the following SDC source files:
#   C:/Git/arch/cortex-m3/fpga-design/m3_m2s025_fabricip_ddr_flash_sdcard/constraint/m2s_creative_ddr_top_derived_constraints.sdc
#

create_clock -name {CLK0_PAD} -period 20 [ get_ports { CLK0_PAD } ]
create_clock -name {m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB} -period 80 [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP/CLK_CONFIG_APB } ]
create_clock -name {m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT} -period 20 [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT } ]
create_generated_clock -name {m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0} -multiply_by 4 -divide_by 4 -source [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/INST_CCC_IP/CLK0_PAD } ] -phase 0 [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/INST_CCC_IP/GL0 } ]
set_false_path -through [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/INIT_DONE_q1/D } ]
set_false_path -through [ get_nets { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/ddr_settled m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/count_ddr_enable m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/release_sdif*_core } ]
set_false_path -from [ get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/MSS_HPMS_READY_int } ] -to [ get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 } ]
set_false_path -from [ get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/MSS_HPMS_READY_int } ] -to [ get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sdif*_areset_n_rcosc* } ]
set_false_path -through [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/CONFIG1_DONE_q1/D m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/CONFIG2_DONE_q1/D m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_RESET_F2M_keep_RNI1INF/A m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_M3_RESET_keep_RNIS1IB/A } ]
set_false_path -through [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP/CONFIG_PRESET_N } ]
set_false_path -through [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP/POWER_ON_RESET_N } ]
set_max_delay 0 -through [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/next_state5/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/next_state5/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg4/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_15_1/A } ] -to [ get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/state[0] } ]
set_min_delay -24 -through [ get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_15_1/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwrite/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg4/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_1[16]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PADDR_keep_RNIO5VK[3]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_2[0]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[17]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_15/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[5]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata[1]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[2]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_1[1]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_1[1]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_1[16]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_15_2/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PADDR_keep_RNIO5VK[3]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[17]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[5]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[4]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[16]/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[5]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[6]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[7]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[13]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[9]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_1[1]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[9]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[8]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[7]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[6]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[4]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[3]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[2]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[15]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[14]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[13]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[12]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[11]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[10]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_1[16]/C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[16]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PADDR_keep_RNIO5VK[3]/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PRDATA_RNO[17]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_RNO[5]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[3]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_15_2/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[12]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[15]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[8]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[10]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[1]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[1]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_1[1]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[2]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[2]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[5]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[5]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[6]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[6]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[7]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[7]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[8]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[8]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[11]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[11]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[12]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[12]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[13]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[13]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[14]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[14]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[16]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[15]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[15]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[10]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[10]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[3]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[3]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[9]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[9]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[4]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[4]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[0]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[0]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_1[0]/D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/next_state5/B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/next_state5/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg4/A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_15_1/A } ]
