Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/CO_cpu/P5/p4test_isim_beh.exe -prj E:/CO_cpu/P5/p4test_beh.prj work.p4test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 6
Turning on mult-threading, number of parallel sub-compilation jobs: 12 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CO_cpu/P5/rf_D.v" into library work
Analyzing Verilog file "E:/CO_cpu/P5/pc_F.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/pc_F.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/npc_D.v" into library work
Analyzing Verilog file "E:/CO_cpu/P5/im_F.v" into library work
Analyzing Verilog file "E:/CO_cpu/P5/Forward_mux_E.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/Forward_mux_E.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/Forward_mux_D.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/Forward_mux_D.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/ext_D.v" into library work
Analyzing Verilog file "E:/CO_cpu/P5/dm_M.v" into library work
Analyzing Verilog file "E:/CO_cpu/P5/Crtl.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/Crtl.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/cmp_D.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/cmp_D.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/alu_E.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/alu_E.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/W_unit.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/W_unit.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/M_unit.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/M_unit.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/F_unit.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/F_unit.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/E_unit.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/E_unit.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/D_unit.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/D_unit.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/ATdecoder.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/ATdecoder.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/Hazard_unit.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/Hazard_unit.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/datapath.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/datapath.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/mips.v" into library work
WARNING:HDLCompiler:1142 - "E:/CO_cpu/P5/mips.v" Line 1: Compiler directive `timescale is not allowed here
Analyzing Verilog file "E:/CO_cpu/P5/p4test.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:/CO_cpu/P5/D_unit.v" Line 53: Port MemtoReg is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/CO_cpu/P5/E_unit.v" Line 65: Port MemtoReg is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/CO_cpu/P5/M_unit.v" Line 52: Port MemtoReg is not connected to this instance
WARNING:HDLCompiler:1016 - "E:/CO_cpu/P5/W_unit.v" Line 35: Port MemWrite is not connected to this instance
Completed static elaboration
Compiling module pc_F
Compiling module im_F
Compiling module F_unit
Compiling module Crtl
Compiling module cmp_D
Compiling module npc_D
Compiling module rf_D
Compiling module Forward_mux_D
Compiling module ext_D
Compiling module D_unit
Compiling module Forward_mux_E
Compiling module alu_E
Compiling module E_unit
Compiling module dm_M
Compiling module M_unit
Compiling module W_unit
Compiling module datapath
Compiling module ATdecoder
Compiling module Hazard_unit
Compiling module mips
Compiling module p4test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable E:/CO_cpu/P5/p4test_isim_beh.exe
Fuse Memory Usage: 34144 KB
Fuse CPU Usage: 390 ms
