"""This script attempts to replicate Figure 4 on the biophysical poster. This
consists of measuring the membrane current (Im) with the AD7961 after
supplying a step voltage of 0-50mV by the AD5453. This is repeated for
feedback resistors of 10K, 33K, 100K, 332K, and 3000K. The membrane current
(Im) is graphed against time with all of these responses together.

Biophysical poster: https://uofstthomasmn.sharepoint.com/:b:/r/sites/COVGsummer2022/Shared%20Documents/biophysical_2022_poster_covg_v1.pdf?csf=1&web=1&e=gbUPQi

June 2022

Abe Stroschein, ajstroschein@stthomas.edu
Lucas Koerner, koerner.lucas@stthomas.edu
"""

from math import ceil
import os
import sys
from time import sleep
import datetime
import time
import atexit
from instrbuilder.instrument_opening import open_by_name
import numpy as np
import matplotlib.pyplot as plt
import pickle as pkl
import copy

# The interfaces.py file is located in the covg_fpga folder so we need to find that folder. If it is not above the current directory, the program fails.
covg_fpga_path = os.getcwd()
for i in range(15):
    if os.path.basename(covg_fpga_path) == "covg_fpga":
        interfaces_path = os.path.join(covg_fpga_path, "python")
        break
    else:
        # If we aren't in covg_fpga, move up a folder and check again
        covg_fpga_path = os.path.dirname(covg_fpga_path)
sys.path.append(interfaces_path)

# TODO: remove this when packaged
# Fix for interfaces being moved to src folder
# sys.path.append(os.path.join(interfaces_path, 'src'))

from analysis.clamp_data import adjust_step2
from analysis.adc_data import read_h5
from filters.filter_tools import butter_lowpass_filter, delayseq_interp
from interfaces.utils import to_voltage, from_voltage
from interfaces.interfaces import (
    FPGA,
    Endpoint,
    # DDR3,
)
from interfaces.peripherals.DDR3 import DDR3
from instruments.power_supply import open_rigol_supply, pwr_off, config_supply

# TODO: deal with this when packaged
# from interfaces.boards import Daq, Clamp
from boards import Daq, Clamp


def ddr_write_setup():
    ddr.set_adcs_connected()
    ddr.clear_dac_read()
    ddr.clear_adc_write()
    ddr.clear_adc_read()    # Stop putting data in outgoing FIFO for Pipe read
    ddr.reset_fifo(name='ALL')
    ddr.reset_mig_interface()


def ddr_repeat_setup():
    """Setup for reading new data without writing to the DDR again."""

    # stop access to the FIFOs so that after reset of the FIFO(s) no new data is added/extracted
    ddr.clear_adc_read()
    ddr.clear_adc_write()
    ddr.clear_dac_read()
    ddr.reset_fifo(name='ALL')
    ddr.reset_mig_interface()  # self.fpga.send_trig(self.endpoints['UI_RESET'])
    # note that the MIG interface addresses are driven by the FIFOs so will idle
    # until the FIFOs are reenable with ddr_write_finish()
    ddr_write_finish()
    time.sleep(0.01)


def ddr_write_finish():
    # reenable both DACs
    ddr.set_adc_dac_simultaneous()  # enable DAC playback and ADC writing to DDR


def get_cc_optimize(nums):

    data_dir_base = os.path.expanduser('~')
    data_dir_covg = os.path.join(
        data_dir_base, 'Documents/covg/data/clamp/{}{:02d}{:02d}')
    data_dir = data_dir_covg.format(2022, 1, 19)

    #for nums in ([20,21], [30,31], [14,15], [40,41]):
    with open(os.path.join(data_dir, 'basin_hop_cc_nums{}.pickle'.format(nums[0])), 'rb') as fp:
        out = pkl.load(fp)
    return out


def make_cmd_cc(cmd_val=0x1d00, cc_scale=0.351, cc_delay=0, fc=4.8e3, step_len=8000,
               cc_val=None, cc_pickle_num=None):
    """Return the CMD and CC signals determined by the parameters.
    
    Parameters
    ----------
    
    Returns
    -------
    np.ndarray, np.ndarray : the CMD signal data, the CC signal data.
    """

    # TODO: move to Clamp board class in boards.py
    dac_offset = 0x2000

    cmd_signal = ddr.make_step(
        low=dac_offset - int(cmd_val), high=dac_offset + int(cmd_val), length=step_len)  # 1.6 ms between edges

    # create the cc using multiple methods
    if cc_pickle_num is not None:
        cc_impulse_scale = -2600/7424
        out = get_cc_optimize(cc_pickle_num)
        cc_wave = adjust_step2(
            out['x'], cmd_signal.astype(np.int32) - dac_offset)
        cc_wave = cc_wave * cc_impulse_scale
        cc_wave = cc_wave + dac_offset
        if cc_delay != 0:
            # 2.5e6 is the sampling rate
            cc_wave = delayseq_interp(cc_wave, cc_delay, 2.5e6)
        cc_signal = cc_wave.astype(np.uint16)

    elif cc_val is None:  # get the cc signal from scaling the cmd signal
        if fc is not None:
            cc_signal = butter_lowpass_filter(
                cmd_signal - dac_offset, cutoff=fc, fs=2.5e6, order=1)*cc_scale + dac_offset
        else:
            cc_signal = (
                cmd_signal - dac_offset)*cc_scale + dac_offset
        if cc_delay != 0:
            cc_signal = delayseq_interp(
                cc_signal, cc_delay, 2.5e6)  # 2.5e6 is the sampling rate

    else:  # needed so that the cmd signal can be zero with a non-zero cc signal
        cc_signal = ddr.make_step(low=dac_offset - int(cc_val),
                                               high=dac_offset + int(cc_val),
                                               length=step_len)  # 1.6 ms between edges
        if fc is not None:
            cc_signal = butter_lowpass_filter(
                cc_signal, cutoff=fc, fs=2.5e6, order=1)
        if cc_delay != 0:
            cc_signal = delayseq_interp(
                cc_signal, cc_delay, 2.5e6)  # 2.5e6 is the sampling rate

    return cmd_signal, cc_signal


def set_cmd_cc(dc_nums, cmd_val=0x1d00, cc_scale=0.351, cc_delay=0, fc=4.8e3, step_len=8000,
               cc_val=None, cc_pickle_num=None):
    """Write the CMD and CC signals to the DDR for the specified daughtercards.
    
    Parameters
    ----------
    dc_nums : int or list
        The port number(s) of the daughtercard(s) to write signals for.

    Returns
    -------
    None
    """

    # TODO: move to Clamp board class in boards.py
    if (type(dc_nums) == int):
        dc_nums = [dc_nums]
    elif (type(dc_nums) != list):
        raise TypeError('dc_nums must be int or list')

    for dc_num in dc_nums:
        cmd_ch = dc_num * 2 + 1
        cc_ch = dc_num * 2
        ddr.data_arrays[cmd_ch], ddr.data_arrays[cc_ch] = make_cmd_cc(cmd_val=cmd_val, cc_scale=cc_scale, cc_delay=cc_delay, fc=fc, step_len=step_len, cc_val=cc_val, cc_pickle_num=cc_pickle_num)
    
    # write channels to the DDR
    ddr_write_setup()
    # clear read, set write, etc. handled within write_channels
    block_pipe_return, speed_MBs = ddr.write_channels(set_ddr_read=False)
    ddr.reset_mig_interface()
    ddr_write_finish()

FS = 5e6
SAMPLE_PERIOD = 1/FS
DC_NUMS = [0, 1, 2, 3]  # list of the Daughter-card channels under test. Order on board from L to R: 1,0,2,3

feedback_resistors = [2.1]                  # list of RF1 values; use None to get all options
capacitors = [47, 200, 1000, 4700]          # list of CCOMP values; use None to get all options

eps = Endpoint.endpoints_from_defines
pwr_setup = "3dual"

# TODO: at data directories like this to a config file
data_dir_base = os.path.expanduser('~')
if sys.platform == "linux" or sys.platform == "linux2":
    pass
elif sys.platform == "darwin":
    data_dir_covg = "/Users/koer2434/My Drive/UST/research/covg/fpga_and_measurements/daq_v2/data/clamp_test/{}{:02d}{:02d}"
elif sys.platform == "win32":
    if os.path.exists('C:/Users/ajstr/OneDrive - University of St. Thomas/Research Internship/clamp_step_response_data'):
        data_dir_covg = 'C:/Users/ajstr/OneDrive - University of St. Thomas/Research Internship/clamp_step_response_data/{}{:02d}{:02d}'
    else:
        data_dir_covg = os.path.join(data_dir_base, 'Documents/covg/data/clamp/{}{:02d}{:02d}')

today = datetime.datetime.today()
data_dir = data_dir_covg.format(
    today.year, today.month, today.day
)
if not os.path.exists(data_dir):
    os.makedirs(data_dir)


# -------- power supplies -----------
dc_pwr, dc_pwr2 = open_rigol_supply(setup=pwr_setup)
if pwr_setup == "3dual":
    atexit.register(pwr_off, [dc_pwr])
else:
    atexit.register(pwr_off, [dc_pwr, dc_pwr2])
config_supply(dc_pwr, dc_pwr2, setup=pwr_setup, neg=15)

# turn on the 7V
dc_pwr.set("out_state", "ON", configs={"chan": 1})

if pwr_setup != "3dual":
    # turn on the +/-16.5 V input
    for ch in [1, 2]:
        dc_pwr2.set("out_state", "ON", configs={"chan": ch})
elif pwr_setup == "3dual":
    # turn on the +/-16.5 V input
    for ch in [2, 3]:
        dc_pwr.set("out_state", "ON", configs={"chan": ch})


# Initialize FPGA
f = FPGA(
    bitfile=os.path.join(
        covg_fpga_path,
        "fpga_XEM7310",
        "fpga_XEM7310.runs",
        "impl_1",
        "top_level_module.bit",
    )
)
f.init_device()
sleep(2)
f.send_trig(eps["GP"]["SYSTEM_RESET"])  # system reset

pwr = Daq.Power(f)
pwr.all_off()  # disable all power enables

daq = Daq(f)
ddr = DDR3(f, data_version='TIMESTAMPS')
ad7961s = daq.ADC
ad7961s[0].reset_wire(1)    # Only actually one WIRE_RESET for all AD7961s

# power supply turn on via FPGA enables
for name in ["1V8", "5V", "3V3"]:
    pwr.supply_on(name)
    sleep(0.05)

# configure the SPI debug MUXs
gpio = Daq.GPIO(f)
gpio.spi_debug("dfast1")
gpio.ads_misc("sdoa")  # do not care for this experiment

# ------- COPIED FROM clamp_sandbox.py FOR CLAMP V1 BUG FIX -------
# # configure clamp board Utility pin to be the offset voltage for the feedback
# # at this point the slow DA Ccan be set by the host
# for i in range(2):
#     # Reset the Wishbone controller and SPI core
#     # daq.DAC_gp[i].reset_master()
#     daq.DAC_gp[i].set_ctrl_reg(daq.DAC_gp[i].master_config)
#     daq.DAC_gp[i].set_spi_sclk_divide()
#     daq.DAC_gp[i].filter_select(operation="clear")
#     daq.DAC_gp[i].set_data_mux("host")
#     # daq.DAC_gp[i].set_gain(gain=1, divide_reference=False) #TODO: check default values
#     daq.DAC_gp[i].set_config_bin(0x00)
#     print('Outputs powered on')

# #DAC1_BP_OUT4, J11 pin #11 -- connected to utility pin to daughter card -- offset voltage
# # clamp board TP1
# # 0.6125 V, which approx centers P1 and P2
# daq.DAC_gp[0].write_voltage(1.457, 4)
# #DAC1_BP_OUT5, J11 pin #13 -- connected to utility pin to daughter card -- offset voltage
# # clamp board TP1
# # 0.6125 V, which approx centers P1 and P2 -- for DC #2
# daq.DAC_gp[0].write_voltage(1.457, 5)
# # for the 3.3 V "supply voltage" to the op-amp
# daq.DAC_gp[1].write_voltage(2.36, 7)
# ------- END COPIED FROM clamp_sandbox.py FOR CLAMP V1 BUG FIX -------

# instantiate the Clamp board providing a daughter card number (from 0 to 3)
clamps = [None] * 4
for dc_num in DC_NUMS:
    clamp = Clamp(f, dc_num=dc_num)
    print(f'Clamp {dc_num} Init'.center(35, '-'))
    clamp.init_board()
    clamp.DAC.write(data=from_voltage(voltage=0.9940/1.6662, num_bits=10, voltage_range=5, with_negatives=False))
    clamps[dc_num] = clamp

# --------  Enable fast ADCs  --------
for chan in [0, 1, 2, 3]:
    ad7961s[chan].power_up_adc()  # standard sampling
time.sleep(1)
ad7961s[0].reset_wire(0)    # Only actually one WIRE_RESET for all AD7961s
time.sleep(1)

# TODO: are the TCA pins already configured in Clamp.configure_clamp()?
daq.TCA[0].configure_pins([0, 0])
daq.TCA[1].configure_pins([0, 0])

# fast DAC channels setup
for i in range(6):
    daq.DAC[i].set_ctrl_reg(daq.DAC[i].master_config)
    daq.DAC[i].set_spi_sclk_divide()
    daq.DAC[i].filter_select(operation="clear")
    daq.DAC[i].write(int(0))
    daq.DAC[i].set_data_mux("DDR")
    daq.DAC[i].change_filter_coeff(target="passthru")
    daq.DAC[i].write_filter_coeffs()
    daq.set_dac_gain(i, 5)  # 5V to see easier on oscilloscope

# ------ Collect Data --------------
file_name = time.strftime("%Y%m%d-%H%M%S")
idx = 0

# Try with different capacitors
if feedback_resistors is None:
    feedback_resistors = [x for x in Clamp.configs['RF1_dict'].keys() if type(x) == int or type(x) == float] # RF1 Resistor values in kilo-ohms for Offset Adjust amplifier
    feedback_resistors.sort()
if capacitors is None:
    capacitors = [x for x in Clamp.configs['CCOMP_dict'] if type(x) == int or type(x) == np.int32]  # CCOMP Capacitor values in pF
    capacitors.sort()

voltage_data = dict([(x, None) for x in Clamp.configs['ADG_RES_dict'].keys() if type(x) == int])    # Rf Resistor values in kilo-ohms for Figure 4 graph
for key in voltage_data:
    voltage_data[key] = []  # Lists to hold voltage data at each resistor value

dc_data = {}    # To store voltage data for each configuration of each daughtercard
for dc_num in DC_NUMS:
    # access data with dc_data[dc_num][fb_res][cap][res]
    dc_data[dc_num] = dict([(fb_res, dict([(cap, dict(voltage_data)) for cap in capacitors])) for fb_res in feedback_resistors])
errors = copy.deepcopy(dc_data)  # Instead of voltage data, this dict will store whether an error occurred on the DDR read

# Set CMD and CC signals
set_cmd_cc(dc_nums=DC_NUMS, cmd_val=0x400, cc_scale=0, cc_delay=0, fc=None,
        step_len=16384, cc_val=None, cc_pickle_num=None)

for fb_res in feedback_resistors:
    for cap in capacitors:
        # Try with 5 different resistors
        for res in [x for x in Clamp.configs['ADG_RES_dict'].keys() if type(x) == int]:
            # Choose resistor; setup
            for dc_num in DC_NUMS:
                log_info, config_dict = clamps[dc_num].configure_clamp(
                    ADC_SEL="CAL_SIG1",
                    DAC_SEL="drive_CAL2",
                    CCOMP=cap,
                    RF1=fb_res,  # feedback circuit
                    ADG_RES=res,
                    PClamp_CTRL=0,
                    P1_E_CTRL=0,
                    P1_CAL_CTRL=0,
                    P2_E_CTRL=0,
                    P2_CAL_CTRL=0,
                    gain=1,  # instrumentation amplifier
                    FDBK=1,
                    mode="voltage",
                    EN_ipump=0,
                    RF_1_Out=1,
                    addr_pins_1=0b110,
                    addr_pins_2=0b000,
                )

            ddr_repeat_setup()
            # Get data
            # saves data to a file; returns to the workspace the deswizzled DDR data of the last repeat
            chan_data_one_repeat = ddr.save_data(data_dir, file_name.format(idx) + '.h5', num_repeats=8,
                                                blk_multiples=40)  # blk multiples multiple of 10

            # to get the deswizzled data of all repeats need to read the file
            _, chan_data = read_h5(data_dir, file_name=file_name.format(
                idx) + '.h5', chan_list=np.arange(8))

            adc_data, timestamp, dac_data, ads, reading_error = ddr.data_to_names(chan_data)
            print(f'Timestamp spans {5e-9*(timestamp[-1] - timestamp[0])*1000} [ms]')

            # Store voltage in list; plot
            for dc_num in DC_NUMS:
                dc_data[dc_num][fb_res][cap][res] = to_voltage(
                    adc_data[dc_num], num_bits=16, voltage_range=10, use_twos_comp=True)
                errors[dc_num][fb_res][cap][res] = reading_error

print('Data collected. DDR read error report below.')
print('|'.join([x.center(6, ' ') for x in ['dc_num', 'fb_res', 'cap', 'res', 'ERROR']]))
error_cnt = 0
for dc_num in errors:
    for fb_res in errors[dc_num]:
        for cap in errors[dc_num][fb_res]:
            for res in errors[dc_num][fb_res][cap]:
                if errors[dc_num][fb_res][cap][res]:
                    # An error occurred in the DDR read
                    print('|'.join([str(x).center(6, ' ') for x in [dc_num, fb_res, cap, res, 'ERROR']]))
                    error_cnt += 1
print('Total DDR read errors:', error_cnt)
print('Plotting...')

# Time in seconds
t = np.arange(0, len(adc_data[0]))*1/FS
for dc_num in DC_NUMS:
    for fb_res in dc_data[dc_num].keys():
        rows = ceil(len(capacitors)**(1/2))
        fig, axes = plt.subplots(rows, rows)
        fig.suptitle(f'DC{dc_num} Current response to CMD step voltage (RF1={fb_res})')

        for i in range(len(capacitors)):
            cap = capacitors[i]
            current_ax = axes[i // rows][i % rows]
            current_ax.set_title(f'CCOMP={cap}pF')
            current_ax.set_xlabel('Time (\N{GREEK SMALL LETTER MU}s)')
            current_ax.set_ylabel('Current (\N{GREEK SMALL LETTER MU}A)')
            
            for res in dc_data[dc_num][fb_res][cap].keys():
                # Plot current (uA) against time (us) -> uA because resistor values are in kilo-ohms, we multiply current by 1e3
                current_ax.plot(t * 1e6, [(v / res) * 1e3 for v in dc_data[dc_num][fb_res][cap][res]], label=str(res) + 'k\N{GREEK CAPITAL LETTER OMEGA}')
                # Zoom in on the data
                current_ax.set_xlim(6550, 6800)
                current_ax.set_ylim(-10, 40)
            
            # Set up the legend after the first subplot so there are no repeat labels from following subplots
            if i == 0:
                fig.legend(loc='lower right')

print('Configuring for oscilloscope: CCOMP=47, RF1=2.1, ADG_RES=100')
# Configure for better oscilloscope viewing
for dc_num in DC_NUMS:
    log_info, config_dict = clamps[dc_num].configure_clamp(
        ADC_SEL="CAL_SIG1",
        DAC_SEL="drive_CAL2",
        CCOMP=47,
        RF1=2.1,  # feedback circuit
        ADG_RES=100,
        PClamp_CTRL=0,
        P1_E_CTRL=0,
        P1_CAL_CTRL=0,
        P2_E_CTRL=0,
        P2_CAL_CTRL=0,
        gain=1,  # instrumentation amplifier
        FDBK=1,
        mode="voltage",
        EN_ipump=0,
        RF_1_Out=1,
        addr_pins_1=0b110,
        addr_pins_2=0b000,
    )
