***********************
Synthesis Consideration
***********************

False Path and Multicycle Path
==============================

``interrupt`` signal shall be a false path for timing closure, the reader of the signal have have the signal synchronized.

DFT
===

None

FPGA
====

None

Physical Design
===============

None
