use core::{fmt, ops::Deref};

use nb::block;

use super::{
    config, Error, Event, Listen, Rx, RxISR, RxListen, Serial, SerialExt, Tx, TxISR, TxListen,
};
use crate::dma::{
    traits::{DMASet, PeriAddress},
    MemoryToPeripheral, PeripheralToMemory,
};
use crate::gpio::{alt::SerialAsync as CommonPins, NoPin, PushPull};
use crate::rcc::{self, Clocks};

#[cfg(feature = "uart4")]
pub(crate) use crate::pac::uart4::RegisterBlock as RegisterBlockUart;
pub(crate) use crate::pac::usart1::RegisterBlock as RegisterBlockUsart;

#[cfg(feature = "uart4")]
#[cfg(feature = "f4")]
impl crate::Sealed for RegisterBlockUart {}
impl crate::Sealed for RegisterBlockUsart {}

// Implemented by all USART/UART instances
pub trait Instance: crate::Sealed + rcc::Enable + rcc::Reset + rcc::BusClock + CommonPins {
    type RegisterBlock;

    #[doc(hidden)]
    fn ptr() -> *const Self::RegisterBlock;
    #[doc(hidden)]
    fn set_stopbits(&self, bits: config::StopBits);
}

pub trait RegisterBlockImpl: crate::Sealed {
    fn new<UART: Instance<RegisterBlock = Self>, WORD>(
        uart: UART,
        pins: (impl Into<UART::Tx<PushPull>>, impl Into<UART::Rx<PushPull>>),
        config: impl Into<config::Config>,
        clocks: &Clocks,
    ) -> Result<Serial<UART, WORD>, config::InvalidConfig>;

    fn read_u16(&self) -> nb::Result<u16, Error>;
    fn write_u16(&self, word: u16) -> nb::Result<(), Error>;

    fn read_u8(&self) -> nb::Result<u8, Error> {
        // Delegate to u16 version, then truncate to 8 bits
        self.read_u16().map(|word16| word16 as u8)
    }

    fn write_u8(&self, word: u8) -> nb::Result<(), Error> {
        // Delegate to u16 version
        self.write_u16(u16::from(word))
    }

    fn flush(&self) -> nb::Result<(), Error>;

    fn bwrite_all_u8(&self, buffer: &[u8]) -> Result<(), Error> {
        for &b in buffer {
            nb::block!(self.write_u8(b))?;
        }
        Ok(())
    }

    fn bwrite_all_u16(&self, buffer: &[u16]) -> Result<(), Error> {
        for &b in buffer {
            nb::block!(self.write_u16(b))?;
        }
        Ok(())
    }

    fn bflush(&self) -> Result<(), Error> {
        nb::block!(self.flush())
    }

    // RxISR
    fn is_idle(&self) -> bool;
    fn is_rx_not_empty(&self) -> bool;
    fn clear_idle_interrupt(&self);

    // TxISR
    fn is_tx_empty(&self) -> bool;

    // RxListen
    fn listen_rxne(&self);
    fn unlisten_rxne(&self);
    fn listen_idle(&self);
    fn unlisten_idle(&self);

    // TxListen
    fn listen_txe(&self);
    fn unlisten_txe(&self);

    // Listen
    fn listen(&self, event: Event);
    fn unlisten(&self, event: Event);

    // Receive PeriAddress
    fn rx_peri_address(&self) -> u32;
    // Transmit PeriAddress
    fn tx_peri_address(&self) -> u32;
}

macro_rules! uartCommon {
    ($RegisterBlock:ty) => {
        impl RegisterBlockImpl for $RegisterBlock {
            fn new<UART: Instance<RegisterBlock = Self>, WORD>(
                uart: UART,
                pins: (impl Into<UART::Tx<PushPull>>, impl Into<UART::Rx<PushPull>>),
                config: impl Into<config::Config>,
                clocks: &Clocks,
            ) -> Result<Serial<UART, WORD>, config::InvalidConfig>
        where {
                use self::config::*;

                let config = config.into();
                unsafe {
                    // Enable clock.
                    UART::enable_unchecked();
                    UART::reset_unchecked();
                }

                let pclk_freq = UART::clock(clocks).raw();
                let baud = config.baudrate.0;

                // The frequency to calculate USARTDIV is this:
                //
                // (Taken from STM32F411xC/E Reference Manual,
                // Section 19.3.4, Equation 1)
                //
                // 16 bit oversample: OVER8 = 0
                // 8 bit oversample:  OVER8 = 1
                //
                // USARTDIV =          (pclk)
                //            ------------------------
                //            8 x (2 - OVER8) x (baud)
                //
                // BUT, the USARTDIV has 4 "fractional" bits, which effectively
                // means that we need to "correct" the equation as follows:
                //
                // USARTDIV =      (pclk) * 16
                //            ------------------------
                //            8 x (2 - OVER8) x (baud)
                //
                // When OVER8 is enabled, we can only use the lowest three
                // fractional bits, so we'll need to shift those last four bits
                // right one bit

                // Calculate correct baudrate divisor on the fly
                let (over8, div) = if (pclk_freq / 16) >= baud {
                    // We have the ability to oversample to 16 bits, take
                    // advantage of it.
                    //
                    // We also add `baud / 2` to the `pclk_freq` to ensure
                    // rounding of values to the closest scale, rather than the
                    // floored behavior of normal integer division.
                    let div = (pclk_freq + (baud / 2)) / baud;
                    (false, div)
                } else if (pclk_freq / 8) >= baud {
                    // We are close enough to pclk where we can only
                    // oversample 8.
                    //
                    // See note above regarding `baud` and rounding.
                    let div = ((pclk_freq * 2) + (baud / 2)) / baud;

                    // Ensure the the fractional bits (only 3) are
                    // right-aligned.
                    let frac = div & 0xF;
                    let div = (div & !0xF) | (frac >> 1);
                    (true, div)
                } else {
                    return Err(config::InvalidConfig);
                };

                let register_block = unsafe { &*UART::ptr() };
                register_block.brr.write(|w| unsafe { w.bits(div) });

                // Reset other registers to disable advanced USART features
                register_block.cr2.reset();
                register_block.cr3.reset();

                // Enable transmission and receiving
                // and configure frame

                // M[1:0] are used to set data bits
                // M[1:0] = 00: 1 Start bit, 8 data bits, n stop bits
                // M[1:0] = 01: 1 Start bit, 9 data bits, n stop bits
                // M[1:0] = 10: 1 Start bit, 7 data bits, n stop bits
                register_block.cr1.write(|w| {
                    w.ue().set_bit();
                    w.over8().bit(over8);
                    w.te().set_bit();
                    w.re().set_bit();
                    #[cfg(feature = "uart_v2")]
                    w.m().bit(config.wordlength == WordLength::DataBits9);
                    #[cfg(feature = "uart_v3")]
                    {
                        w.m0().bit(config.wordlength == WordLength::DataBits9);
                        w.m1().bit(config.wordlength == WordLength::DataBits7);
                    }
                    w.pce().bit(config.parity != Parity::ParityNone);
                    w.ps().bit(config.parity == Parity::ParityOdd)
                });

                match config.dma {
                    DmaConfig::Tx => register_block.cr3.write(|w| w.dmat().enabled()),
                    DmaConfig::Rx => register_block.cr3.write(|w| w.dmar().enabled()),
                    DmaConfig::TxRx => register_block
                        .cr3
                        .write(|w| w.dmar().enabled().dmat().enabled()),
                    DmaConfig::None => {}
                }

                let serial = Serial {
                    tx: Tx::new(uart, pins.0.into()),
                    rx: Rx::new(pins.1.into()),
                };
                serial.tx.usart.set_stopbits(config.stopbits);
                Ok(serial)
            }

            fn read_u16(&self) -> nb::Result<u16, Error> {
                // NOTE(unsafe) atomic read with no side effects
                #[cfg(feature = "uart_v2")]
                let sr = self.sr.read();
                #[cfg(feature = "uart_v3")]
                let sr = self.isr.read();

                // Any error requires the dr to be read to clear
                #[cfg(feature = "uart_v2")]
                if sr.pe().bit_is_set()
                    || sr.fe().bit_is_set()
                    || sr.nf().bit_is_set()
                    || sr.ore().bit_is_set()
                {
                    self.dr.read();
                }

                #[cfg(feature = "uart_v3")]
                let icr = &self.icr;
                Err(if sr.pe().bit_is_set() {
                    #[cfg(feature = "uart_v3")]
                    icr.write(|w| w.pecf().clear());
                    Error::Parity.into()
                } else if sr.fe().bit_is_set() {
                    #[cfg(feature = "uart_v3")]
                    icr.write(|w| w.fecf().clear());
                    Error::FrameFormat.into()
                } else if sr.nf().bit_is_set() {
                    #[cfg(feature = "uart_v3")]
                    icr.write(|w| w.ncf().clear());
                    Error::Noise.into()
                } else if sr.ore().bit_is_set() {
                    #[cfg(feature = "uart_v3")]
                    icr.write(|w| w.orecf().clear());
                    Error::Overrun.into()
                } else if sr.rxne().bit_is_set() {
                    // NOTE(unsafe) atomic read from stateless register
                    #[cfg(feature = "uart_v2")]
                    return Ok(self.dr.read().dr().bits());
                    #[cfg(feature = "uart_v3")]
                    return Ok(self.rdr.read().rdr().bits());
                } else {
                    nb::Error::WouldBlock
                })
            }

            fn write_u16(&self, word: u16) -> nb::Result<(), Error> {
                // NOTE(unsafe) atomic read with no side effects
                #[cfg(feature = "uart_v2")]
                let sr = self.sr.read();
                #[cfg(feature = "uart_v3")]
                let sr = self.isr.read();

                if sr.txe().bit_is_set() {
                    // NOTE(unsafe) atomic write to stateless register
                    #[cfg(feature = "uart_v2")]
                    self.dr.write(|w| w.dr().bits(word));
                    #[cfg(feature = "uart_v3")]
                    self.tdr.write(|w| w.tdr().bits(word));
                    Ok(())
                } else {
                    Err(nb::Error::WouldBlock)
                }
            }

            fn flush(&self) -> nb::Result<(), Error> {
                // NOTE(unsafe) atomic read with no side effects
                #[cfg(feature = "uart_v2")]
                let sr = self.sr.read();
                #[cfg(feature = "uart_v3")]
                let sr = self.isr.read();

                if sr.tc().bit_is_set() {
                    Ok(())
                } else {
                    Err(nb::Error::WouldBlock)
                }
            }

            fn is_idle(&self) -> bool {
                #[cfg(feature = "uart_v2")]
                {
                    self.sr.read().idle().bit_is_set()
                }
                #[cfg(feature = "uart_v3")]
                {
                    self.isr.read().idle().bit_is_set()
                }
            }

            fn is_rx_not_empty(&self) -> bool {
                #[cfg(feature = "uart_v2")]
                {
                    self.sr.read().rxne().bit_is_set()
                }
                #[cfg(feature = "uart_v3")]
                {
                    self.isr.read().rxne().bit_is_set()
                }
            }

            fn clear_idle_interrupt(&self) {
                #[cfg(feature = "uart_v2")]
                {
                    let _ = self.sr.read();
                    let _ = self.dr.read();
                }
                #[cfg(feature = "uart_v3")]
                self.icr.write(|w| w.idlecf().set_bit());
            }

            fn is_tx_empty(&self) -> bool {
                #[cfg(feature = "uart_v2")]
                {
                    self.sr.read().txe().bit_is_set()
                }
                #[cfg(feature = "uart_v3")]
                {
                    self.isr.read().txe().bit_is_set()
                }
            }

            fn listen_rxne(&self) {
                self.cr1.modify(|_, w| w.rxneie().set_bit())
            }

            fn unlisten_rxne(&self) {
                self.cr1.modify(|_, w| w.rxneie().clear_bit())
            }

            fn listen_idle(&self) {
                self.cr1.modify(|_, w| w.idleie().set_bit())
            }

            fn unlisten_idle(&self) {
                self.cr1.modify(|_, w| w.idleie().clear_bit())
            }

            fn listen_txe(&self) {
                self.cr1.modify(|_, w| w.txeie().set_bit())
            }

            fn unlisten_txe(&self) {
                self.cr1.modify(|_, w| w.txeie().clear_bit())
            }

            fn listen(&self, event: Event) {
                match event {
                    Event::Rxne => self.cr1.modify(|_, w| w.rxneie().set_bit()),
                    Event::Txe => self.cr1.modify(|_, w| w.txeie().set_bit()),
                    Event::Idle => self.cr1.modify(|_, w| w.idleie().set_bit()),
                }
            }

            fn unlisten(&self, event: Event) {
                match event {
                    Event::Rxne => self.cr1.modify(|_, w| w.rxneie().clear_bit()),
                    Event::Txe => self.cr1.modify(|_, w| w.txeie().clear_bit()),
                    Event::Idle => self.cr1.modify(|_, w| w.idleie().clear_bit()),
                }
            }

            #[cfg(feature = "uart_v2")]
            fn rx_peri_address(&self) -> u32 {
                &self.dr as *const _ as u32
            }
            #[cfg(feature = "uart_v2")]
            fn tx_peri_address(&self) -> u32 {
                &self.dr as *const _ as u32
            }

            #[cfg(feature = "uart_v3")]
            fn rx_peri_address(&self) -> u32 {
                &self.rdr as *const _ as u32
            }
            #[cfg(feature = "uart_v3")]
            fn tx_peri_address(&self) -> u32 {
                &self.tdr as *const _ as u32
            }
        }
    };
}

uartCommon! { RegisterBlockUsart }

#[cfg(feature = "uart4")]
#[cfg(feature = "f4")]
uartCommon! { RegisterBlockUart }

impl<UART: Instance, WORD> RxISR for Serial<UART, WORD>
where
    Rx<UART, WORD>: RxISR,
{
    fn is_idle(&self) -> bool {
        self.rx.is_idle()
    }

    fn is_rx_not_empty(&self) -> bool {
        self.rx.is_rx_not_empty()
    }

    fn clear_idle_interrupt(&self) {
        self.rx.clear_idle_interrupt();
    }
}

impl<UART: Instance, WORD> RxISR for Rx<UART, WORD>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
{
    fn is_idle(&self) -> bool {
        unsafe { (*UART::ptr()).is_idle() }
    }

    fn is_rx_not_empty(&self) -> bool {
        unsafe { (*UART::ptr()).is_rx_not_empty() }
    }

    fn clear_idle_interrupt(&self) {
        unsafe {
            (*UART::ptr()).clear_idle_interrupt();
        }
    }
}

impl<UART: Instance, WORD> TxISR for Serial<UART, WORD>
where
    Tx<UART, WORD>: TxISR,
{
    fn is_tx_empty(&self) -> bool {
        self.tx.is_tx_empty()
    }
}

impl<UART: Instance, WORD> TxISR for Tx<UART, WORD>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
    UART: Deref<Target = <UART as Instance>::RegisterBlock>,
{
    fn is_tx_empty(&self) -> bool {
        self.usart.is_tx_empty()
    }
}

impl<UART: Instance, WORD> RxListen for Rx<UART, WORD>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
{
    fn listen(&mut self) {
        unsafe { (*UART::ptr()).listen_rxne() }
    }

    fn unlisten(&mut self) {
        unsafe { (*UART::ptr()).unlisten_rxne() }
    }

    fn listen_idle(&mut self) {
        unsafe { (*UART::ptr()).listen_idle() }
    }

    fn unlisten_idle(&mut self) {
        unsafe { (*UART::ptr()).unlisten_idle() }
    }
}

impl<UART: Instance, WORD> TxListen for Tx<UART, WORD>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
    UART: Deref<Target = <UART as Instance>::RegisterBlock>,
{
    fn listen(&mut self) {
        self.usart.listen_txe()
    }

    fn unlisten(&mut self) {
        self.usart.unlisten_txe()
    }
}

impl<UART: Instance, WORD> Listen for Serial<UART, WORD>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
    UART: Deref<Target = <UART as Instance>::RegisterBlock>,
{
    fn listen(&mut self, event: Event) {
        self.tx.usart.listen(event)
    }

    fn unlisten(&mut self, event: Event) {
        self.tx.usart.unlisten(event)
    }
}

impl<UART: Instance> fmt::Write for Serial<UART>
where
    Tx<UART>: fmt::Write,
{
    fn write_str(&mut self, s: &str) -> fmt::Result {
        self.tx.write_str(s)
    }
}

impl<UART: Instance> fmt::Write for Tx<UART>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
    UART: Deref<Target = <UART as Instance>::RegisterBlock>,
{
    fn write_str(&mut self, s: &str) -> fmt::Result {
        s.bytes()
            .try_for_each(|c| block!(self.usart.write_u8(c)))
            .map_err(|_| fmt::Error)
    }
}

impl<UART: Instance> SerialExt for UART
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
{
    fn serial<WORD>(
        self,
        pins: (impl Into<Self::Tx<PushPull>>, impl Into<Self::Rx<PushPull>>),
        config: impl Into<config::Config>,
        clocks: &Clocks,
    ) -> Result<Serial<Self, WORD>, config::InvalidConfig> {
        Serial::new(self, pins, config, clocks)
    }
    fn tx<WORD>(
        self,
        tx_pin: impl Into<Self::Tx<PushPull>>,
        config: impl Into<config::Config>,
        clocks: &Clocks,
    ) -> Result<Tx<Self, WORD>, config::InvalidConfig>
    where
        NoPin: Into<Self::Rx<PushPull>>,
    {
        Serial::tx(self, tx_pin, config, clocks)
    }
    fn rx<WORD>(
        self,
        rx_pin: impl Into<Self::Rx<PushPull>>,
        config: impl Into<config::Config>,
        clocks: &Clocks,
    ) -> Result<Rx<Self, WORD>, config::InvalidConfig>
    where
        NoPin: Into<Self::Tx<PushPull>>,
    {
        Serial::rx(self, rx_pin, config, clocks)
    }
}

impl<UART: Instance, WORD> Serial<UART, WORD>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
{
    pub fn tx(
        usart: UART,
        tx_pin: impl Into<UART::Tx<PushPull>>,
        config: impl Into<config::Config>,
        clocks: &Clocks,
    ) -> Result<Tx<UART, WORD>, config::InvalidConfig>
    where
        NoPin: Into<UART::Rx<PushPull>>,
    {
        Self::new(usart, (tx_pin, NoPin::new()), config, clocks).map(|s| s.split().0)
    }
}

impl<UART: Instance, WORD> Serial<UART, WORD>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
{
    pub fn rx(
        usart: UART,
        rx_pin: impl Into<UART::Rx<PushPull>>,
        config: impl Into<config::Config>,
        clocks: &Clocks,
    ) -> Result<Rx<UART, WORD>, config::InvalidConfig>
    where
        NoPin: Into<UART::Tx<PushPull>>,
    {
        Self::new(usart, (NoPin::new(), rx_pin), config, clocks).map(|s| s.split().1)
    }
}

unsafe impl<UART: Instance> PeriAddress for Rx<UART, u8>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
{
    #[inline(always)]
    fn address(&self) -> u32 {
        unsafe { (*UART::ptr()).rx_peri_address() }
    }

    type MemSize = u8;
}

unsafe impl<UART: CommonPins, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, PeripheralToMemory>
    for Rx<UART>
where
    UART: DMASet<STREAM, CHANNEL, PeripheralToMemory>,
{
}

unsafe impl<UART: Instance> PeriAddress for Tx<UART, u8>
where
    <UART as Instance>::RegisterBlock: RegisterBlockImpl,
    UART: Deref<Target = <UART as Instance>::RegisterBlock>,
{
    #[inline(always)]
    fn address(&self) -> u32 {
        self.usart.tx_peri_address()
    }

    type MemSize = u8;
}

unsafe impl<UART: CommonPins, STREAM, const CHANNEL: u8> DMASet<STREAM, CHANNEL, MemoryToPeripheral>
    for Tx<UART>
where
    UART: DMASet<STREAM, CHANNEL, MemoryToPeripheral>,
{
}
