#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SLL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SLL64
# -- Compiling architecture rtl of SLL64
# -- Loading entity MUX4bit
# ** Warning: ../SourceCode/SLL64.vhd(68): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(69): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(70): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(76): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(77): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(78): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(85): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SLL64.vhd(86): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRL64
# -- Compiling architecture rtl of SRL64
# -- Loading entity MUX4bit
# ** Warning: ../SourceCode/SRL64.vhd(68): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(69): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(70): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(76): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(77): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(78): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(85): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRL64.vhd(86): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRA64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRA64
# -- Compiling architecture rtl of SRA64
# -- Loading entity MUX4bit
# ** Warning: ../SourceCode/SRA64.vhd(68): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(69): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(70): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(76): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(77): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(78): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(85): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: ../SourceCode/SRA64.vhd(86): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity ShiftUnit
# -- Compiling architecture rtl of ShiftUnit
# -- Loading entity SLL64
# -- Loading entity SRL64
# -- Loading entity SRA64
# 
# vcom -work work -2008 -explicit -stats=none TBShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbShiftUnit
# -- Compiling architecture behavioural of TbShiftUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:01:37 on Apr 16,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# ** Error: (vcom-13) Recompile work.tblogicunit(behavioural) because work.tblogicunit has changed.
# ** Error: ConfigExU.vhd(3): (vcom-1537) Block specification "behavioural" is not an architecture name.
# ** Error: ConfigExU.vhd(4): VHDL Compiler exiting
# End time: 07:01:38 on Apr 16,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Users\Jin-Desktop\Documents\Projects\ensc350-finalprojectpart2\ExU\Simulation\FunctionalShiftUnit.do line 15
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd"
