ERROR!  >>= operation found in block that is specified to not allow SystemVerilog syntax,   file: gen34.v, line: 5, col: 15
ERROR!  Error in parsing design
