Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Step_Datapath_tb_behav xil_defaultlib.Step_Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'Zero' might have multiple concurrent drivers [C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/ALU.sv:82]
WARNING: [VRFC 10-3823] variable 'BGT' might have multiple concurrent drivers [C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/ALU.sv:83]
WARNING: [VRFC 10-3823] variable 'BLT' might have multiple concurrent drivers [C:/Users/DELL/Single_cycle_processor/project_1/project_1.srcs/sources_1/new/ALU.sv:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PC_ALU
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.Control_logic
Compiling module xil_defaultlib.Registry_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Mux_2
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Mux_2_B
Compiling module xil_defaultlib.Mux_2_C
Compiling module xil_defaultlib.Branch_comp
Compiling module xil_defaultlib.Mux_2_D
Compiling module xil_defaultlib.Mem_copy
Compiling module xil_defaultlib.Step_Datapath
Compiling module xil_defaultlib.Step_Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Step_Datapath_tb_behav
