// Seed: 2799264222
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri0 id_2
);
endmodule
module module_1 #(
    parameter id_25 = 32'd37,
    parameter id_27 = 32'd62,
    parameter id_6  = 32'd89
) (
    output wire id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    output tri id_5,
    input tri0 _id_6,
    input supply0 id_7,
    output tri id_8,
    output uwire id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output supply1 id_14,
    input wor id_15[id_25 : 1  ==  1],
    output wor id_16,
    input uwire id_17,
    output wor id_18,
    input tri1 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input tri id_22,
    output tri1 id_23,
    output wor id_24,
    input wand _id_25,
    input supply1 id_26,
    input supply0 _id_27,
    input tri0 id_28,
    input supply1 id_29,
    input wire id_30,
    input supply1 id_31,
    input tri1 id_32
);
  wire [-1  -  1 : 1] id_34, id_35, id_36, id_37, id_38;
  logic id_39;
  ;
  wire [id_27 : id_6  ?  id_6 : -1] id_40;
  module_0 modCall_1 (
      id_8,
      id_31,
      id_32
  );
  assign modCall_1.id_1 = 0;
endmodule
