EESchema Schematic File Version 2  date Saturday, March 23, 2013 08:49:37 PM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:mic5207-bm5
LIBS:quartzcms4_ground
LIBS:lpc11u1x
LIBS:gsg-microusb
LIBS:pnp_sot23
LIBS:si5351c-b
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 6 16
Title "Daisho Project Main Board"
Date "24 mar 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Connection ~ 9600 7000
Wire Wire Line
	10100 7000 8900 7000
Wire Wire Line
	8700 6300 8700 6800
Wire Wire Line
	8700 6800 10100 6800
Wire Wire Line
	9500 5600 10100 5600
Connection ~ 7800 6800
Wire Wire Line
	7800 6700 7800 6800
Wire Wire Line
	7600 6800 8600 6800
Wire Wire Line
	8600 6800 8600 6300
Wire Wire Line
	10100 4600 8900 4600
Wire Wire Line
	8900 4600 8900 4700
Wire Wire Line
	10100 4300 8600 4300
Wire Wire Line
	8600 4300 8600 4700
Wire Wire Line
	8900 7000 8900 6300
Wire Wire Line
	8700 4700 8700 4100
Wire Wire Line
	9700 8400 9700 8600
Wire Wire Line
	9700 8000 9700 7900
Wire Wire Line
	8200 8400 8200 8600
Wire Wire Line
	8200 8000 8200 7900
Wire Wire Line
	7000 8000 7000 7900
Wire Wire Line
	7000 7900 6700 7900
Wire Wire Line
	7800 4700 7800 4600
Wire Wire Line
	7800 5200 7800 5500
Wire Wire Line
	7600 5700 7900 5700
Connection ~ 6350 5150
Wire Wire Line
	6350 5050 6350 5250
Wire Wire Line
	7300 4800 7400 4800
Connection ~ 6000 4800
Wire Wire Line
	5900 4800 6100 4800
Wire Wire Line
	6000 4800 6000 5400
Wire Wire Line
	6000 5400 7900 5400
Wire Wire Line
	9200 6300 9200 6400
Wire Wire Line
	6800 4800 6800 5300
Wire Wire Line
	6800 5300 7900 5300
Wire Wire Line
	5400 4800 5500 4800
Wire Wire Line
	6900 4800 6700 4800
Connection ~ 6800 4800
Wire Wire Line
	6450 5050 6450 5150
Wire Wire Line
	6450 5150 6350 5150
Wire Wire Line
	7600 5600 7900 5600
Wire Wire Line
	7600 7000 8500 7000
Wire Wire Line
	8500 7000 8500 6300
Wire Wire Line
	7600 5500 7900 5500
Connection ~ 7800 5500
Wire Wire Line
	7600 4600 8500 4600
Wire Wire Line
	8500 4600 8500 4700
Connection ~ 7800 4600
Wire Wire Line
	7000 8400 7000 8500
Wire Wire Line
	7900 7900 8600 7900
Wire Wire Line
	8600 7900 8600 8000
Connection ~ 8200 7900
Wire Wire Line
	8200 8500 8600 8500
Wire Wire Line
	8600 8500 8600 8400
Connection ~ 8200 8500
Wire Wire Line
	9400 7900 10100 7900
Wire Wire Line
	10100 7900 10100 8000
Connection ~ 9700 7900
Wire Wire Line
	10100 8400 10100 8500
Wire Wire Line
	10100 8500 9700 8500
Connection ~ 9700 8500
Wire Wire Line
	9700 4100 9700 5400
Wire Wire Line
	9700 5400 9500 5400
Wire Wire Line
	9500 5700 9600 5700
Wire Wire Line
	9600 5700 9600 7000
Wire Wire Line
	8800 4700 8800 4400
Wire Wire Line
	8800 4400 10100 4400
Wire Wire Line
	7600 6100 7800 6100
Wire Wire Line
	7800 6100 7800 6200
Wire Wire Line
	9500 5500 10100 5500
Wire Wire Line
	10100 6700 8800 6700
Wire Wire Line
	8800 6700 8800 6300
Connection ~ 9700 4100
Wire Wire Line
	8700 4100 10100 4100
Wire Wire Line
	9500 5300 9600 5300
Wire Wire Line
	9600 5300 9600 4700
Wire Wire Line
	9600 4700 10100 4700
Text HLabel 10100 6800 2    60   Output ~ 0
FPGA_CLKB_N
Text HLabel 10100 6700 2    60   Output ~ 0
FPGA_CLKB_P
Text HLabel 10100 5600 2    60   Output ~ 0
FPGA_CLKA_N
Text HLabel 10100 5500 2    60   Output ~ 0
FPGA_CLKA_P
Text HLabel 7600 6100 0    60   Input ~ 0
VCC
$Comp
L R R15
U 1 1 514E57C7
P 7800 6450
F 0 "R15" V 7880 6450 50  0000 C CNN
F 1 "10K" V 7800 6450 50  0000 C CNN
	1    7800 6450
	-1   0    0    -1  
$EndComp
Text HLabel 7600 6800 0    60   Input ~ 0
CLOCKGEN_OEB#
Text HLabel 10100 7000 2    60   Input ~ 0
FPGA_VCLK
Text HLabel 10100 4100 2    60   Input ~ 0
FE_VCLK
$Comp
L GND #PWR01
U 1 1 514E55DB
P 9700 8600
F 0 "#PWR01" H 9700 8600 30  0001 C CNN
F 1 "GND" H 9700 8530 30  0001 C CNN
	1    9700 8600
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR02
U 1 1 514E55D6
P 8200 8600
F 0 "#PWR02" H 8200 8600 30  0001 C CNN
F 1 "GND" H 8200 8530 30  0001 C CNN
	1    8200 8600
	1    0    0    -1  
$EndComp
$Comp
L C C16
U 1 1 514E55CD
P 10100 8200
F 0 "C16" H 10150 8300 50  0000 L CNN
F 1 "C" H 10150 8100 50  0000 L CNN
	1    10100 8200
	1    0    0    -1  
$EndComp
$Comp
L C C15
U 1 1 514E55CA
P 9700 8200
F 0 "C15" H 9750 8300 50  0000 L CNN
F 1 "C" H 9750 8100 50  0000 L CNN
	1    9700 8200
	1    0    0    -1  
$EndComp
$Comp
L C C14
U 1 1 514E55C7
P 8600 8200
F 0 "C14" H 8650 8300 50  0000 L CNN
F 1 "C" H 8650 8100 50  0000 L CNN
	1    8600 8200
	1    0    0    -1  
$EndComp
Text HLabel 9400 7900 0    60   Input ~ 0
FE_VCLK
Text HLabel 7900 7900 0    60   Input ~ 0
FPGA_VCLK
$Comp
L C C13
U 1 1 514E558C
P 8200 8200
F 0 "C13" H 8250 8300 50  0000 L CNN
F 1 "C" H 8250 8100 50  0000 L CNN
	1    8200 8200
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR03
U 1 1 514E5583
P 7000 8500
F 0 "#PWR03" H 7000 8500 30  0001 C CNN
F 1 "GND" H 7000 8430 30  0001 C CNN
	1    7000 8500
	1    0    0    -1  
$EndComp
$Comp
L C C12
U 1 1 514E5578
P 7000 8200
F 0 "C12" H 7050 8300 50  0000 L CNN
F 1 "C" H 7050 8100 50  0000 L CNN
	1    7000 8200
	1    0    0    -1  
$EndComp
Text HLabel 6700 7900 0    60   Input ~ 0
VCC
Text HLabel 7600 4600 0    60   Input ~ 0
VCC
Text HLabel 7600 5500 0    60   Output ~ 0
CLOCKGEN_INTR
$Comp
L R R14
U 1 1 514E542D
P 7800 4950
F 0 "R14" V 7880 4950 50  0000 C CNN
F 1 "4K7" V 7800 4950 50  0000 C CNN
	1    7800 4950
	-1   0    0    -1  
$EndComp
$Comp
L GND #PWR04
U 1 1 514E535A
P 6350 5250
F 0 "#PWR04" H 6350 5250 30  0001 C CNN
F 1 "GND" H 6350 5180 30  0001 C CNN
	1    6350 5250
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR05
U 1 1 514E5341
P 5400 4800
F 0 "#PWR05" H 5400 4800 30  0001 C CNN
F 1 "GND" H 5400 4730 30  0001 C CNN
	1    5400 4800
	0    1    1    0   
$EndComp
$Comp
L GND #PWR06
U 1 1 514E533C
P 7400 4800
F 0 "#PWR06" H 7400 4800 30  0001 C CNN
F 1 "GND" H 7400 4730 30  0001 C CNN
	1    7400 4800
	0    -1   -1   0   
$EndComp
$Comp
L C C11
U 1 1 514E530B
P 7100 4800
F 0 "C11" H 7150 4900 50  0000 L CNN
F 1 "C" H 7150 4700 50  0000 L CNN
	1    7100 4800
	0    -1   -1   0   
$EndComp
$Comp
L C C10
U 1 1 514E5301
P 5700 4800
F 0 "C10" H 5750 4900 50  0000 L CNN
F 1 "C" H 5750 4700 50  0000 L CNN
	1    5700 4800
	0    -1   -1   0   
$EndComp
$Comp
L QUARTZCMS4_GROUND X3
U 1 1 514E52C4
P 6400 4800
F 0 "X3" H 6400 5100 60  0000 C CNN
F 1 "25M" H 6400 5000 60  0000 C CNN
	1    6400 4800
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR07
U 1 1 514E5271
P 9200 6400
F 0 "#PWR07" H 9200 6400 30  0001 C CNN
F 1 "GND" H 9200 6330 30  0001 C CNN
	1    9200 6400
	1    0    0    -1  
$EndComp
$Comp
L SI5351C-B U4
U 1 1 514E5234
P 8700 5500
F 0 "U4" H 8700 5550 60  0000 C CNN
F 1 "SI5351C-B" H 8700 5450 60  0000 C CNN
	1    8700 5500
	1    0    0    -1  
$EndComp
Text HLabel 7600 5700 0    60   BiDi ~ 0
I2C_SDA
Text HLabel 7600 5600 0    60   Input ~ 0
I2C_SCL
Text HLabel 7600 7000 0    60   Input ~ 0
FE_CLKSRC
Text HLabel 10100 4700 2    60   Output ~ 0
FE_CLKB_N
Text HLabel 10100 4600 2    60   Output ~ 0
FE_CLKB_P
Text HLabel 10100 4400 2    60   Output ~ 0
FE_CLKA_N
Text HLabel 10100 4300 2    60   Output ~ 0
FE_CLKA_P
$EndSCHEMATC
