<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf533 › include › mach › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BF533_IRQ_H_</span>
<span class="cp">#define _BF533_IRQ_H_</span>

<span class="cp">#include &lt;mach-common/irq.h&gt;</span>

<span class="cp">#define NR_PERI_INTS		24</span>

<span class="cp">#define IRQ_PLL_WAKEUP		BFIN_IRQ(0)	</span><span class="cm">/* PLL Wakeup Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA_ERROR		BFIN_IRQ(1)	</span><span class="cm">/* DMA Error (general) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI_ERROR		BFIN_IRQ(2)	</span><span class="cm">/* PPI Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_ERROR	BFIN_IRQ(3)	</span><span class="cm">/* SPORT0 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_ERROR	BFIN_IRQ(4)	</span><span class="cm">/* SPORT1 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI_ERROR		BFIN_IRQ(5)	</span><span class="cm">/* SPI Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_ERROR		BFIN_IRQ(6)	</span><span class="cm">/* UART Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC			BFIN_IRQ(7)	</span><span class="cm">/* RTC Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI			BFIN_IRQ(8)	</span><span class="cm">/* DMA0 Interrupt (PPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX		BFIN_IRQ(9)	</span><span class="cm">/* DMA1 Interrupt (SPORT0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX		BFIN_IRQ(10)	</span><span class="cm">/* DMA2 Interrupt (SPORT0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX		BFIN_IRQ(11)	</span><span class="cm">/* DMA3 Interrupt (SPORT1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX		BFIN_IRQ(12)	</span><span class="cm">/* DMA4 Interrupt (SPORT1 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI			BFIN_IRQ(13)	</span><span class="cm">/* DMA5 Interrupt (SPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_RX		BFIN_IRQ(14)	</span><span class="cm">/* DMA6 Interrupt (UART RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_TX		BFIN_IRQ(15)	</span><span class="cm">/* DMA7 Interrupt (UART TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0		BFIN_IRQ(16)	</span><span class="cm">/* Timer 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1		BFIN_IRQ(17)	</span><span class="cm">/* Timer 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2		BFIN_IRQ(18)	</span><span class="cm">/* Timer 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG_INTA		BFIN_IRQ(19)	</span><span class="cm">/* Programmable Flags A (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PROG_INTB		BFIN_IRQ(20)	</span><span class="cm">/* Programmable Flags B (8) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA0		BFIN_IRQ(21)	</span><span class="cm">/* DMA8/9 Interrupt (Memory DMA Stream 0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA1		BFIN_IRQ(22)	</span><span class="cm">/* DMA10/11 Interrupt (Memory DMA Stream 1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_WATCH		BFIN_IRQ(23)	</span><span class="cm">/* Watch Dog Timer */</span><span class="cp"></span>

<span class="cp">#define SYS_IRQS		31</span>

<span class="cp">#define IRQ_PF0			33</span>
<span class="cp">#define IRQ_PF1			34</span>
<span class="cp">#define IRQ_PF2			35</span>
<span class="cp">#define IRQ_PF3			36</span>
<span class="cp">#define IRQ_PF4			37</span>
<span class="cp">#define IRQ_PF5			38</span>
<span class="cp">#define IRQ_PF6			39</span>
<span class="cp">#define IRQ_PF7			40</span>
<span class="cp">#define IRQ_PF8			41</span>
<span class="cp">#define IRQ_PF9			42</span>
<span class="cp">#define IRQ_PF10		43</span>
<span class="cp">#define IRQ_PF11		44</span>
<span class="cp">#define IRQ_PF12		45</span>
<span class="cp">#define IRQ_PF13		46</span>
<span class="cp">#define IRQ_PF14		47</span>
<span class="cp">#define IRQ_PF15		48</span>

<span class="cp">#define GPIO_IRQ_BASE		IRQ_PF0</span>

<span class="cp">#define NR_MACH_IRQS		(IRQ_PF15 + 1)</span>

<span class="cm">/* IAR0 BIT FIELDS */</span>
<span class="cp">#define RTC_ERROR_POS		28</span>
<span class="cp">#define UART_ERROR_POS		24</span>
<span class="cp">#define SPORT1_ERROR_POS	20</span>
<span class="cp">#define SPI_ERROR_POS		16</span>
<span class="cp">#define SPORT0_ERROR_POS	12</span>
<span class="cp">#define PPI_ERROR_POS		8</span>
<span class="cp">#define DMA_ERROR_POS		4</span>
<span class="cp">#define PLLWAKE_ERROR_POS	0</span>

<span class="cm">/* IAR1 BIT FIELDS */</span>
<span class="cp">#define DMA7_UARTTX_POS		28</span>
<span class="cp">#define DMA6_UARTRX_POS		24</span>
<span class="cp">#define DMA5_SPI_POS		20</span>
<span class="cp">#define DMA4_SPORT1TX_POS	16</span>
<span class="cp">#define DMA3_SPORT1RX_POS	12</span>
<span class="cp">#define DMA2_SPORT0TX_POS	8</span>
<span class="cp">#define DMA1_SPORT0RX_POS	4</span>
<span class="cp">#define DMA0_PPI_POS		0</span>

<span class="cm">/* IAR2 BIT FIELDS */</span>
<span class="cp">#define WDTIMER_POS		28</span>
<span class="cp">#define MEMDMA1_POS		24</span>
<span class="cp">#define MEMDMA0_POS		20</span>
<span class="cp">#define PFB_POS			16</span>
<span class="cp">#define PFA_POS			12</span>
<span class="cp">#define TIMER2_POS		8</span>
<span class="cp">#define TIMER1_POS		4</span>
<span class="cp">#define TIMER0_POS		0</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
