

================================================================
== Vivado HLS Report for 'CvtColor'
================================================================
* Date:           Tue Mar 24 00:13:05 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        YCrCbGuass
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.60|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   10|  351361|   10|  351361|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |    9|  351360|  9 ~ 488 |          -|          -| 1 ~ 720 |    no    |
        | + loop_width  |    6|     485|         7|          1|          1| 1 ~ 480 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      -|       0|    468|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    135|
|Register         |        0|      -|     391|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     391|    699|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |ImgProcess_Top_macud_U18  |ImgProcess_Top_macud  | i0 * i1 + i2 |
    |ImgProcess_Top_madEe_U19  |ImgProcess_Top_madEe  | i0 + i1 * i2 |
    |ImgProcess_Top_maeOg_U20  |ImgProcess_Top_maeOg  | i0 * i1 + i2 |
    |ImgProcess_Top_maeOg_U21  |ImgProcess_Top_maeOg  | i0 * i1 + i2 |
    |ImgProcess_Top_mubkb_U17  |ImgProcess_Top_mubkb  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_208_p2                        |     +    |      0|  0|  17|          10|           1|
    |j_fu_219_p2                        |     +    |      0|  0|  16|           9|           1|
    |p_Val2_14_fu_355_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_19_fu_459_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_9_fu_263_p2                 |     +    |      0|  0|  15|           8|           8|
    |i_op_assign_3_i_fu_303_p2          |     -    |      0|  0|  16|           9|           9|
    |i_op_assign_4_i_fu_312_p2          |     -    |      0|  0|  16|           9|           9|
    |brmerge_i_i_not_i_i2_fu_605_p2     |    and   |      0|  0|   8|           1|           1|
    |brmerge_i_i_not_i_i_s_fu_546_p2    |    and   |      0|  0|   8|           1|           1|
    |carry_1_fu_479_p2                  |    and   |      0|  0|   8|           1|           1|
    |carry_fu_375_p2                    |    and   |      0|  0|   8|           1|           1|
    |neg_src_4_fu_590_p2                |    and   |      0|  0|   8|           1|           1|
    |neg_src_fu_531_p2                  |    and   |      0|  0|   8|           1|           1|
    |p_38_i_i_i14_i_i_fu_514_p2         |    and   |      0|  0|   8|           1|           1|
    |p_38_i_i_i_i_i_fu_410_p2           |    and   |      0|  0|   8|           1|           1|
    |Range1_all_ones_1_fu_494_p2        |   icmp   |      0|  0|   8|           2|           2|
    |Range1_all_ones_fu_390_p2          |   icmp   |      0|  0|   8|           2|           2|
    |Range1_all_zeros_1_fu_500_p2       |   icmp   |      0|  0|   8|           2|           1|
    |Range1_all_zeros_fu_396_p2         |   icmp   |      0|  0|   8|           2|           1|
    |exitcond1_i_fu_203_p2              |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_i_fu_214_p2               |   icmp   |      0|  0|  13|           9|           9|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state9_pp0_stage0_iter6   |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_i22_i_i_fu_615_p2        |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_i_i_i_fu_556_p2          |    or    |      0|  0|   8|           1|           1|
    |neg_src_not_i_i19_i_s_fu_600_p2    |    or    |      0|  0|   8|           1|           1|
    |neg_src_not_i_i_i_i_fu_541_p2      |    or    |      0|  0|   8|           1|           1|
    |not_carry_i_i_fu_282_p2            |    or    |      0|  0|   8|           1|           1|
    |p_39_demorgan_i_i_i17_fu_520_p2    |    or    |      0|  0|   8|           1|           1|
    |p_39_demorgan_i_i_i_i_fu_416_p2    |    or    |      0|  0|   8|           1|           1|
    |YCrCb_IMG_data_strea_1_i_din       |  select  |      0|  0|   8|           1|           8|
    |YCrCb_IMG_data_strea_2_i_din       |  select  |      0|  0|   8|           1|           8|
    |deleted_zeros_1_fu_506_p3          |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_402_p3            |  select  |      0|  0|   2|           1|           1|
    |p_Val2_s_fu_288_p3                 |  select  |      0|  0|   8|           1|           8|
    |p_i_i24_i_i_fu_628_p3              |  select  |      0|  0|   8|           1|           1|
    |p_i_i_i_i_fu_569_p3                |  select  |      0|  0|   8|           1|           1|
    |p_mux_i_i1_i_i_fu_562_p3           |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i23_i_i_fu_621_p3          |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           2|           1|
    |p_39_demorgan_i_not_i_1_fu_610_p2  |    xor   |      0|  0|   8|           1|           2|
    |p_39_demorgan_i_not_i_fu_551_p2    |    xor   |      0|  0|   8|           1|           2|
    |p_Result_9_i_i_not_fu_276_p2       |    xor   |      0|  0|   8|           1|           2|
    |signbit_not_i18_i_i_fu_595_p2      |    xor   |      0|  0|   8|           1|           2|
    |signbit_not_i_i_i_fu_536_p2        |    xor   |      0|  0|   8|           1|           2|
    |tmp_24_i_i9_i_i_fu_473_p2          |    xor   |      0|  0|   8|           1|           2|
    |tmp_24_i_i_i_i_fu_369_p2           |    xor   |      0|  0|   8|           1|           2|
    |tmp_25_i_i15_i_i_fu_585_p2         |    xor   |      0|  0|   8|           1|           2|
    |tmp_25_i_i_i_i_fu_526_p2           |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 468|         128|         153|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |YCrCb_IMG_data_strea_1_i_blk_n  |   9|          2|    1|          2|
    |YCrCb_IMG_data_strea_2_i_blk_n  |   9|          2|    1|          2|
    |YCrCb_IMG_data_strea_i_blk_n    |   9|          2|    1|          2|
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6         |   9|          2|    1|          2|
    |i_i_reg_173                     |   9|          2|   10|         20|
    |j_i_reg_184                     |   9|          2|    9|         18|
    |real_start                      |   9|          2|    1|          2|
    |src_mat_data_stream_1_blk_n     |   9|          2|    1|          2|
    |src_mat_data_stream_2_blk_n     |   9|          2|    1|          2|
    |src_mat_data_stream_s_blk_n     |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 135|         29|   30|         63|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_77_reg_728    |   8|   0|    8|          0|
    |ap_reg_pp0_iter5_p_Val2_s_reg_759  |   8|   0|    8|          0|
    |exitcond_i_reg_713                 |   1|   0|    1|          0|
    |i_i_reg_173                        |  10|   0|   10|          0|
    |i_op_assign_3_i_reg_764            |   9|   0|    9|          0|
    |i_op_assign_4_i_reg_769            |   9|   0|    9|          0|
    |i_reg_708                          |  10|   0|   10|          0|
    |j_i_reg_184                        |   9|   0|    9|          0|
    |p_38_i_i_i14_i_i_reg_810           |   1|   0|    1|          0|
    |p_38_i_i_i_i_i_reg_786             |   1|   0|    1|          0|
    |p_39_demorgan_i_i_i17_reg_816      |   1|   0|    1|          0|
    |p_39_demorgan_i_i_i_i_reg_792      |   1|   0|    1|          0|
    |p_Val2_14_reg_780                  |   8|   0|    8|          0|
    |p_Val2_19_reg_804                  |   8|   0|    8|          0|
    |p_Val2_8_reg_749                   |   8|   0|    8|          0|
    |p_Val2_s_reg_759                   |   8|   0|    8|          0|
    |r_V_1_reg_744                      |  30|   0|   30|          0|
    |r_V_4_i_i_reg_739                  |  29|   0|   29|          0|
    |signbit_1_reg_798                  |   1|   0|    1|          0|
    |signbit_reg_774                    |   1|   0|    1|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_76_reg_722                     |   8|   0|    8|          0|
    |tmp_77_reg_728                     |   8|   0|    8|          0|
    |tmp_78_reg_733                     |   8|   0|    8|          0|
    |tmp_reg_754                        |   1|   0|    1|          0|
    |exitcond_i_reg_713                 |  64|  32|    1|          0|
    |tmp_76_reg_722                     |  64|  32|    8|          0|
    |tmp_78_reg_733                     |  64|  32|    8|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 391|  96|  216|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |         CvtColor         | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |         CvtColor         | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |         CvtColor         | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |         CvtColor         | return value |
|ap_done                          | out |    1| ap_ctrl_hs |         CvtColor         | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |         CvtColor         | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |         CvtColor         | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |         CvtColor         | return value |
|start_out                        | out |    1| ap_ctrl_hs |         CvtColor         | return value |
|start_write                      | out |    1| ap_ctrl_hs |         CvtColor         | return value |
|rows                             |  in |   32|  ap_stable |           rows           |    scalar    |
|cols                             |  in |   32|  ap_stable |           cols           |    scalar    |
|src_mat_data_stream_s_dout       |  in |    8|   ap_fifo  |   src_mat_data_stream_s  |    pointer   |
|src_mat_data_stream_s_empty_n    |  in |    1|   ap_fifo  |   src_mat_data_stream_s  |    pointer   |
|src_mat_data_stream_s_read       | out |    1|   ap_fifo  |   src_mat_data_stream_s  |    pointer   |
|src_mat_data_stream_1_dout       |  in |    8|   ap_fifo  |   src_mat_data_stream_1  |    pointer   |
|src_mat_data_stream_1_empty_n    |  in |    1|   ap_fifo  |   src_mat_data_stream_1  |    pointer   |
|src_mat_data_stream_1_read       | out |    1|   ap_fifo  |   src_mat_data_stream_1  |    pointer   |
|src_mat_data_stream_2_dout       |  in |    8|   ap_fifo  |   src_mat_data_stream_2  |    pointer   |
|src_mat_data_stream_2_empty_n    |  in |    1|   ap_fifo  |   src_mat_data_stream_2  |    pointer   |
|src_mat_data_stream_2_read       | out |    1|   ap_fifo  |   src_mat_data_stream_2  |    pointer   |
|YCrCb_IMG_data_strea_i_din       | out |    8|   ap_fifo  |  YCrCb_IMG_data_strea_i  |    pointer   |
|YCrCb_IMG_data_strea_i_full_n    |  in |    1|   ap_fifo  |  YCrCb_IMG_data_strea_i  |    pointer   |
|YCrCb_IMG_data_strea_i_write     | out |    1|   ap_fifo  |  YCrCb_IMG_data_strea_i  |    pointer   |
|YCrCb_IMG_data_strea_1_i_din     | out |    8|   ap_fifo  | YCrCb_IMG_data_strea_1_i |    pointer   |
|YCrCb_IMG_data_strea_1_i_full_n  |  in |    1|   ap_fifo  | YCrCb_IMG_data_strea_1_i |    pointer   |
|YCrCb_IMG_data_strea_1_i_write   | out |    1|   ap_fifo  | YCrCb_IMG_data_strea_1_i |    pointer   |
|YCrCb_IMG_data_strea_2_i_din     | out |    8|   ap_fifo  | YCrCb_IMG_data_strea_2_i |    pointer   |
|YCrCb_IMG_data_strea_2_i_full_n  |  in |    1|   ap_fifo  | YCrCb_IMG_data_strea_2_i |    pointer   |
|YCrCb_IMG_data_strea_2_i_write   | out |    1|   ap_fifo  | YCrCb_IMG_data_strea_2_i |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

