/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  reg [5:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [25:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [34:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [21:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[16] & in_data[14]);
  assign celloutsig_1_0z = ~(in_data[163] & in_data[150]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_6z & celloutsig_0_9z);
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_1z[8]) & celloutsig_0_2z);
  assign celloutsig_0_2z = ~((in_data[69] | celloutsig_0_0z) & celloutsig_0_1z[5]);
  assign celloutsig_0_9z = celloutsig_0_6z ^ celloutsig_0_1z[1];
  assign celloutsig_0_10z = celloutsig_0_8z[4] ^ celloutsig_0_1z[7];
  reg [7:0] _10_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _10_ <= 8'h00;
    else _10_ <= { celloutsig_0_1z[8:2], celloutsig_0_3z };
  assign _00_[8:1] = _10_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= in_data[177:172];
  assign celloutsig_1_2z = { celloutsig_1_1z[6:2], celloutsig_1_0z } == in_data[116:111];
  assign celloutsig_1_5z = in_data[165:160] > { celloutsig_1_1z[5:2], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_1z[12:1] > celloutsig_1_9z[13:2];
  assign celloutsig_0_6z = { celloutsig_0_1z[5:3], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } > { celloutsig_0_1z[9:4], celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[88:77], celloutsig_0_0z } > { celloutsig_0_1z[9:8], celloutsig_0_6z, celloutsig_0_3z, _00_[8:1], celloutsig_0_6z };
  assign celloutsig_0_12z = { in_data[23:13], celloutsig_0_2z } <= { celloutsig_0_11z[12:2], celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_11z[16:4] <= { celloutsig_0_11z[15:4], celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_11z[9:4], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_0z } <= { celloutsig_0_11z[12:3], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_16z = { in_data[47:41], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z } && celloutsig_0_11z[11:2];
  assign celloutsig_1_14z = ! { in_data[172:168], celloutsig_1_0z };
  assign celloutsig_0_5z = ! { celloutsig_0_1z[10:4], celloutsig_0_3z, _00_[8:1], celloutsig_0_0z };
  assign celloutsig_0_40z = | { celloutsig_0_21z[23:4], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_20z = | { _00_[4:3], celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_25z = | { _00_[7], _00_[4:3], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_16z = ~^ celloutsig_1_9z[12:1];
  assign celloutsig_0_11z = { _00_[6:1], celloutsig_0_2z, celloutsig_0_1z } << { celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_14z[17:15] << { in_data[59:58], celloutsig_0_12z };
  assign celloutsig_1_7z = _01_[4:1] >> { _01_[4:3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_8z = { _01_, _01_ } >> in_data[158:147];
  assign celloutsig_1_18z = { celloutsig_1_9z[13:1], celloutsig_1_11z, celloutsig_1_16z, _01_, celloutsig_1_3z } >> { celloutsig_1_11z, celloutsig_1_15z, _01_, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[71:61] >> { in_data[43:34], celloutsig_0_0z };
  assign celloutsig_0_21z = { in_data[36:15], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_16z } >> in_data[25:0];
  assign celloutsig_1_9z = { in_data[172:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z } <<< { celloutsig_1_8z[8:0], _01_ };
  assign celloutsig_1_10z = { celloutsig_1_1z[8:3], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z[12:1], 1'h1, celloutsig_1_3z, celloutsig_1_5z } <<< { in_data[148:118], celloutsig_1_7z };
  assign celloutsig_1_19z = in_data[145:142] <<< { celloutsig_1_10z[14:12], celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_1z[9:7], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z } <<< { in_data[16:2], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[119:116], celloutsig_1_3z } ~^ _01_[4:0];
  assign celloutsig_0_14z = { celloutsig_0_8z[16:1], celloutsig_0_13z, celloutsig_0_0z } ~^ { celloutsig_0_11z[17:1], celloutsig_0_10z };
  assign celloutsig_0_34z = ~((celloutsig_0_25z & celloutsig_0_16z) | (celloutsig_0_20z & celloutsig_0_7z));
  assign celloutsig_0_41z = ~((celloutsig_0_18z[1] & celloutsig_0_17z) | (celloutsig_0_6z & celloutsig_0_34z));
  assign celloutsig_1_15z = ~((celloutsig_1_1z[1] & celloutsig_1_5z) | (in_data[168] & celloutsig_1_14z));
  assign { celloutsig_1_1z[2:1], celloutsig_1_1z[12:3] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[154:145] } ~^ { in_data[158:157], in_data[168:159] };
  assign { _00_[11:10], _00_[0] } = { celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[149:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
