{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678580765344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678580765345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 01:26:05 2023 " "Processing started: Sun Mar 12 01:26:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678580765345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678580765345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off etapa_mcd -c etapa_mcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off etapa_mcd -c etapa_mcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678580765346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd_6_1200mv_85c_slow.vho /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd_6_1200mv_85c_slow.vho in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd_6_1200mv_0c_slow.vho /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd_6_1200mv_0c_slow.vho in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd_min_1200mv_0c_fast.vho /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd_min_1200mv_0c_fast.vho in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765736 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd.vho /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd.vho in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765757 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd_6_1200mv_85c_vhd_slow.sdo /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd_6_1200mv_85c_vhd_slow.sdo in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765780 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd_6_1200mv_0c_vhd_slow.sdo /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd_6_1200mv_0c_vhd_slow.sdo in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd_min_1200mv_0c_vhd_fast.sdo /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd_min_1200mv_0c_vhd_fast.sdo in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "etapa_mcd_vhd.sdo /home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/ simulation " "Generated file etapa_mcd_vhd.sdo in folder \"/home/victormena/Documentos/MP/LAB1/Segmentado/proyecto_1/mcd_interface/QUARTUS/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1678580765838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678580765868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 12 01:26:05 2023 " "Processing ended: Sun Mar 12 01:26:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678580765868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678580765868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678580765868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678580765868 ""}
