// Seed: 2388148455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 < id_2;
  assign id_1 = id_5 - id_6;
  wire id_9;
endmodule
module module_1 (
    input  logic id_0,
    output tri1  id_1,
    output logic id_2
);
  reg  id_4 = id_4 == id_0 - 1 && 1;
  wire id_5;
  always @(posedge 1, posedge 1) id_2 <= id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
