WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 2000001 cycles: 500049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 2000001 cycles: 500049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 1483007 cumulative IPC: 3.372 (Simulation time: 00 hr 00 min 18 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 1483007 cumulative IPC: 3.372 (Simulation time: 00 hr 00 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ChampSim/tracer/444.namd-321B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.372 instructions: 5000003 cycles: 1483007
CPU 0 Branch Prediction Accuracy: 94.79% MPKI: 2.521 Average ROB Occupancy at Mispredict: 52.69
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0006
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.52
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0004

LLC TOTAL        ACCESS:       1233 HIT:          0 MISS:       1233
LLC LOAD         ACCESS:       1189 HIT:          0 MISS:       1189
LLC RFO          ACCESS:         35 HIT:          0 MISS:         35
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          9 HIT:          0 MISS:          9
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 127.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1012512 HIT:    1011974 MISS:        538
cpu0_DTLB LOAD         ACCESS:    1012512 HIT:    1011974 MISS:        538
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.71 cycles
cpu0_ITLB TOTAL        ACCESS:         69 HIT:         69 MISS:          0
cpu0_ITLB LOAD         ACCESS:         69 HIT:         69 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1353745 HIT:    1319340 MISS:      34405
cpu0_L1D LOAD         ACCESS:    1055471 HIT:    1024844 MISS:      30627
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     298248 HIT:     294489 MISS:       3759
cpu0_L1D TRANSLATION  ACCESS:         26 HIT:          7 MISS:         19
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.094 cycles
cpu0_L1I TOTAL        ACCESS:         79 HIT:         52 MISS:         27
cpu0_L1I LOAD         ACCESS:         79 HIT:         52 MISS:         27
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 98.48 cycles
cpu0_L2C TOTAL        ACCESS:      17974 HIT:      16741 MISS:       1233
cpu0_L2C LOAD         ACCESS:      13891 HIT:      12702 MISS:       1189
cpu0_L2C RFO          ACCESS:        888 HIT:        853 MISS:         35
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       3176 HIT:       3176 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         19 HIT:         10 MISS:          9
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 148.5 cycles
cpu0_STLB TOTAL        ACCESS:        279 HIT:        253 MISS:         26
cpu0_STLB LOAD         ACCESS:        279 HIT:        253 MISS:         26
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 281.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        682
  ROW_BUFFER_MISS:        551
 AVG DBUS CONGESTED CYCLE: 3.904
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 2000000 cycles: 500067 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 2000000 cycles: 500067 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 5000004 cycles: 1724765 cumulative IPC: 2.899 (Simulation time: 00 hr 00 min 19 sec)
Simulation complete CPU 0 instructions: 5000004 cycles: 1724765 cumulative IPC: 2.899 (Simulation time: 00 hr 00 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ChampSim/tracer/600.perlbench_s-210B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.899 instructions: 5000004 cycles: 1724765
CPU 0 Branch Prediction Accuracy: 97.48% MPKI: 4.41 Average ROB Occupancy at Mispredict: 67.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.126
BRANCH_INDIRECT: 0.0238
BRANCH_CONDITIONAL: 4.24
BRANCH_DIRECT_CALL: 0.0064
BRANCH_INDIRECT_CALL: 0.0034
BRANCH_RETURN: 0.0066

LLC TOTAL        ACCESS:        866 HIT:          0 MISS:        866
LLC LOAD         ACCESS:        709 HIT:          0 MISS:        709
LLC RFO          ACCESS:         59 HIT:          0 MISS:         59
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         98 HIT:          0 MISS:         98
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 157.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1114142 HIT:    1110711 MISS:       3431
cpu0_DTLB LOAD         ACCESS:    1114142 HIT:    1110711 MISS:       3431
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.78 cycles
cpu0_ITLB TOTAL        ACCESS:      40649 HIT:      40551 MISS:         98
cpu0_ITLB LOAD         ACCESS:      40649 HIT:      40551 MISS:         98
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 44.24 cycles
cpu0_L1D TOTAL        ACCESS:    1558229 HIT:    1555937 MISS:       2292
cpu0_L1D LOAD         ACCESS:     728104 HIT:     726334 MISS:       1770
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     830004 HIT:     829595 MISS:        409
cpu0_L1D TRANSLATION  ACCESS:        121 HIT:          8 MISS:        113
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 56.23 cycles
cpu0_L1I TOTAL        ACCESS:      46394 HIT:      45945 MISS:        449
cpu0_L1I LOAD         ACCESS:      46394 HIT:      45945 MISS:        449
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 70.8 cycles
cpu0_L2C TOTAL        ACCESS:       1445 HIT:        579 MISS:        866
cpu0_L2C LOAD         ACCESS:       1178 HIT:        469 MISS:        709
cpu0_L2C RFO          ACCESS:         69 HIT:         10 MISS:         59
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:         85 HIT:         85 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        113 HIT:         15 MISS:         98
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.6 cycles
cpu0_STLB TOTAL        ACCESS:       2425 HIT:       2316 MISS:        109
cpu0_STLB LOAD         ACCESS:       2425 HIT:       2316 MISS:        109
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 434.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        224
  ROW_BUFFER_MISS:        642
 AVG DBUS CONGESTED CYCLE: 3.806
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 2000001 cycles: 500049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 2000001 cycles: 500049 cumulative IPC: 4 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 1776556 cumulative IPC: 2.814 (Simulation time: 00 hr 00 min 20 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 1776556 cumulative IPC: 2.814 (Simulation time: 00 hr 00 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ChampSim/tracer/454.calculix-104B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.814 instructions: 5000001 cycles: 1776556
CPU 0 Branch Prediction Accuracy: 90.1% MPKI: 8.92 Average ROB Occupancy at Mispredict: 48.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0024
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.91
BRANCH_DIRECT_CALL: 0.0018
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0018

LLC TOTAL        ACCESS:        415 HIT:          0 MISS:        415
LLC LOAD         ACCESS:        367 HIT:          0 MISS:        367
LLC RFO          ACCESS:         19 HIT:          0 MISS:         19
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         29 HIT:          0 MISS:         29
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 170.3 cycles
cpu0_DTLB TOTAL        ACCESS:     912767 HIT:     912695 MISS:         72
cpu0_DTLB LOAD         ACCESS:     912767 HIT:     912695 MISS:         72
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 109.3 cycles
cpu0_ITLB TOTAL        ACCESS:        524 HIT:        497 MISS:         27
cpu0_ITLB LOAD         ACCESS:        524 HIT:        497 MISS:         27
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 142 cycles
cpu0_L1D TOTAL        ACCESS:    1450940 HIT:    1450421 MISS:        519
cpu0_L1D LOAD         ACCESS:    1356462 HIT:    1356059 MISS:        403
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      94442 HIT:      94355 MISS:         87
cpu0_L1D TRANSLATION  ACCESS:         36 HIT:          7 MISS:         29
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 92.4 cycles
cpu0_L1I TOTAL        ACCESS:        697 HIT:        461 MISS:        236
cpu0_L1I LOAD         ACCESS:        697 HIT:        461 MISS:        236
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 107.9 cycles
cpu0_L2C TOTAL        ACCESS:        415 HIT:          0 MISS:        415
cpu0_L2C LOAD         ACCESS:        367 HIT:          0 MISS:        367
cpu0_L2C RFO          ACCESS:         19 HIT:          0 MISS:         19
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         29 HIT:          0 MISS:         29
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 191.3 cycles
cpu0_STLB TOTAL        ACCESS:         28 HIT:          0 MISS:         28
cpu0_STLB LOAD         ACCESS:         28 HIT:          0 MISS:         28
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 486.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        246
  ROW_BUFFER_MISS:        169
 AVG DBUS CONGESTED CYCLE: 3.861
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 2000001 cycles: 504373 cumulative IPC: 3.965 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 2000001 cycles: 504373 cumulative IPC: 3.965 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 2127484 cumulative IPC: 2.35 (Simulation time: 00 hr 00 min 20 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 2127484 cumulative IPC: 2.35 (Simulation time: 00 hr 00 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ChampSim/tracer/603.bwaves_s-5359B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.35 instructions: 5000000 cycles: 2127484
CPU 0 Branch Prediction Accuracy: 89.78% MPKI: 14.68 Average ROB Occupancy at Mispredict: 26.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0446
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 14.6
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0406

LLC TOTAL        ACCESS:        579 HIT:          0 MISS:        579
LLC LOAD         ACCESS:         71 HIT:          0 MISS:         71
LLC RFO          ACCESS:        503 HIT:          0 MISS:        503
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:          5 HIT:          0 MISS:          5
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 113.2 cycles
cpu0_DTLB TOTAL        ACCESS:     778097 HIT:     778003 MISS:         94
cpu0_DTLB LOAD         ACCESS:     778097 HIT:     778003 MISS:         94
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.63 cycles
cpu0_ITLB TOTAL        ACCESS:      10352 HIT:      10352 MISS:          0
cpu0_ITLB LOAD         ACCESS:      10352 HIT:      10352 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1274940 HIT:    1271215 MISS:       3725
cpu0_L1D LOAD         ACCESS:    1099948 HIT:    1099790 MISS:        158
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     174981 HIT:     171419 MISS:       3562
cpu0_L1D TRANSLATION  ACCESS:         11 HIT:          6 MISS:          5
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 20.41 cycles
cpu0_L1I TOTAL        ACCESS:      11814 HIT:      11800 MISS:         14
cpu0_L1I LOAD         ACCESS:      11814 HIT:      11800 MISS:         14
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 142.6 cycles
cpu0_L2C TOTAL        ACCESS:        621 HIT:         42 MISS:        579
cpu0_L2C LOAD         ACCESS:         74 HIT:          3 MISS:         71
cpu0_L2C RFO          ACCESS:        512 HIT:          9 MISS:        503
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:         30 HIT:         30 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          5 HIT:          0 MISS:          5
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 134.2 cycles
cpu0_STLB TOTAL        ACCESS:         11 HIT:          0 MISS:         11
cpu0_STLB LOAD         ACCESS:         11 HIT:          0 MISS:         11
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 295.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        386
  ROW_BUFFER_MISS:        193
 AVG DBUS CONGESTED CYCLE: 3.105
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 2000000 cycles: 500054 cumulative IPC: 4 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 2000000 cycles: 500054 cumulative IPC: 4 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 3889707 cumulative IPC: 1.285 (Simulation time: 00 hr 00 min 25 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 3889707 cumulative IPC: 1.285 (Simulation time: 00 hr 00 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ChampSim/tracer/458.sjeng-1088B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.285 instructions: 5000002 cycles: 3889707
CPU 0 Branch Prediction Accuracy: 88.49% MPKI: 25.54 Average ROB Occupancy at Mispredict: 15.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.027
BRANCH_INDIRECT: 0.96
BRANCH_CONDITIONAL: 24.1
BRANCH_DIRECT_CALL: 0.0036
BRANCH_INDIRECT_CALL: 0.36
BRANCH_RETURN: 0.0946

LLC TOTAL        ACCESS:       3266 HIT:         64 MISS:       3202
LLC LOAD         ACCESS:       1948 HIT:          0 MISS:       1948
LLC RFO          ACCESS:        278 HIT:          0 MISS:        278
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:         63 HIT:         63 MISS:          0
LLC TRANSLATION  ACCESS:        977 HIT:          1 MISS:        976
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 149.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1179253 HIT:    1166878 MISS:      12375
cpu0_DTLB LOAD         ACCESS:    1179253 HIT:    1166878 MISS:      12375
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 48.64 cycles
cpu0_ITLB TOTAL        ACCESS:     212928 HIT:     212926 MISS:          2
cpu0_ITLB LOAD         ACCESS:     212928 HIT:     212926 MISS:          2
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 313 cycles
cpu0_L1D TOTAL        ACCESS:    1464653 HIT:    1456697 MISS:       7956
cpu0_L1D LOAD         ACCESS:    1061942 HIT:    1059363 MISS:       2579
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     401065 HIT:     397159 MISS:       3906
cpu0_L1D TRANSLATION  ACCESS:       1646 HIT:        175 MISS:       1471
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 70.66 cycles
cpu0_L1I TOTAL        ACCESS:     249189 HIT:     249007 MISS:        182
cpu0_L1I LOAD         ACCESS:     249189 HIT:     249007 MISS:        182
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 114.7 cycles
cpu0_L2C TOTAL        ACCESS:       7104 HIT:       3899 MISS:       3205
cpu0_L2C LOAD         ACCESS:       2492 HIT:        544 MISS:       1948
cpu0_L2C RFO          ACCESS:        756 HIT:        478 MISS:        278
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       2385 HIT:       2383 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       1471 HIT:        494 MISS:        977
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 170.6 cycles
cpu0_STLB TOTAL        ACCESS:       9830 HIT:       8319 MISS:       1511
cpu0_STLB LOAD         ACCESS:       9830 HIT:       8319 MISS:       1511
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 351 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        586
  ROW_BUFFER_MISS:       2616
 AVG DBUS CONGESTED CYCLE: 3.605
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 2000002 cycles: 500045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 2000002 cycles: 500045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 4235968 cumulative IPC: 1.18 (Simulation time: 00 hr 00 min 27 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 4235968 cumulative IPC: 1.18 (Simulation time: 00 hr 00 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ChampSim/tracer/482.sphinx3-1100B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.18 instructions: 5000000 cycles: 4235968
CPU 0 Branch Prediction Accuracy: 95.83% MPKI: 3.764 Average ROB Occupancy at Mispredict: 255.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0088
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 3.73
BRANCH_DIRECT_CALL: 0.0142
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.015

LLC TOTAL        ACCESS:      68591 HIT:       9125 MISS:      59466
LLC LOAD         ACCESS:      58912 HIT:       3188 MISS:      55724
LLC RFO          ACCESS:       3859 HIT:        702 MISS:       3157
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5175 HIT:       5141 MISS:         34
LLC TRANSLATION  ACCESS:        645 HIT:         94 MISS:        551
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 198.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1002163 HIT:     986868 MISS:      15295
cpu0_DTLB LOAD         ACCESS:    1002163 HIT:     986868 MISS:      15295
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.39 cycles
cpu0_ITLB TOTAL        ACCESS:        496 HIT:        467 MISS:         29
cpu0_ITLB LOAD         ACCESS:        496 HIT:        467 MISS:         29
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 244.9 cycles
cpu0_L1D TOTAL        ACCESS:    1280468 HIT:     628929 MISS:     651539
cpu0_L1D LOAD         ACCESS:    1191667 HIT:     567712 MISS:     623955
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      86821 HIT:      60292 MISS:      26529
cpu0_L1D TRANSLATION  ACCESS:       1980 HIT:        925 MISS:       1055
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 12.02 cycles
cpu0_L1I TOTAL        ACCESS:        538 HIT:        333 MISS:        205
cpu0_L1I LOAD         ACCESS:        538 HIT:        333 MISS:        205
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 160.4 cycles
cpu0_L2C TOTAL        ACCESS:      79524 HIT:      16090 MISS:      63434
cpu0_L2C LOAD         ACCESS:      68393 HIT:       9479 MISS:      58914
cpu0_L2C RFO          ACCESS:       4166 HIT:        307 MISS:       3859
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       5919 HIT:       5903 MISS:         16
cpu0_L2C TRANSLATION  ACCESS:       1046 HIT:        401 MISS:        645
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 207.4 cycles
cpu0_STLB TOTAL        ACCESS:       5233 HIT:       3260 MISS:       1973
cpu0_STLB LOAD         ACCESS:       5233 HIT:       3260 MISS:       1973
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 251 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      38228
  ROW_BUFFER_MISS:      21194
 AVG DBUS CONGESTED CYCLE: 3.908
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        281
  FULL:       2097
WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 2000003 cycles: 500045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 2000003 cycles: 500045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 5000004 cycles: 5866547 cumulative IPC: 0.8523 (Simulation time: 00 hr 00 min 29 sec)
Simulation complete CPU 0 instructions: 5000004 cycles: 5866547 cumulative IPC: 0.8523 (Simulation time: 00 hr 00 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ChampSim/tracer/602.gcc_s-1850B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8523 instructions: 5000004 cycles: 5866547
CPU 0 Branch Prediction Accuracy: 96.7% MPKI: 8.468 Average ROB Occupancy at Mispredict: 55.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.45
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      89513 HIT:        306 MISS:      89207
LLC LOAD         ACCESS:      89049 HIT:         78 MISS:      88971
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        162 HIT:        161 MISS:          1
LLC TRANSLATION  ACCESS:        302 HIT:         67 MISS:        235
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 80.72 cycles
cpu0_DTLB TOTAL        ACCESS:     896527 HIT:     885446 MISS:      11081
cpu0_DTLB LOAD         ACCESS:     896527 HIT:     885446 MISS:      11081
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 33.61 cycles
cpu0_ITLB TOTAL        ACCESS:          1 HIT:          1 MISS:          0
cpu0_ITLB LOAD         ACCESS:          1 HIT:          1 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1328508 HIT:     946156 MISS:     382352
cpu0_L1D LOAD         ACCESS:     882419 HIT:     500406 MISS:     382013
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     444522 HIT:     444522 MISS:          0
cpu0_L1D TRANSLATION  ACCESS:       1567 HIT:       1228 MISS:        339
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 24.34 cycles
cpu0_L1I TOTAL        ACCESS:          1 HIT:          1 MISS:          0
cpu0_L1I LOAD         ACCESS:          1 HIT:          1 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     120992 HIT:      31641 MISS:      89351
cpu0_L2C LOAD         ACCESS:     120332 HIT:      31283 MISS:      89049
cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        322 HIT:        322 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        338 HIT:         36 MISS:        302
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 101.6 cycles
cpu0_STLB TOTAL        ACCESS:       1676 HIT:        135 MISS:       1541
cpu0_STLB LOAD         ACCESS:       1676 HIT:        135 MISS:       1541
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      84903
  ROW_BUFFER_MISS:       4302
 AVG DBUS CONGESTED CYCLE: 3.828
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        142
  FULL:          8
