// Seed: 2463537601
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd98
) (
    output uwire id_0,
    input  uwire _id_1
);
  if (-1'b0) begin : LABEL_0
    assign id_0 = id_1;
  end else parameter id_3 = {1};
  assign id_0 = -1'h0;
  assign id_0 = -1'b0;
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  logic [7:0][(  id_1  )] id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1 : ""],
    id_6
);
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  inout wire id_2;
  input wire id_1;
endmodule
