verilog xil_defaultlib  \
"../../../../dice.gen/sources_1/ip/input_data_fifo/sim/input_data_fifo.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
