// Seed: 2413885359
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  assign id_5 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    output wire id_4,
    output wand id_5,
    output tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri id_10,
    output tri0 id_11,
    output wor id_12,
    output supply0 id_13,
    output tri0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input wand id_17,
    output uwire id_18,
    input tri0 id_19#(
        .id_28(1),
        .id_29(1),
        .id_30(1),
        .id_31(1)
    ),
    output tri1 id_20,
    output tri id_21,
    input tri0 id_22,
    output supply1 id_23,
    output tri0 id_24,
    output supply0 id_25,
    input supply1 id_26
);
  wire id_32, id_33;
  module_0(
      id_19, id_22, id_0, id_15
  );
endmodule
