WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 5846867 heartbeat IPC: 1.71 cumulative IPC: 1.088 (Simulation time: 00 hr 02 min 15 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 4595164 cumulative IPC: 1.088 (Simulation time: 00 hr 02 min 15 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 4595164 cumulative IPC: 1.088 (Simulation time: 00 hr 02 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1039B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.088 instructions: 5000000 cycles: 4595164
CPU 0 Branch Prediction Accuracy: 99.57% MPKI: 0.0062 Average ROB Occupancy at Mispredict: 155.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0056
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      39916 HIT:       5642 MISS:      34274
LLC LOAD         ACCESS:      25877 HIT:          2 MISS:      25875
LLC RFO          ACCESS:       6988 HIT:          0 MISS:       6988
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5648 HIT:       5623 MISS:         25
LLC TRANSLATION  ACCESS:       1403 HIT:         17 MISS:       1386
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 545.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1187642 HIT:    1092730 MISS:      94912
cpu0_DTLB LOAD         ACCESS:    1187642 HIT:    1092730 MISS:      94912
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.09 cycles
cpu0_ITLB TOTAL        ACCESS:     746824 HIT:     746816 MISS:          8
cpu0_ITLB LOAD         ACCESS:     746824 HIT:     746816 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 168.2 cycles
cpu0_L1D TOTAL        ACCESS:    1815005 HIT:    1706127 MISS:     108878
cpu0_L1D LOAD         ACCESS:    1224239 HIT:    1161357 MISS:      62882
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     546174 HIT:     523261 MISS:      22913
cpu0_L1D TRANSLATION  ACCESS:      44592 HIT:      21509 MISS:      23083
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 174.1 cycles
cpu0_L1I TOTAL        ACCESS:     972457 HIT:     972392 MISS:         65
cpu0_L1I LOAD         ACCESS:     972457 HIT:     972392 MISS:         65
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 243.8 cycles
cpu0_L2C TOTAL        ACCESS:      91247 HIT:      56933 MISS:      34314
cpu0_L2C LOAD         ACCESS:      53282 HIT:      27405 MISS:      25877
cpu0_L2C RFO          ACCESS:       7388 HIT:        399 MISS:       6989
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7523 HIT:       7478 MISS:         45
cpu0_L2C TRANSLATION  ACCESS:      23054 HIT:      21651 MISS:       1403
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 566.3 cycles
cpu0_STLB TOTAL        ACCESS:      69559 HIT:      45670 MISS:      23889
cpu0_STLB LOAD         ACCESS:      69559 HIT:      45670 MISS:      23889
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 71.84 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5578
  ROW_BUFFER_MISS:      28665
 AVG DBUS CONGESTED CYCLE: 3.867
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1348
  FULL:       2944
