Name (NA),Frequency (MHz) (NA),Port (Mandatory) 1p11/2p11/2p12/2p22,Number (NA),Width (NB) (Mandatory),Depth (NW) (Mandatory),Total (KB) (NA),SW (Bit Write) (Mandatory),Column Mux (Optional),Bank (Optional),Center Decoder (Optional),Redundancy (Mandatory),BIST Interface (Mandatory),Dual Rail (Mandatory),Power Gating (Mandatory),periphery_Vt (Optional),read_assist (Mandatory),write_assist (Mandatory),pvt_enable
u_dcache_w0_tram_ram,1200,1p11,,22,256,,0,,,,TRUE,FALSE,FALSE,FALSE,,FALSE,FALSE,{ 19 20 22 }
u_dcache_w1_tram_ram,1200,1p11,,22,256,,0,,,,TRUE,FALSE,FALSE,FALSE,,FALSE,FALSE,{ 19 20 22 }
u_dcache_dram_b0_ram,1200,1p11,,32,1024,,1,,,,TRUE,FALSE,FALSE,FALSE,,FALSE,FALSE,{ 19 20 22 }
u_dcache_dram_b1_ram,1200,1p11,,32,1024,,1,,,,TRUE,FALSE,FALSE,FALSE,,FALSE,FALSE,{ 19 20 22 }
u_dcache_dram_b2_ram,1200,1p11,,32,1024,,1,,,,TRUE,FALSE,FALSE,FALSE,,FALSE,FALSE,{ 19 20 22 }