const e=JSON.parse('{"key":"v-2b1e4757","path":"/en/activities/tape-out/","title":"Tape-out","lang":"en-US","frontmatter":{"title":"Tape-out","index":false},"headers":[],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":0.47,"words":142},"filePathRelative":"en/activities/tape-out/README.md","localizedDate":"August 8, 2024","excerpt":"<p>(Introducing the chips designed based on iEDA)</p>\\n<p><strong>Tape-out Plan in 2024</strong></p>\\n<img src=\\"/res/images/activities/tapeout/tapeout_4.png\\" alt=\\"6\\" style=\\"zoom:70%;\\" title=\\"The layout and board test results of the third chip design and tape-out supported by iEDA\\">\\n\\n<p>In April 2024, using the \\"YSYX\\" sixth phase or \\"Nanhu-G\\" design, a 28nm process, 5 million gate-level processor chip is expected to achieve a clock frequency of 400 MHz.</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
