#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 10 13:25:39 2020
# Process ID: 13676
# Current directory: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Half_Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3336 C:\Users\eastc\Desktop\CPE487\Cmod-A7-15T\Half_Adder\Half_Adder.xpr
# Log file: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Half_Adder/vivado.log
# Journal file: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Half_Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Half_Adder/Half_Adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1113.707 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1113.707 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7F9CA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2354.855 ; gain = 1241.148
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Half_Adder/Half_Adder.runs/impl_1/halfadder.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a15t_0] -mem_dev [lindex [get_cfgmem_parts {n25q32-3.3v-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Half_Adder/Half_Adder.runs/impl_1/halfadder.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
open_project C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Full_Adder/Full_Adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Nov 10 13:34:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Full_Adder/Full_Adder.runs/synth_1/runme.log
[Tue Nov 10 13:34:30 2020] Launched impl_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Full_Adder/Full_Adder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2491.781 ; gain = 37.465
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7F9CA
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Full_Adder/Full_Adder.runs/impl_1/fulladder.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Full_Adder/Full_Adder.runs/impl_1/fulladder.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7F9CA
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 14:17:05 2020...
