# Digital Logic Design Project

This project is done as a final assignment of the course Reti Logiche held in the fall semester A.Y. 2017/2018 at Politecnico di Milano.
Design documentation - see this [file](https://github.com/adrianomundo/matrixFPGA/blob/master/src/deliveries/10524163.pdf)

## Guidelines

Specifications about the problem to solve are available [here](https://github.com/adrianomundo/matrixFPGA/blob/master/src/docs/PF_RL_Specifica.pdf)

## Running the tests

You can find all the testing files in the testing directory. You need to use Vivado software suite to run them.
They have been created using a random generator and/or manually for board scenarios.


## Built With

* [Vivado Design Suite](https://www.xilinx.com/products/design-tools/vivado.html) - The software suite used, provided by Xilink
* [VHDL](https://www.ics.uci.edu/~jmoorkan/vhdlref/Synario%20VHDL%20Manual.pdf) - hardware description language

## Authors

* <a href="https://github.com/adrianomundo"> Adriano Mundo </a>
* <a href="https://github.com/dariomiceli3"> Dario Miceli </a>


## License

This project is licensed under the Apache 2.0 License - see the [LICENSE](https://github.com/adrianomundo/matrixFPGA/blob/master/LICENSE) file for details



