{"Source Block": ["oh/elink/dv/elink_e16_model.v@1976:1986@HdlIdDef", "   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1979:1989", "   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tmesh_fifo_read;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tsrcaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\twrite;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@1983:1993", "   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tmesh_fifo_read;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tsrcaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\twrite;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   // End of automatics\n\n   // #########\n   // # WIRES\n"], ["oh/elink/dv/elink_e16_model.v@1982:1992", "   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tmesh_fifo_read;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tsrcaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\twrite;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   // End of automatics\n\n   // #########\n"], ["oh/elink/dv/elink_e16_model.v@1977:1987", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tmesh_fifo_read;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@1978:1988", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire [14*LW-1:0]\tfifo_tran_out;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n   wire\t\t\tmesh_fifo_read;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tsrcaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@1974:1984", "   output [3:0]      mesh_ctrlmode_out;// ctrl mode to the mesh\n\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n"], ["oh/elink/dv/elink_e16_model.v@1975:1985", "\n   /*AUTOINPUT*/\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [3:0]\t\tctrlmode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [1:0]\t\tdatamode;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire [AW-1:0]\tdstaddr;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\temesh_tran_dis;\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n   wire\t\t\tfifo_empty;\t\t// From link_rxi_fifo of link_rxi_fifo.v\n"]], "Diff Content": {"Delete": [[1981, "   wire [DW-1:0]\tdata;\t\t\t// From link_rxi_mesh_launcher of link_rxi_mesh_launcher.v\n"]], "Add": []}}