From 951a29b37049c914d49692c8f407bec5b253afcd Mon Sep 17 00:00:00 2001
From: Dingxian Wen <shawn.wen@rock-chips.com>
Date: Tue, 2 Feb 2021 21:31:43 +0800
Subject: [PATCH] ARM: dts: rockchip: add rk3288-evb-rk628-hdmi2csi-avb.dts

Signed-off-by: Dingxian Wen <shawn.wen@rock-chips.com>
Change-Id: I2ed29407a36836d73c54b41a3d83a032224f6c17
---
 arch/arm/boot/dts/Makefile                    |   1 +
 .../dts/rk3288-evb-rk628-hdmi2csi-avb.dts     | 121 ++++++++++++++++++
 arch/arm/boot/dts/rk628.dtsi                  |  26 ++++
 3 files changed, 148 insertions(+)
 create mode 100644 arch/arm/boot/dts/rk3288-evb-rk628-hdmi2csi-avb.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index fae8abcae6f0..cae9fe1e198b 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -896,6 +896,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += \
 	rk3288-evb-act8846.dtb \
 	rk3288-evb-rk808.dtb \
 	rk3288-evb-android-rk808-edp-avb.dtb \
+	rk3288-evb-rk628-hdmi2csi-avb.dtb \
 	rk3288-evb-rk628-rgb2dsi-avb.dtb \
 	rk3288-evb-rk628-rgb2hdmi-avb.dtb \
 	rk3288-evb-rk628-rgb2lvds-avb.dtb \
diff --git a/arch/arm/boot/dts/rk3288-evb-rk628-hdmi2csi-avb.dts b/arch/arm/boot/dts/rk3288-evb-rk628-hdmi2csi-avb.dts
new file mode 100644
index 000000000000..80e66dd0697d
--- /dev/null
+++ b/arch/arm/boot/dts/rk3288-evb-rk628-hdmi2csi-avb.dts
@@ -0,0 +1,121 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+// Copyright (c) 2020 Fuzhou Rockchip Electronics Co., Ltd
+
+/dts-v1/;
+#include "rk3288-evb-rk628.dtsi"
+
+/ {
+	model = "Rockchip RK3288 EVB RK628 Board";
+	compatible = "rockchip,rk3288-evb-rk628", "rockchip,rk3288";
+
+	chosen {
+		bootargs = "rootwait earlycon=uart8250,mmio32,0xff690000 vmalloc=496M swiotlb=1 console=ttyFIQ0 androidboot.baseband=N/A androidboot.veritymode=enforcing androidboot.hardware=rk30board androidboot.console=ttyFIQ0 init=/init kpti=0 androidboot.selinux=permissive";
+	};
+
+	hdmiin-sound {
+		compatible = "rockchip,rockchip-rt5651-rk628-sound";
+		rockchip,cpu = <&i2s>;
+		rockchip,codec = <&rt5651>;
+		status = "okay";
+	};
+};
+
+&video_phy {
+	status = "okay";
+};
+
+&hdmi {
+	status = "okay";
+};
+
+&hdmi_in_vopb {
+	status = "disabled";
+};
+
+&hdmi_in_vopl {
+	status = "okay";
+};
+
+&route_hdmi {
+	connect = <&vopl_out_hdmi>;
+	status = "disabled";
+};
+
+&rk628 {
+	reg = <0x51>;
+	interrupt-parent = <&gpio7>;
+	interrupts = <11 IRQ_TYPE_LEVEL_HIGH>;
+	enable-gpios = <&gpio5 RK_PC3 GPIO_ACTIVE_HIGH>;
+	reset-gpios = <&gpio7 RK_PB4 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+&rk628_combrxphy {
+	status = "okay";
+};
+
+&rk628_combtxphy {
+	status = "okay";
+};
+
+&rk628_csi {
+	status = "okay";
+	plugin-det-gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>;
+	power-gpios = <&gpio0 17 GPIO_ACTIVE_HIGH>;
+	rockchip,camera-module-index = <0>;
+	rockchip,camera-module-facing = "back";
+	rockchip,camera-module-name = "RK628-CSI";
+	rockchip,camera-module-lens-name = "NC";
+
+	port {
+		hdmiin_out0: endpoint {
+			remote-endpoint = <&hdmi2mipi_in>;
+			data-lanes = <1 2 3 4>;
+		};
+	};
+};
+
+&mipi_phy_rx0 {
+	status = "okay";
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			hdmi2mipi_in: endpoint@1 {
+				reg = <1>;
+				remote-endpoint = <&hdmiin_out0>;
+				data-lanes = <1 2 3 4>;
+			};
+		};
+
+		port@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			dphy_rx_out: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&isp_mipi_in>;
+			};
+		};
+	};
+};
+
+&rkisp1 {
+	status = "okay";
+	port {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		isp_mipi_in: endpoint@0 {
+			reg = <0>;
+			remote-endpoint = <&dphy_rx_out>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/rk628.dtsi b/arch/arm/boot/dts/rk628.dtsi
index b2a2f9410cc0..5fc4a552b9ca 100644
--- a/arch/arm/boot/dts/rk628.dtsi
+++ b/arch/arm/boot/dts/rk628.dtsi
@@ -359,4 +359,30 @@
 		phys = <&rk628_combrxphy>;
 		status = "disabled";
 	};
+
+	rk628_csi: csi {
+		compatible = "rockchip,rk628-csi";
+		clocks = <&rk628_cru CGU_PCLK_HDMIRX>,
+			 <&rk628_cru CGU_CLK_IMODET>,
+			 <&rk628_cru CGU_CLK_HDMIRX_AUD>,
+			 <&rk628_cru CGU_CLK_HDMIRX_CEC>,
+			 <&rk628_cru CGU_SCLK_VOP>,
+			 <&rk628_cru CGU_CLK_RX_READ>,
+			 <&rk628_cru CGU_PCLK_CSI>;
+		clock-names = "hdmirx", "imodet", "hdmirx_aud", "hdmirx_cec",
+			      "vop", "rx_read", "csi0";
+		resets = <&rk628_cru RGU_HDMIRX>,
+			 <&rk628_cru RGU_HDMIRX_PON>,
+			 <&rk628_cru RGU_DECODER>,
+			 <&rk628_cru RGU_CLK_RX>,
+			 <&rk628_cru RGU_VOP>,
+			 <&rk628_cru RGU_CSI>;
+		reset-names = "hdmirx", "hdmirx_pon", "decoder", "clk_rx",
+			      "vop", "csi0";
+		phys = <&rk628_combrxphy>, <&rk628_combtxphy>;
+		phy-names = "combrxphy", "combtxphy";
+		pinctrl-names = "default";
+		pinctrl-0 = <&hpdm0_out_pins &ddcm0_rx_pins>;
+		status = "disabled";
+	};
 };
-- 
2.35.3

