Protel Design System Design Rule Check
PCB File : D:\vscod\LABSTEPS\ALTIUM\pcb_LAB_rev0.PcbDoc
Date     : 12/19/2024
Time     : 16:28:28

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_TOP In net GND On Top Layer
   Polygon named: sigGND_TOP In net sigGND On Top Layer
   Polygon named: GND_BOT In net GND On Bottom Layer
   Polygon named: sigGND_BOT In net sigGND On Bottom Layer

Processing Rule : Clearance Constraint (Gap=40mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=40mil) (InComponent('J2')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (GND_BOT) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (GND_TOP) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (sigGND_BOT) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (sigGND_TOP) on Top Layer 
Rule Violations :4

Processing Rule : Width Constraint (Min=25mil) (Max=50mil) (Preferred=30mil) (InNet('sigGND') OR InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=50mil) (Max=50mil) (Preferred=50mil) (InNetClass('Supply'))
Rule Violations :0

Processing Rule : Width Constraint (Min=25mil) (Max=50mil) (Preferred=30mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=30mil) (Max=50mil) (Preferred=30mil) (InNet('+3V3'))
Rule Violations :0

Processing Rule : Width Constraint (Min=50mil) (Max=50mil) (Preferred=50mil) (InNet('+5V'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,1300.008mil) on Top Overlay And Pad C21-1(1063.845mil,1201.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,1300.008mil) on Top Overlay And Pad C21-1(1063.845mil,1201.582mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,1300.008mil) on Top Overlay And Pad C21-2(1063.845mil,1398.432mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,1300.008mil) on Top Overlay And Pad C21-2(1063.845mil,1398.432mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,910.008mil) on Top Overlay And Pad C19-2(1063.845mil,1008.432mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1063.845mil,910.008mil) on Top Overlay And Pad C19-2(1063.845mil,1008.432mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2175mil,1875mil) on Top Overlay And Pad C29-1(2175.001mil,1776.573mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (2175mil,1875mil) on Top Overlay And Pad C29-1(2175.001mil,1776.573mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3958.583mil,5125mil) on Top Overlay And Pad SW1-1(3958.583mil,5077.953mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5411.922mil,4842.053mil) on Top Overlay And Pad IC5-9(5324.999mil,4865mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5554.38mil,4845.76mil) on Top Overlay And Pad IC5-8(5637.597mil,4865mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.839mil < 10mil) Between Arc (928.819mil,3782.963mil) on Top Overlay And Pad IC8-1(980mil,3782.963mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4407.654mil,1220.165mil) on Multi-Layer And Track (4257.654mil,1170.165mil)(4457.654mil,1170.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(4407.654mil,1220.165mil) on Multi-Layer And Track (4257.654mil,1270.165mil)(4457.654mil,1270.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C10-2(4407.654mil,1220.165mil) on Multi-Layer And Track (4457.654mil,1170.165mil)(4457.654mil,1270.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(4642.654mil,800.164mil) on Multi-Layer And Track (4592.654mil,750.164mil)(4592.654mil,950.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C11-1(4642.654mil,800.164mil) on Multi-Layer And Track (4592.654mil,750.164mil)(4692.654mil,750.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(4642.654mil,800.164mil) on Multi-Layer And Track (4692.654mil,750.164mil)(4692.654mil,950.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(4642.654mil,900.164mil) on Multi-Layer And Track (4592.654mil,750.164mil)(4592.654mil,950.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C11-2(4642.654mil,900.164mil) on Multi-Layer And Track (4592.654mil,950.164mil)(4692.654mil,950.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(4642.654mil,900.164mil) on Multi-Layer And Track (4692.654mil,750.164mil)(4692.654mil,950.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(4527.499mil,464.434mil) on Multi-Layer And Track (4377.499mil,414.434mil)(4577.499mil,414.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(4527.499mil,464.434mil) on Multi-Layer And Track (4377.499mil,514.434mil)(4577.499mil,514.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C12-2(4527.499mil,464.434mil) on Multi-Layer And Track (4577.499mil,414.434mil)(4577.499mil,514.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C13-2(2662.654mil,4080.729mil) on Multi-Layer And Track (2612.654mil,4030.729mil)(2612.654mil,4130.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(2662.654mil,4080.729mil) on Multi-Layer And Track (2612.654mil,4030.729mil)(2812.654mil,4030.729mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(2662.654mil,4080.729mil) on Multi-Layer And Track (2612.654mil,4130.73mil)(2812.654mil,4130.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(2600mil,3325mil) on Multi-Layer And Track (2450mil,3275mil)(2650mil,3275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(2600mil,3325mil) on Multi-Layer And Track (2450mil,3375mil)(2650mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C14-1(2600mil,3325mil) on Multi-Layer And Track (2650mil,3275mil)(2650mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(2265mil,3645mil) on Multi-Layer And Track (2215mil,3595mil)(2215mil,3795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C15-2(2265mil,3645mil) on Multi-Layer And Track (2215mil,3595mil)(2315mil,3595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C15-2(2265mil,3645mil) on Multi-Layer And Track (2315mil,3595mil)(2315mil,3795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(2467.899mil,4179.737mil) on Multi-Layer And Track (2417.899mil,4029.737mil)(2417.899mil,4229.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C16-2(2467.899mil,4179.737mil) on Multi-Layer And Track (2417.899mil,4229.737mil)(2517.899mil,4229.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-2(2467.899mil,4179.737mil) on Multi-Layer And Track (2517.899mil,4029.737mil)(2517.899mil,4229.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C2-1(4305mil,3840mil) on Multi-Layer And Track (4255mil,3790mil)(4255mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(4305mil,3840mil) on Multi-Layer And Track (4255mil,3790mil)(4455mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(4305mil,3840mil) on Multi-Layer And Track (4255mil,3890mil)(4455mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(4405mil,3840mil) on Multi-Layer And Track (4255mil,3790mil)(4455mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(4405mil,3840mil) on Multi-Layer And Track (4255mil,3890mil)(4455mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C2-2(4405mil,3840mil) on Multi-Layer And Track (4455mil,3790mil)(4455mil,3890mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(1365mil,2519.095mil) on Multi-Layer And Track (1315mil,2369.095mil)(1315mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C22-1(1365mil,2519.095mil) on Multi-Layer And Track (1315mil,2569.095mil)(1415mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C22-1(1365mil,2519.095mil) on Multi-Layer And Track (1415mil,2369.095mil)(1415mil,2569.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(1875.002mil,575mil) on Multi-Layer And Track (1825.002mil,425mil)(1825.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C24-1(1875.002mil,575mil) on Multi-Layer And Track (1825.002mil,625mil)(1925.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(1875.002mil,575mil) on Multi-Layer And Track (1925.002mil,425mil)(1925.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(1875.002mil,475mil) on Multi-Layer And Track (1825.002mil,425mil)(1825.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C24-2(1875.002mil,475mil) on Multi-Layer And Track (1825.002mil,425mil)(1925.002mil,425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(1875.002mil,475mil) on Multi-Layer And Track (1925.002mil,425mil)(1925.002mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(795mil,4087.551mil) on Multi-Layer And Track (745mil,4037.551mil)(745mil,4237.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C30-1(795mil,4087.551mil) on Multi-Layer And Track (745mil,4037.551mil)(845mil,4037.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(795mil,4087.551mil) on Multi-Layer And Track (845mil,4037.551mil)(845mil,4237.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-2(795mil,4187.551mil) on Multi-Layer And Track (745mil,4037.551mil)(745mil,4237.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-2(795mil,4187.551mil) on Multi-Layer And Track (845mil,4037.551mil)(845mil,4237.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(4640mil,3420mil) on Multi-Layer And Track (4590mil,3370mil)(4590mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C3-1(4640mil,3420mil) on Multi-Layer And Track (4590mil,3370mil)(4690mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(4640mil,3420mil) on Multi-Layer And Track (4690mil,3370mil)(4690mil,3570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C4-1(4424.845mil,3084.269mil) on Multi-Layer And Track (4374.845mil,3034.269mil)(4374.845mil,3134.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(4424.845mil,3084.269mil) on Multi-Layer And Track (4374.845mil,3034.269mil)(4574.845mil,3034.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(4424.845mil,3084.269mil) on Multi-Layer And Track (4374.845mil,3134.269mil)(4574.845mil,3134.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(4524.845mil,3084.269mil) on Multi-Layer And Track (4374.845mil,3034.269mil)(4574.845mil,3034.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-2(4524.845mil,3084.269mil) on Multi-Layer And Track (4374.845mil,3134.269mil)(4574.845mil,3134.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C4-2(4524.845mil,3084.269mil) on Multi-Layer And Track (4574.845mil,3034.269mil)(4574.845mil,3134.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C5-1(4137.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1714.271mil)(4087.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(4137.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1714.271mil)(4287.346mil,1714.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-1(4137.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1814.271mil)(4287.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(4237.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1714.271mil)(4287.346mil,1714.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C5-2(4237.346mil,1764.271mil) on Multi-Layer And Track (4087.346mil,1814.271mil)(4287.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C5-2(4237.346mil,1764.271mil) on Multi-Layer And Track (4287.346mil,1714.271mil)(4287.346mil,1814.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(4400mil,2520mil) on Multi-Layer And Track (4250mil,2470mil)(4450mil,2470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(4400mil,2520mil) on Multi-Layer And Track (4250mil,2570mil)(4450mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C6-2(4400mil,2520mil) on Multi-Layer And Track (4450mil,2470mil)(4450mil,2570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(4635mil,2100mil) on Multi-Layer And Track (4585mil,2050mil)(4585mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C7-1(4635mil,2100mil) on Multi-Layer And Track (4585mil,2050mil)(4685mil,2050mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(4635mil,2100mil) on Multi-Layer And Track (4685mil,2050mil)(4685mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(4635mil,2200mil) on Multi-Layer And Track (4585mil,2050mil)(4585mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C7-2(4635mil,2200mil) on Multi-Layer And Track (4585mil,2250mil)(4685mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(4635mil,2200mil) on Multi-Layer And Track (4685mil,2050mil)(4685mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C8-1(4419.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1714.27mil)(4369.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(4419.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1714.27mil)(4569.845mil,1714.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(4419.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1814.27mil)(4569.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(4519.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1714.27mil)(4569.845mil,1714.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-2(4519.845mil,1764.27mil) on Multi-Layer And Track (4369.845mil,1814.27mil)(4569.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad C8-2(4519.845mil,1764.27mil) on Multi-Layer And Track (4569.845mil,1714.27mil)(4569.845mil,1814.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(1135.001mil,569.999mil) on Multi-Layer And Track (979.883mil,514.881mil)(1190.119mil,514.881mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(1135.001mil,569.999mil) on Multi-Layer And Track (979.883mil,625.117mil)(1190.119mil,625.117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(5355mil,1700mil) on Multi-Layer And Track (5299.882mil,1644.882mil)(5299.882mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(5355mil,1700mil) on Multi-Layer And Track (5410.118mil,1644.882mil)(5410.118mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(5355mil,1800mil) on Multi-Layer And Track (5299.882mil,1644.882mil)(5299.882mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(5355mil,1800mil) on Multi-Layer And Track (5410.118mil,1644.882mil)(5410.118mil,1855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D19-2(900mil,3297.551mil) on Multi-Layer And Track (744.882mil,3242.433mil)(955.118mil,3242.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D19-2(900mil,3297.551mil) on Multi-Layer And Track (744.882mil,3352.669mil)(955.118mil,3352.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D20-2(1160mil,4770mil) on Multi-Layer And Track (1104.882mil,4714.882mil)(1315.118mil,4714.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D20-2(1160mil,4770mil) on Multi-Layer And Track (1104.882mil,4825.118mil)(1315.118mil,4825.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1054.999mil,2130mil) on Multi-Layer And Track (999.881mil,2074.882mil)(1210.117mil,2074.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(1054.999mil,2130mil) on Multi-Layer And Track (999.881mil,2185.118mil)(1210.117mil,2185.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(2805mil,1180mil) on Multi-Layer And Track (2749.882mil,1024.882mil)(2749.882mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(2805mil,1180mil) on Multi-Layer And Track (2860.118mil,1024.882mil)(2860.118mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(2805mil,1080mil) on Multi-Layer And Track (2749.882mil,1024.882mil)(2749.882mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(2805mil,1080mil) on Multi-Layer And Track (2860.118mil,1024.882mil)(2860.118mil,1235.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(2655mil,1980mil) on Multi-Layer And Track (2599.882mil,1824.882mil)(2599.882mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(2655mil,1980mil) on Multi-Layer And Track (2710.118mil,1824.882mil)(2710.118mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(2655mil,1880mil) on Multi-Layer And Track (2599.882mil,1824.882mil)(2599.882mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(2655mil,1880mil) on Multi-Layer And Track (2710.118mil,1824.882mil)(2710.118mil,2035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-6(4438.484mil,3413.044mil) on Multi-Layer And Track (4392.814mil,3260.287mil)(4392.814mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-7(4438.484mil,3513.044mil) on Multi-Layer And Track (4392.814mil,3260.287mil)(4392.814mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-8(4438.484mil,3613.044mil) on Multi-Layer And Track (4392.814mil,3260.287mil)(4392.814mil,3665.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-5(4433.484mil,1993.043mil) on Multi-Layer And Track (4387.814mil,1940.287mil)(4387.814mil,2345.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-2(4141.138mil,893.208mil) on Multi-Layer And Track (4186.808mil,640.452mil)(4186.808mil,1045.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-3(4141.138mil,793.208mil) on Multi-Layer And Track (4186.808mil,640.452mil)(4186.808mil,1045.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-4(4141.138mil,693.208mil) on Multi-Layer And Track (4186.808mil,640.452mil)(4186.808mil,1045.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-5(4441.138mil,693.208mil) on Multi-Layer And Track (4395.468mil,640.452mil)(4395.468mil,1045.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-7(4441.138mil,893.208mil) on Multi-Layer And Track (4395.468mil,640.452mil)(4395.468mil,1045.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-4(2766.516mil,3851.956mil) on Multi-Layer And Track (2720.846mil,3499.2mil)(2720.846mil,3904.713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-7(2466.516mil,3651.956mil) on Multi-Layer And Track (2512.186mil,3499.2mil)(2512.186mil,3904.713mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-10(5324.999mil,4765mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-11(5324.999mil,4665mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-12(5324.999mil,4565mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-13(5324.999mil,4465mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-14(5324.999mil,4365mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-3(5637.597mil,4365mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-4(5637.597mil,4465mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-5(5637.597mil,4565mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-6(5637.597mil,4665mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-7(5637.597mil,4765mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.189mil < 10mil) Between Pad IC5-8(5637.597mil,4865mil) on Multi-Layer And Track (5351.377mil,4902.598mil)(5611.219mil,4902.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-8(5637.597mil,4865mil) on Multi-Layer And Track (5634.761mil,4178.464mil)(5634.761mil,4845.76mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC5-9(5324.999mil,4865mil) on Multi-Layer And Track (5326.297mil,4125mil)(5326.297mil,4842.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.189mil < 10mil) Between Pad IC5-9(5324.999mil,4865mil) on Multi-Layer And Track (5351.377mil,4902.598mil)(5611.219mil,4902.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC8-1(980mil,3782.963mil) on Multi-Layer And Track (927.244mil,3828.633mil)(1332.756mil,3828.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC8-3(1180mil,3782.963mil) on Multi-Layer And Track (927.244mil,3828.633mil)(1332.756mil,3828.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(2041.554mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-10(1063.248mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-11(954.546mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-2(1932.854mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.884mil < 10mil) Between Pad J1-26(2315.57mil,5614.094mil) on Multi-Layer And Track (2432.5mil,5495.984mil)(2432.5mil,5988.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad J1-26(2315.57mil,5614.094mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad J1-27(463.13mil,5614.094mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-3(1824.152mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-5(1606.752mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-6(1498.05mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-7(1389.35mil,5558.188mil) on Multi-Layer And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-1(4544.704mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-11(3457.696mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-13(3240.296mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-2(4436.004mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad J2-26(4818.72mil,5624.704mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.884mil < 10mil) Between Pad J2-26(4818.72mil,5624.704mil) on Multi-Layer And Track (4935.65mil,5506.594mil)(4935.65mil,5998.72mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad J2-27(2966.28mil,5624.704mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-3(4327.302mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-4(4218.602mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-5(4109.902mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-6(4001.2mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-7(3892.5mil,5568.798mil) on Multi-Layer And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad P1-1(6185mil,1235mil) on Multi-Layer And Track (6135.002mil,1285mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(6185mil,1235mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-10(6285mil,835mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-11(6185mil,735mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad P1-2(6285mil,1235mil) on Multi-Layer And Track (6135.002mil,1285mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-2(6285mil,1235mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-4(6285mil,1135mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-5(6185mil,1035mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-6(6285mil,1035mil) on Multi-Layer And Track (6335.002mil,485mil)(6335.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-7(6185mil,935mil) on Multi-Layer And Track (6135.002mil,485mil)(6135.002mil,1285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-1(6180mil,3050mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad P2-1(6180mil,3050mil) on Multi-Layer And Track (6130.002mil,3100mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-10(6280mil,2650mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-11(6180mil,2550mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-12(6280mil,2550mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-13(6180mil,2450mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.485mil < 10mil) Between Pad P2-2(6280mil,3050mil) on Multi-Layer And Track (6130.002mil,3100mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.485mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-2(6280mil,3050mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-3(6180.002mil,2950mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-4(6280mil,2950mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-5(6180mil,2850mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-6(6280mil,2850mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-7(6180mil,2750mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-8(6280mil,2750mil) on Multi-Layer And Track (6330.002mil,2300mil)(6330.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-9(6180mil,2650mil) on Multi-Layer And Track (6130.002mil,2300mil)(6130.002mil,3100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3922.346mil,2243.477mil)(3922.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3922.346mil,2443.477mil)(3982.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3952.346mil,2443.477mil)(3952.346mil,2452.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R10-1(3952.346mil,2493.477mil) on Multi-Layer And Track (3982.346mil,2243.477mil)(3982.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R10-2(3952.346mil,2193.477mil) on Multi-Layer And Track (3922.346mil,2243.477mil)(3922.346mil,2443.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(3952.346mil,2193.477mil) on Multi-Layer And Track (3922.346mil,2243.477mil)(3952.346mil,2243.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4676mil,2385mil)(4685mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2355mil)(4685mil,2385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2355mil)(4885mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2385mil)(4685mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R11-2(4635mil,2385mil) on Multi-Layer And Track (4685mil,2415mil)(4885mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.119mil < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Text "R12" (3653.889mil,2851.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3690mil,2540mil)(3690mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3690mil,2740mil)(3750mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3720mil,2740mil)(3720mil,2749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R12-1(3720mil,2790mil) on Multi-Layer And Track (3750mil,2540mil)(3750mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3690mil,2540mil)(3690mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3690mil,2540mil)(3720mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3720mil,2531mil)(3720mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3720mil,2540mil)(3750mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R12-2(3720mil,2490mil) on Multi-Layer And Track (3750mil,2540mil)(3750mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3578.912mil,1983.477mil)(3587.912mil,1983.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,1953.477mil)(3587.912mil,1983.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,1953.477mil)(3787.912mil,1953.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,1983.477mil)(3587.912mil,2013.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R13-2(3537.912mil,1983.477mil) on Multi-Layer And Track (3587.912mil,2013.477mil)(3787.912mil,2013.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(4119.846mil,1605mil) on Multi-Layer And Track (4160.846mil,1605mil)(4169.846mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(4119.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1575mil)(4169.846mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R14-1(4119.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1575mil)(4369.846mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R14-1(4119.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1635mil)(4369.846mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R14-2(4419.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1575mil)(4369.846mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R14-2(4419.846mil,1605mil) on Multi-Layer And Track (4169.846mil,1635mil)(4369.846mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(4419.846mil,1605mil) on Multi-Layer And Track (4369.846mil,1575mil)(4369.846mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(4419.846mil,1605mil) on Multi-Layer And Track (4369.846mil,1605mil)(4369.846mil,1635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(4419.846mil,1605mil) on Multi-Layer And Track (4369.846mil,1605mil)(4378.846mil,1605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(3555mil,825mil) on Multi-Layer And Track (3596mil,825mil)(3605mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(3555mil,825mil) on Multi-Layer And Track (3605mil,795mil)(3605mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R18-1(3555mil,825mil) on Multi-Layer And Track (3605mil,795mil)(3805mil,795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R18-1(3555mil,825mil) on Multi-Layer And Track (3605mil,855mil)(3805mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R18-2(3855mil,825mil) on Multi-Layer And Track (3605mil,795mil)(3805mil,795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R18-2(3855mil,825mil) on Multi-Layer And Track (3605mil,855mil)(3805mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(3855mil,825mil) on Multi-Layer And Track (3805mil,795mil)(3805mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(3855mil,825mil) on Multi-Layer And Track (3805mil,825mil)(3805mil,855mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(3855mil,825mil) on Multi-Layer And Track (3805mil,825mil)(3814mil,825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.119mil < 10mil) Between Pad R20-1(3855mil,1500mil) on Multi-Layer And Text "R20" (3778.892mil,1561.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.119mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R20-1(3855mil,1500mil) on Multi-Layer And Track (3825mil,1250mil)(3825mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(3855mil,1500mil) on Multi-Layer And Track (3825mil,1450mil)(3885mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(3855mil,1500mil) on Multi-Layer And Track (3855mil,1450mil)(3855mil,1459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R20-1(3855mil,1500mil) on Multi-Layer And Track (3885mil,1250mil)(3885mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R20-2(3855mil,1200mil) on Multi-Layer And Track (3825mil,1250mil)(3825mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3855mil,1200mil) on Multi-Layer And Track (3825mil,1250mil)(3855mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3855mil,1200mil) on Multi-Layer And Track (3855mil,1241mil)(3855mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(3855mil,1200mil) on Multi-Layer And Track (3855mil,1250mil)(3885mil,1250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R20-2(3855mil,1200mil) on Multi-Layer And Track (3885mil,1250mil)(3885mil,1450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R21-2(3855mil,1005mil) on Multi-Layer And Track (3605mil,1035mil)(3805mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R21-2(3855mil,1005mil) on Multi-Layer And Track (3605mil,975mil)(3805mil,975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(3855mil,1005mil) on Multi-Layer And Track (3805mil,1005mil)(3805mil,1035mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(3855mil,1005mil) on Multi-Layer And Track (3805mil,1005mil)(3814mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(3855mil,1005mil) on Multi-Layer And Track (3805mil,975mil)(3805mil,1005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4168.5mil,305.164mil)(4177.5mil,305.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,275.164mil)(4177.5mil,335.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,275.164mil)(4377.5mil,275.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R22-1(4127.5mil,305.164mil) on Multi-Layer And Track (4177.5mil,335.164mil)(4377.5mil,335.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4683.654mil,590.164mil)(4692.654mil,590.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,560.164mil)(4692.654mil,590.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,560.164mil)(4892.654mil,560.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,590.164mil)(4692.654mil,620.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R23-2(4642.654mil,590.164mil) on Multi-Layer And Track (4692.654mil,620.164mil)(4892.654mil,620.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R25-1(2107.901mil,4173.477mil) on Multi-Layer And Track (2077.901mil,3923.477mil)(2077.901mil,4123.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2107.901mil,4173.477mil) on Multi-Layer And Track (2077.901mil,4123.477mil)(2137.901mil,4123.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(2107.901mil,4173.477mil) on Multi-Layer And Track (2107.901mil,4123.477mil)(2107.901mil,4132.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R25-1(2107.901mil,4173.477mil) on Multi-Layer And Track (2137.901mil,3923.477mil)(2137.901mil,4123.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R26-1(2070mil,4875mil) on Multi-Layer And Track (2040mil,4625mil)(2040mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(2070mil,4875mil) on Multi-Layer And Track (2040mil,4825mil)(2100mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(2070mil,4875mil) on Multi-Layer And Track (2070mil,4825mil)(2070mil,4834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R26-1(2070mil,4875mil) on Multi-Layer And Track (2100mil,4625mil)(2100mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.12mil < 10mil) Between Pad R26-2(2070mil,4575mil) on Multi-Layer And Text "R26" (2135.485mil,4513.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R26-2(2070mil,4575mil) on Multi-Layer And Track (2040mil,4625mil)(2040mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(2070mil,4575mil) on Multi-Layer And Track (2040mil,4625mil)(2070mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(2070mil,4575mil) on Multi-Layer And Track (2070mil,4616mil)(2070mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(2070mil,4575mil) on Multi-Layer And Track (2070mil,4625mil)(2100mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R26-2(2070mil,4575mil) on Multi-Layer And Track (2100mil,4625mil)(2100mil,4825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2917.901mil,4094.737mil)(2917.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2917.901mil,4294.737mil)(2977.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2947.901mil,4294.737mil)(2947.901mil,4303.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R27-1(2947.901mil,4344.737mil) on Multi-Layer And Track (2977.901mil,4094.737mil)(2977.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2917.901mil,4094.737mil)(2917.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2917.901mil,4094.737mil)(2947.901mil,4094.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2947.901mil,4085.737mil)(2947.901mil,4094.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2947.901mil,4094.737mil)(2977.901mil,4094.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R27-2(2947.901mil,4044.737mil) on Multi-Layer And Track (2977.901mil,4094.737mil)(2977.901mil,4294.737mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2925.001mil,3394.999mil)(2925.001mil,3594.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2925.001mil,3394.999mil)(2955.001mil,3394.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2955.001mil,3385.999mil)(2955.001mil,3394.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2955.001mil,3394.999mil)(2985.001mil,3394.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R28-2(2955.001mil,3344.999mil) on Multi-Layer And Track (2985.001mil,3394.999mil)(2985.001mil,3594.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R31-1(4170mil,4815mil) on Multi-Layer And Track (4140mil,4565mil)(4140mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(4170mil,4815mil) on Multi-Layer And Track (4140mil,4765mil)(4200mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(4170mil,4815mil) on Multi-Layer And Track (4170mil,4765mil)(4170mil,4774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R31-1(4170mil,4815mil) on Multi-Layer And Track (4200mil,4565mil)(4200mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R31-2(4170mil,4515mil) on Multi-Layer And Track (4140mil,4565mil)(4140mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(4170mil,4515mil) on Multi-Layer And Track (4140mil,4565mil)(4170mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(4170mil,4515mil) on Multi-Layer And Track (4170mil,4556mil)(4170mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(4170mil,4515mil) on Multi-Layer And Track (4170mil,4565mil)(4200mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R31-2(4170mil,4515mil) on Multi-Layer And Track (4200mil,4565mil)(4200mil,4765mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(4640mil,3705mil) on Multi-Layer And Track (4681mil,3705mil)(4690mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(4640mil,3705mil) on Multi-Layer And Track (4690mil,3675mil)(4690mil,3705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R3-2(4640mil,3705mil) on Multi-Layer And Track (4690mil,3675mil)(4890mil,3675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(4640mil,3705mil) on Multi-Layer And Track (4690mil,3705mil)(4690mil,3735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R3-2(4640mil,3705mil) on Multi-Layer And Track (4690mil,3735mil)(4890mil,3735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R33-1(6105mil,4260mil) on Multi-Layer And Track (5855mil,4230mil)(6055mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R33-1(6105mil,4260mil) on Multi-Layer And Track (5855mil,4290mil)(6055mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(6105mil,4260mil) on Multi-Layer And Track (6055mil,4230mil)(6055mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(6105mil,4260mil) on Multi-Layer And Track (6055mil,4260mil)(6064mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(5805mil,4260mil) on Multi-Layer And Track (5846mil,4260mil)(5855mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(5805mil,4260mil) on Multi-Layer And Track (5855mil,4230mil)(5855mil,4260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R33-2(5805mil,4260mil) on Multi-Layer And Track (5855mil,4230mil)(6055mil,4230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(5805mil,4260mil) on Multi-Layer And Track (5855mil,4260mil)(5855mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R33-2(5805mil,4260mil) on Multi-Layer And Track (5855mil,4290mil)(6055mil,4290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (5970mil,4715mil)(5970mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (5970mil,4715mil)(6000mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (6000mil,4706mil)(6000mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (6000mil,4715mil)(6030mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R34-2(6000mil,4665mil) on Multi-Layer And Track (6030mil,4715mil)(6030mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4586mil,4305mil)(4595mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4595mil,4275mil)(4595mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4595mil,4275mil)(4795mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R35-1(4545mil,4305mil) on Multi-Layer And Track (4595mil,4335mil)(4795mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4595mil,4275mil)(4795mil,4275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4595mil,4335mil)(4795mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4795mil,4275mil)(4795mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4795mil,4305mil)(4795mil,4335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(4845mil,4305mil) on Multi-Layer And Track (4795mil,4305mil)(4804mil,4305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(4545mil,4500mil) on Multi-Layer And Track (4586mil,4500mil)(4595mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(4545mil,4500mil) on Multi-Layer And Track (4595mil,4470mil)(4595mil,4530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R36-1(4545mil,4500mil) on Multi-Layer And Track (4595mil,4470mil)(4795mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R36-1(4545mil,4500mil) on Multi-Layer And Track (4595mil,4530mil)(4795mil,4530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R36-2(4845mil,4500mil) on Multi-Layer And Track (4595mil,4470mil)(4795mil,4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R36-2(4845mil,4500mil) on Multi-Layer And Track (4595mil,4530mil)(4795mil,4530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(4845mil,4500mil) on Multi-Layer And Track (4795mil,4470mil)(4795mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(4845mil,4500mil) on Multi-Layer And Track (4795mil,4500mil)(4795mil,4530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(4845mil,4500mil) on Multi-Layer And Track (4795mil,4500mil)(4804mil,4500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R38-1(5805.001mil,4965mil) on Multi-Layer And Track (5775.001mil,4715mil)(5775.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(5805.001mil,4965mil) on Multi-Layer And Track (5775.001mil,4915mil)(5835.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(5805.001mil,4965mil) on Multi-Layer And Track (5805.001mil,4915mil)(5805.001mil,4924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R38-1(5805.001mil,4965mil) on Multi-Layer And Track (5835.001mil,4715mil)(5835.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R38-2(5805.001mil,4665mil) on Multi-Layer And Track (5775.001mil,4715mil)(5775.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(5805.001mil,4665mil) on Multi-Layer And Track (5775.001mil,4715mil)(5805.001mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(5805.001mil,4665mil) on Multi-Layer And Track (5805.001mil,4706mil)(5805.001mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(5805.001mil,4665mil) on Multi-Layer And Track (5805.001mil,4715mil)(5835.001mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R38-2(5805.001mil,4665mil) on Multi-Layer And Track (5835.001mil,4715mil)(5835.001mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.874mil < 10mil) Between Pad R4-1(3717.346mil,4110mil) on Multi-Layer And Text "R4" (3701.219mil,4171.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R4-1(3717.346mil,4110mil) on Multi-Layer And Track (3687.346mil,3860mil)(3687.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(3717.346mil,4110mil) on Multi-Layer And Track (3687.346mil,4060mil)(3747.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(3717.346mil,4110mil) on Multi-Layer And Track (3717.346mil,4060mil)(3717.346mil,4069mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R4-1(3717.346mil,4110mil) on Multi-Layer And Track (3747.346mil,3860mil)(3747.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6165mil,4715mil)(6165mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6165mil,4915mil)(6225mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6195mil,4915mil)(6195mil,4924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R41-1(6195mil,4965mil) on Multi-Layer And Track (6225mil,4715mil)(6225mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6165mil,4715mil)(6165mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6165mil,4715mil)(6195mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6195mil,4706mil)(6195mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6195mil,4715mil)(6225mil,4715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R41-2(6195mil,4665mil) on Multi-Layer And Track (6225mil,4715mil)(6225mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R4-2(3717.346mil,3810mil) on Multi-Layer And Track (3687.346mil,3860mil)(3687.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3717.346mil,3810mil) on Multi-Layer And Track (3687.346mil,3860mil)(3717.346mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3717.346mil,3810mil) on Multi-Layer And Track (3717.346mil,3851mil)(3717.346mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3717.346mil,3810mil) on Multi-Layer And Track (3717.346mil,3860mil)(3747.346mil,3860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R4-2(3717.346mil,3810mil) on Multi-Layer And Track (3747.346mil,3860mil)(3747.346mil,4060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.912mil < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Text "R34" (5995.026mil,5040.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5100.002mil)(5895.251mil,5100.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5160.002mil)(5895.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5895.251mil,5100.002mil)(5895.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-1(5945.251mil,5130.002mil) on Multi-Layer And Track (5895.251mil,5130.002mil)(5904.251mil,5130.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5686.251mil,5130.002mil)(5695.251mil,5130.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5100.002mil)(5695.251mil,5130.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5100.002mil)(5895.251mil,5100.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5130.002mil)(5695.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R42-2(5645.251mil,5130.002mil) on Multi-Layer And Track (5695.251mil,5160.002mil)(5895.251mil,5160.002mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5144.999mil,4820.001mil)(5144.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5144.999mil,5020.001mil)(5204.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5174.999mil,5020.001mil)(5174.999mil,5029.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R43-1(5174.999mil,5070.001mil) on Multi-Layer And Track (5204.999mil,4820.001mil)(5204.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5144.999mil,4820.001mil)(5144.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5144.999mil,4820.001mil)(5174.999mil,4820.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5174.999mil,4811.001mil)(5174.999mil,4820.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5174.999mil,4820.001mil)(5204.999mil,4820.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R43-2(5174.999mil,4770.001mil) on Multi-Layer And Track (5204.999mil,4820.001mil)(5204.999mil,5020.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5294.999mil,5120.001mil)(5294.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5294.999mil,5320.001mil)(5354.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5324.999mil,5320.001mil)(5324.999mil,5329.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R44-1(5324.999mil,5370.001mil) on Multi-Layer And Track (5354.999mil,5120.001mil)(5354.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5294.999mil,5120.001mil)(5294.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5294.999mil,5120.001mil)(5324.999mil,5120.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5324.999mil,5111.001mil)(5324.999mil,5120.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5324.999mil,5120.001mil)(5354.999mil,5120.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R44-2(5324.999mil,5070.001mil) on Multi-Layer And Track (5354.999mil,5120.001mil)(5354.999mil,5320.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2369.999mil,1805.001mil)(2369.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2369.999mil,1805.001mil)(2429.999mil,1805.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2399.999mil,1796.001mil)(2399.999mil,1805.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R49-1(2399.999mil,1755.001mil) on Multi-Layer And Track (2429.999mil,1805.001mil)(2429.999mil,2005.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R5-1(3842.912mil,3303.477mil) on Multi-Layer And Track (3592.912mil,3273.477mil)(3792.912mil,3273.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R5-1(3842.912mil,3303.477mil) on Multi-Layer And Track (3592.912mil,3333.477mil)(3792.912mil,3333.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3842.912mil,3303.477mil) on Multi-Layer And Track (3792.912mil,3273.477mil)(3792.912mil,3333.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3842.912mil,3303.477mil) on Multi-Layer And Track (3792.912mil,3303.477mil)(3801.912mil,3303.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R51-2(2792.501mil,2420.761mil) on Multi-Layer And Track (2542.501mil,2390.761mil)(2742.501mil,2390.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R51-2(2792.501mil,2420.761mil) on Multi-Layer And Track (2542.501mil,2450.761mil)(2742.501mil,2450.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-2(2792.501mil,2420.761mil) on Multi-Layer And Track (2742.501mil,2390.761mil)(2742.501mil,2420.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-2(2792.501mil,2420.761mil) on Multi-Layer And Track (2742.501mil,2420.761mil)(2742.501mil,2450.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-2(2792.501mil,2420.761mil) on Multi-Layer And Track (2742.501mil,2420.761mil)(2751.501mil,2420.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R52-1(2492.501mil,2210.761mil) on Multi-Layer And Track (2533.501mil,2210.761mil)(2542.501mil,2210.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R52-1(2492.501mil,2210.761mil) on Multi-Layer And Track (2542.501mil,2180.761mil)(2542.501mil,2240.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R52-1(2492.501mil,2210.761mil) on Multi-Layer And Track (2542.501mil,2180.761mil)(2742.501mil,2180.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R52-1(2492.501mil,2210.761mil) on Multi-Layer And Track (2542.501mil,2240.761mil)(2742.501mil,2240.761mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2775.001mil,619.999mil)(2775.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2775.001mil,819.999mil)(2835.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2805.001mil,819.999mil)(2805.001mil,828.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R53-1(2805.001mil,869.999mil) on Multi-Layer And Track (2835.001mil,619.999mil)(2835.001mil,819.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2381.001mil,1080.001mil)(2390.001mil,1080.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1050.001mil)(2390.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1050.001mil)(2590.001mil,1050.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R54-1(2340.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1110.001mil)(2590.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1050.001mil)(2590.001mil,1050.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2390.001mil,1110.001mil)(2590.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2590.001mil,1050.001mil)(2590.001mil,1080.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2590.001mil,1080.001mil)(2590.001mil,1110.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-2(2640.001mil,1080.001mil) on Multi-Layer And Track (2590.001mil,1080.001mil)(2599.001mil,1080.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R56-1(5895mil,1860mil) on Multi-Layer And Track (5865mil,1610mil)(5865mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R56-1(5895mil,1860mil) on Multi-Layer And Track (5865mil,1810mil)(5925mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R56-1(5895mil,1860mil) on Multi-Layer And Track (5895mil,1810mil)(5895mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R56-1(5895mil,1860mil) on Multi-Layer And Track (5925mil,1610mil)(5925mil,1810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5595mil,1595mil)(5595mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5595mil,1595mil)(5625mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5625mil,1586mil)(5625mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5625mil,1595mil)(5655mil,1595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R57-2(5625mil,1545mil) on Multi-Layer And Track (5655mil,1595mil)(5655mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-2(975mil,4322.963mil) on Multi-Layer And Track (1016mil,4322.963mil)(1025mil,4322.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-2(975mil,4322.963mil) on Multi-Layer And Track (1025mil,4292.963mil)(1025mil,4322.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R59-2(975mil,4322.963mil) on Multi-Layer And Track (1025mil,4292.963mil)(1225mil,4292.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-2(975mil,4322.963mil) on Multi-Layer And Track (1025mil,4322.963mil)(1025mil,4352.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R59-2(975mil,4322.963mil) on Multi-Layer And Track (1025mil,4352.963mil)(1225mil,4352.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R60-1(795mil,3552.551mil) on Multi-Layer And Track (765mil,3602.551mil)(765mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-1(795mil,3552.551mil) on Multi-Layer And Track (765mil,3602.551mil)(825mil,3602.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-1(795mil,3552.551mil) on Multi-Layer And Track (795mil,3593.551mil)(795mil,3602.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (765mil,3602.551mil)(765mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (765mil,3802.551mil)(795mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (795mil,3802.551mil)(795mil,3811.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (795mil,3802.551mil)(825mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R60-2(795mil,3852.551mil) on Multi-Layer And Track (825mil,3602.551mil)(825mil,3802.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R61-1(1275mil,4535mil) on Multi-Layer And Track (1025mil,4505mil)(1225mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R61-1(1275mil,4535mil) on Multi-Layer And Track (1025mil,4565mil)(1225mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-1(1275mil,4535mil) on Multi-Layer And Track (1225mil,4505mil)(1225mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-1(1275mil,4535mil) on Multi-Layer And Track (1225mil,4535mil)(1234mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-2(975mil,4535mil) on Multi-Layer And Track (1016mil,4535mil)(1025mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-2(975mil,4535mil) on Multi-Layer And Track (1025mil,4505mil)(1025mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R61-2(975mil,4535mil) on Multi-Layer And Track (1025mil,4505mil)(1225mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-2(975mil,4535mil) on Multi-Layer And Track (1025mil,4535mil)(1025mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R61-2(975mil,4535mil) on Multi-Layer And Track (1025mil,4565mil)(1225mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R6-2(4424.846mil,2925mil) on Multi-Layer And Track (4174.846mil,2895mil)(4374.846mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R6-2(4424.846mil,2925mil) on Multi-Layer And Track (4174.846mil,2955mil)(4374.846mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(4424.846mil,2925mil) on Multi-Layer And Track (4374.846mil,2895mil)(4374.846mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(4424.846mil,2925mil) on Multi-Layer And Track (4374.846mil,2925mil)(4374.846mil,2955mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(4424.846mil,2925mil) on Multi-Layer And Track (4374.846mil,2925mil)(4383.846mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R63-1(1380mil,3597.551mil) on Multi-Layer And Track (1130mil,3567.551mil)(1330mil,3567.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R63-1(1380mil,3597.551mil) on Multi-Layer And Track (1130mil,3627.551mil)(1330mil,3627.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R63-1(1380mil,3597.551mil) on Multi-Layer And Track (1330mil,3567.551mil)(1330mil,3627.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R63-1(1380mil,3597.551mil) on Multi-Layer And Track (1330mil,3597.551mil)(1339mil,3597.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R7-1(4940mil,3210mil) on Multi-Layer And Track (4690mil,3180mil)(4890mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R7-1(4940mil,3210mil) on Multi-Layer And Track (4690mil,3240mil)(4890mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(4940mil,3210mil) on Multi-Layer And Track (4890mil,3180mil)(4890mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(4940mil,3210mil) on Multi-Layer And Track (4890mil,3210mil)(4899mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4681mil,3210mil)(4690mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3180mil)(4690mil,3210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3180mil)(4890mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3210mil)(4690mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R7-2(4640mil,3210mil) on Multi-Layer And Track (4690mil,3240mil)(4890mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.078mil < 10mil) Between Pad R9-2(3540mil,2490mil) on Multi-Layer And Track (3510mil,2540mil)(3510mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3540mil,2490mil) on Multi-Layer And Track (3510mil,2540mil)(3540mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3540mil,2490mil) on Multi-Layer And Track (3540mil,2531mil)(3540mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3540mil,2490mil) on Multi-Layer And Track (3540mil,2540mil)(3570mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.077mil < 10mil) Between Pad R9-2(3540mil,2490mil) on Multi-Layer And Track (3570mil,2540mil)(3570mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.077mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(5920mil,4050mil) on Multi-Layer And Track (5939.566mil,4014.566mil)(5939.566mil,4085.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(5920mil,4050mil) on Multi-Layer And Track (5939.566mil,4014.566mil)(6110.434mil,4014.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(5920mil,4050mil) on Multi-Layer And Track (5939.566mil,4085.434mil)(6110.434mil,4085.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(6105mil,4050mil) on Multi-Layer And Track (5939.566mil,4014.566mil)(6110.434mil,4014.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(6105mil,4050mil) on Multi-Layer And Track (5939.566mil,4085.434mil)(6110.434mil,4085.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(6105mil,4050mil) on Multi-Layer And Track (6110.434mil,4014.566mil)(6110.434mil,4085.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.807mil < 10mil) Between Pad SW1-1(3958.583mil,5077.953mil) on Multi-Layer And Track (3824.724mil,5067.913mil)(3915.276mil,5067.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.807mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-1(3958.583mil,5077.953mil) on Multi-Layer And Track (3987.913mil,4859.449mil)(3987.913mil,5036.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.785mil < 10mil) Between Pad SW1-2(3958.583mil,4822.047mil) on Multi-Layer And Track (3824.724mil,4831.89mil)(3915.276mil,4831.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-2(3958.583mil,4822.047mil) on Multi-Layer And Track (3987.913mil,4859.449mil)(3987.913mil,5036.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-3(3781.417mil,5077.953mil) on Multi-Layer And Track (3752.087mil,4859.449mil)(3752.087mil,5040.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.785mil < 10mil) Between Pad SW1-3(3781.417mil,5077.953mil) on Multi-Layer And Track (3824.724mil,5067.913mil)(3915.276mil,5067.913mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.785mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad SW1-4(3781.417mil,4822.047mil) on Multi-Layer And Track (3752.087mil,4859.449mil)(3752.087mil,5040.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.785mil < 10mil) Between Pad SW1-4(3781.417mil,4822.047mil) on Multi-Layer And Track (3824.724mil,4831.89mil)(3915.276mil,4831.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.785mil]
Rule Violations :477

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "1" (2051.398mil,5418.228mil) on Top Overlay And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "1" (4554.547mil,5428.838mil) on Top Overlay And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "13" (3284.587mil,5428.838mil) on Top Overlay And Track (2845.098mil,5506.594mil)(4935.65mil,5506.594mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "13" (781.437mil,5418.228mil) on Top Overlay And Track (341.948mil,5495.984mil)(2432.5mil,5495.984mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "14" (2031.496mil,5792.243mil) on Top Overlay And Track (341.948mil,5870mil)(2432.5mil,5870mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "14" (4534.646mil,5802.853mil) on Top Overlay And Track (2845.098mil,5880.61mil)(4935.65mil,5880.61mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "15" (6160mil,2290.001mil) on Top Overlay And Track (6130.002mil,2300mil)(6330.002mil,2300mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "15" (6165mil,475.001mil) on Top Overlay And Track (6135.002mil,485mil)(6335.002mil,485mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "16" (6260mil,2290.001mil) on Top Overlay And Track (6130.002mil,2300mil)(6330.002mil,2300mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "16" (6265mil,475.001mil) on Top Overlay And Track (6135.002mil,485mil)(6335.002mil,485mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.678mil < 10mil) Between Text "2" (6260mil,3150.001mil) on Top Overlay And Track (6130.002mil,3100mil)(6330.002mil,3100mil) on Top Overlay Silk Text to Silk Clearance [2.678mil]
   Violation between Silk To Silk Clearance Constraint: (2.678mil < 10mil) Between Text "2" (6265mil,1335.001mil) on Top Overlay And Track (6135.002mil,1285mil)(6335.002mil,1285mil) on Top Overlay Silk Text to Silk Clearance [2.678mil]
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "25" (3343.858mil,5802.853mil) on Top Overlay And Track (2845.098mil,5880.61mil)(4935.65mil,5880.61mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (5.768mil < 10mil) Between Text "25" (840.708mil,5792.243mil) on Top Overlay And Track (341.948mil,5870mil)(2432.5mil,5870mil) on Top Overlay Silk Text to Silk Clearance [5.768mil]
   Violation between Silk To Silk Clearance Constraint: (9.22mil < 10mil) Between Text "C14" (2450mil,3415mil) on Top Overlay And Track (2512.186mil,3499.2mil)(2591.516mil,3499.2mil) on Top Overlay Silk Text to Silk Clearance [9.22mil]
   Violation between Silk To Silk Clearance Constraint: (5.028mil < 10mil) Between Text "C24" (1645.026mil,545.01mil) on Top Overlay And Track (1825.002mil,425mil)(1825.002mil,625mil) on Top Overlay Silk Text to Silk Clearance [5.028mil]
   Violation between Silk To Silk Clearance Constraint: (9.757mil < 10mil) Between Text "IC4" (2423mil,3945mil) on Top Overlay And Track (2417.899mil,4029.737mil)(2517.899mil,4029.737mil) on Top Overlay Silk Text to Silk Clearance [9.757mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R53" (2775mil,954mil) on Top Overlay And Track (2749.882mil,1024.882mil)(2860.118mil,1024.882mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R53" (2775mil,954mil) on Top Overlay And Track (2860.118mil,1024.882mil)(2860.118mil,1235.118mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :19

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room CurrentW_Signal (Bounding Region = (3562.654mil, 650.164mil, 5250mil, 2010mil) (InComponentClass('CurrentW_Signal'))
Rule Violations :0

Processing Rule : Room Texas_PWM (Bounding Region = (6135mil, 2610mil, 6675mil, 3990mil) (InComponentClass('Texas_PWM'))
Rule Violations :0

Processing Rule : Room CurrentU_Signal (Bounding Region = (3560mil, 3270mil, 5247.346mil, 4635mil) (InComponentClass('CurrentU_Signal'))
Rule Violations :0

Processing Rule : Room Guasch_Control (Bounding Region = (2715mil, 4860mil, 5400mil, 6735mil) (InComponentClass('Guasch_Control'))
Rule Violations :0

Processing Rule : Room Texas_ADC (Bounding Region = (5393.288mil, 615mil, 6720mil, 3795mil) (InComponentClass('Texas_ADC'))
Rule Violations :0

Processing Rule : Room VDC_Indicator (Bounding Region = (707.019mil, 3527.963mil, 1729.517mil, 5475mil) (InComponentClass('VDC_Indicator'))
Rule Violations :0

Processing Rule : Room Voltage_Signal (Bounding Region = (2115mil, 3645.164mil, 3457.899mil, 5385mil) (InComponentClass('Voltage_Signal'))
Rule Violations :0

Processing Rule : Room CurrentV_Signal (Bounding Region = (3555mil, 1950mil, 5242.346mil, 3321.583mil) (InComponentClass('CurrentV_Signal'))
Rule Violations :0

Processing Rule : Room PWM_Driver (Bounding Region = (4521.298mil, 4065mil, 6725mil, 5895mil) (InComponentClass('PWM_Driver'))
Rule Violations :0

Processing Rule : Room Guasch_Sensor (Bounding Region = (353.78mil, 5694.922mil, 2828.78mil, 6724.922mil) (InComponentClass('Guasch_Sensor'))
Rule Violations :0

Processing Rule : Room Power_Supply (Bounding Region = (340.001mil, 615mil, 3265.001mil, 3525mil) (InComponentClass('Power_Supply'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01