/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Feb  3 03:58:19 2017
 *                 Full Compile MD5 Checksum  a1c6c8febe8655e5f88617a38e9f3696
 *                     (minus title and desc)
 *                 MD5 Checksum               918b80f3bbb6ba9c70cb6227fdd48d46
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_CH0_H__
#define BCHP_XPT_MEMDMA_MCPB_CH0_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB_CH0 - MCPB Channel 0 Configuration
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR   0x02261000 /* [RW][64] MCPB Channel x Descriptor control information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_CURR_DESC_ADDR 0x02261008 /* [RW][64] MCPB Channel x Current Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR 0x02261010 /* [RW][64] MCPB Channel x Next Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_BASE_ADDR 0x02261018 /* [RW][64] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_END_ADDR 0x02261020 /* [RW][64] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR 0x02261028 /* [RW][64] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_WR_ADDR 0x02261030 /* [RW][64] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL   0x02261038 /* [RW][32] MCPB Channel x Data control information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0    0x02261040 /* [RW][32] MCPB Channel x Status information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_1    0x02261048 /* [RW][32] MCPB Channel x CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2    0x02261050 /* [RW][32] MCPB Channel x Manual mode status */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0 0x02261058 /* [RW][32] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1 0x02261060 /* [RW][32] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR 0x02261068 /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR 0x02261070 /* [RW][64] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_NEXT_TIMESTAMP 0x02261078 /* [RW][32] MCPB Channel x Descriptor Slot 0 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA 0x02261080 /* [RW][32] MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0 0x02261088 /* [RW][32] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1 0x02261090 /* [RW][32] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR 0x02261098 /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR 0x022610a0 /* [RW][64] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_NEXT_TIMESTAMP 0x022610a8 /* [RW][32] MCPB Channel x Descriptor Slot 1 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA 0x022610b0 /* [RW][32] MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR 0x022610b8 /* [RW][64] MCPB Channel x Retransmission Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR 0x022610c0 /* [RW][64] MCPB Channel x Retransmission Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR 0x022610c8 /* [RW][64] MCPB Channel x Current Retransmission Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR 0x022610d0 /* [RW][64] MCPB Channel x Retransmission Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR 0x022610d8 /* [RW][64] MCPB Channel x Retransmission Current Data Address for SP */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL 0x022610e0 /* [RW][32] MCPB Channel x Retransmission Data Request controls */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PKT_LEN      0x022610e8 /* [RW][32] MCPB Channel x Packet length control */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL  0x022610f0 /* [RW][32] MCPB Channel x Parser control */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL1 0x022610f8 /* [RW][32] MCPB Channel x Parser control 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG    0x02261100 /* [RW][32] MCPB Channel x TS Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG 0x02261108 /* [RW][32] MCPB Channel x PES and ES Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_SYNC_COUNTER 0x02261110 /* [RW][32] MCPB Channel x PES Sync counter */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG   0x02261118 /* [RW][32] MCPB Channel x ASF Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0  0x02261120 /* [RW][32] MCPB Channel x Stream Processor State Register 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1  0x02261128 /* [RW][32] MCPB Channel x Stream Processor State Register 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2  0x02261130 /* [RW][32] MCPB Channel x Stream Processor State Register 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3  0x02261138 /* [RW][32] MCPB Channel x Stream Processor State Register 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4  0x02261140 /* [RW][32] MCPB Channel x Stream Processor State Register 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_5  0x02261148 /* [RW][32] MCPB Channel x Stream Processor State Register 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_6  0x02261150 /* [RW][32] MCPB Channel x Stream Processor State Register 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_7  0x02261158 /* [RW][32] MCPB Channel x Stream Processor State Register 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8  0x02261160 /* [RW][32] MCPB Channel x Stream Processor State Register 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9  0x02261168 /* [RW][32] MCPB Channel x Stream Processor State Register 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10 0x02261170 /* [RW][32] MCPB Channel x Stream Processor State Register 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_11 0x02261178 /* [RW][32] MCPB Channel x Stream Processor State Register 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_12 0x02261180 /* [RW][32] MCPB Channel x Stream Processor State Register 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_13 0x02261188 /* [RW][32] MCPB Channel x Stream Processor State Register 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL  0x02261190 /* [RW][32] MCPB Channel x Burst buffer control */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CRC   0x02261194 /* [RW][32] MCPB Channel x Current CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_BUFF_DEPTH_MONITOR_COMMIT 0x02261198 /* [RW][32] MCPB Channel x Data buffer depth monitor commit register */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_BUFF_DEPTH_MONITOR 0x0226119c /* [RW][32] MCPB Channel x Data buffer depth monitor */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1 0x022611a0 /* [RW][32] MCPB Channel x Burst buffer 0 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2 0x022611a4 /* [RW][32] MCPB Channel x Burst buffer 0 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1 0x022611a8 /* [RW][32] MCPB Channel x Burst buffer 1 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2 0x022611ac /* [RW][32] MCPB Channel x Burst buffer 1 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1 0x022611b0 /* [RW][32] MCPB Channel x Burst buffer 2 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2 0x022611b4 /* [RW][32] MCPB Channel x Burst buffer 2 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_BLOCKOUT_CTRL 0x022611b8 /* [RW][32] MCPB Channel x Blockout control information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_NEXT_BO_MON 0x022611bc /* [RW][32] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL 0x022611c0 /* [RW][32] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_TS_MBOX 0x022611c4 /* [RW][32] MCPB Channel x reference difference value and next Timestamp information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_EARLY 0x022611c8 /* [RW][32] MCPB Channel x TS error bound early information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_LATE 0x022611cc /* [RW][32] MCPB Channel x TS error bound late information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_NEXT_GPC_MON 0x022611d0 /* [RW][32] MCPB Channel x next Global Pacing Counter and Timestamp monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN 0x022611d4 /* [RW][32] MCPB Channel x reference difference value sign information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL 0x022611d8 /* [RW][32] MCPB Channel x PES pacing control information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS 0x022611dc /* [RW][32] MCPB Channel x Slot 0 and Slot 1 information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT0_REG1 0x022611e0 /* [RW][32] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT0_REG2 0x022611e4 /* [RW][32] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT1_REG1 0x022611e8 /* [RW][32] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT1_REG2 0x022611ec /* [RW][32] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA 0x022611f0 /* [RW][32] MCPB Channel x last TS delta value */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP 0x022611f4 /* [RW][32] MCPB Channel x last NEXT TS value */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS     0x022611f8 /* [RW][32] MCPB Channel x DCPM status information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR  0x02261200 /* [RW][64] MCPB Channel x DCPM descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR 0x02261208 /* [RW][64] MCPB Channel x DCPM descriptor done interrupt address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL 0x02261210 /* [RW][32] MCPB Channel x Pause after group of packets control information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER 0x02261218 /* [RW][32] MCPB Channel x Pause after group of packets local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_LOCAL_PACKET_COUNTER 0x02261220 /* [RW][32] MCPB Channel x local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA1_DATA_ADDR 0x02261228 /* [RW][64] MCPB Channel x DCPM PA1 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA2_DATA_ADDR 0x02261230 /* [RW][64] MCPB Channel x DCPM PA2 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR  0x02261238 /* [RW][64] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_CURR_DESC_ADDR 0x02261240 /* [RW][64] MCPB Channel x DCPM current descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR 0x02261248 /* [RW][64] MCPB Channel x DCPM retransmission data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS 0x02261250 /* [RW][32] MCPB Channel x DCPM slot status information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0 0x02261258 /* [RW][64] MCPB Channel x DCPM completed slot 0 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0 0x02261260 /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0 0x02261268 /* [RW][64] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1 0x02261270 /* [RW][64] MCPB Channel x DCPM completed slot 1 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1 0x02261278 /* [RW][64] MCPB Channel x DCPM completed slot 1 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1 0x02261280 /* [RW][64] MCPB Channel x DCPM completed slot 1 retransmission data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_BASE_POINTER 0x02261288 /* [RW][32] MCPB Channel x On chip descriptor fifo Base pointer information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_END_POINTER 0x0226128c /* [RW][32] MCPB Channel x On chip descriptor fifo Base pointer information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_RD_POINTER 0x02261290 /* [RW][32] MCPB Channel x On chip descriptor fifo Read pointer information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_WR_POINTER 0x02261294 /* [RW][32] MCPB Channel x On chip descriptor fifo Write pointer information */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3 0x02261298 /* [RW][32] BTP0 control registers */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4 0x0226129c /* [RW][32] BTP0 control registers for slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5 0x022612a0 /* [RW][32] BTP0 control registers for slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL6 0x022612a4 /* [RW][32] BTP0 insertion interval value for slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL7 0x022612a8 /* [RW][32] BTP0 insertion interval value for slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3 0x022612ac /* [RW][32] BTP1 control registers */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4 0x022612b0 /* [RW][32] BTP1 control registers for slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5 0x022612b4 /* [RW][32] BTP1 control registers for slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL6 0x022612b8 /* [RW][32] BTP1 insertion interval value for slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL7 0x022612bc /* [RW][32] BTP1 insertion interval value for slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3 0x022612c0 /* [RW][32] BTP2 control registers */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4 0x022612c4 /* [RW][32] BTP2 control registers for slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5 0x022612c8 /* [RW][32] BTP2 control registers for slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL6 0x022612cc /* [RW][32] BTP2 insertion interval value for slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL7 0x022612d0 /* [RW][32] BTP2 insertion interval value for slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_STATUS1 0x022612d4 /* [RW][32] Current value of byte/packet counter for BTP0 slot 0/1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_STATUS1 0x022612d8 /* [RW][32] Current value of byte/packet counter for BTP1 slot 0/1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_STATUS1 0x022612dc /* [RW][32] Current value of byte/packet counter for BTP2 slot 0/1 */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_MAX_SEQUENCE_NUMBER 0x022612e0 /* [RW][32] Max sequence number for TCPIP depth calculations */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_CURR_SEQUENCE_NUMBER 0x022612e4 /* [RW][32] Max sequence number for TCPIP depth calculations */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_WINDOW_THRESHOLD 0x022612e8 /* [RW][32] Threshold value for TCPIP windowing check */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_ACH_CTRL   0x022612ec /* [RW][32] Control signals in ACH for queue management */

/***************************************************************************
 *DMA_DESC_ADDR - MCPB Channel x Descriptor control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_reserved0_MASK      BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_reserved0_SHIFT     40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_ADDR :: FIRST_DESC_ADDRESS [39:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_FIRST_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_FIRST_DESC_ADDRESS_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_ADDR :: reserved_for_eco1 [03:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000000c)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_reserved_for_eco1_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_ADDR :: LLD_TYPE [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_LLD_TYPE_MASK       BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_ADDR_LLD_TYPE_SHIFT      0

/***************************************************************************
 *DMA_CURR_DESC_ADDR - MCPB Channel x Current Descriptor address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_CURR_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_CURR_DESC_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_CURR_DESC_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_CURR_DESC_ADDR :: CURR_DESC_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_CURR_DESC_ADDR_CURR_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_CURR_DESC_ADDR_CURR_DESC_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_NEXT_DESC_ADDR - MCPB Channel x Next Descriptor address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_NEXT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_NEXT_DESC_ADDR :: NEXT_DESC_ADDRESS [39:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR_NEXT_DESC_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR_NEXT_DESC_ADDRESS_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_NEXT_DESC_ADDR :: reserved_for_eco1 [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR_reserved_for_eco1_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_NEXT_DESC_ADDR_reserved_for_eco1_SHIFT 0

/***************************************************************************
 *DMA_BUFF_BASE_ADDR - MCPB Channel x Data Buffer Base address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_BASE_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_BASE_ADDR :: BUFF_BASE_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_BASE_ADDR_BUFF_BASE_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_BASE_ADDR_BUFF_BASE_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_BUFF_END_ADDR - MCPB Channel x Data Buffer End address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_END_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_END_ADDR_reserved0_MASK  BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_END_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_END_ADDR :: BUFF_END_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_END_ADDR_BUFF_END_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_END_ADDR_BUFF_END_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_BUFF_CURR_RD_ADDR - MCPB Channel x Current Data Buffer Read address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_CURR_RD_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_CURR_RD_ADDR :: BUFF_CURR_RD_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR_BUFF_CURR_RD_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_CURR_RD_ADDR_BUFF_CURR_RD_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_BUFF_WR_ADDR - MCPB Channel x Data Buffer Write address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_WR_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_WR_ADDR_reserved0_MASK   BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_WR_ADDR_reserved0_SHIFT  40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BUFF_WR_ADDR :: BUFF_WRITE_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_WR_ADDR_BUFF_WRITE_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BUFF_WR_ADDR_BUFF_WRITE_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_DATA_CTRL - MCPB Channel x Data control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DATA_CTRL :: reserved0 [31:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_reserved0_MASK      0xfffe0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_reserved0_SHIFT     17

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DATA_CTRL :: DIS_M_WORD_ALIGNMENT [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_DIS_M_WORD_ALIGNMENT_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_DIS_M_WORD_ALIGNMENT_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DATA_CTRL :: RUN_VERSION [15:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_RUN_VERSION_MASK    0x0000f800
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_RUN_VERSION_SHIFT   11

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DATA_CTRL :: ENDIAN_CONTROL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_ENDIAN_CONTROL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_ENDIAN_CONTROL_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DATA_CTRL :: DRAM_REQ_SIZE [09:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_DRAM_REQ_SIZE_MASK  0x000003ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_CTRL_DRAM_REQ_SIZE_SHIFT 0

/***************************************************************************
 *DMA_STATUS_0 - MCPB Channel x Status information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: DESC_SLOT_NUM_TO_USE [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_SLOT_NUM_TO_USE_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_SLOT_NUM_TO_USE_SHIFT 31

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: SEND_0B_BAND_ID_CHANGE_TRANS [30:30] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SEND_0B_BAND_ID_CHANGE_TRANS_MASK 0x40000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SEND_0B_BAND_ID_CHANGE_TRANS_SHIFT 30

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: SEND_0B_CONTROL_TRANS [29:29] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SEND_0B_CONTROL_TRANS_MASK 0x20000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SEND_0B_CONTROL_TRANS_SHIFT 29

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: SEND_RESET_PARSER_ON_1ST_NON_0_TRAN [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SEND_RESET_PARSER_ON_1ST_NON_0_TRAN_MASK 0x10000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SEND_RESET_PARSER_ON_1ST_NON_0_TRAN_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: FIRST_DESC_RD_AFTER_RUN_ASSERT [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_FIRST_DESC_RD_AFTER_RUN_ASSERT_MASK 0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_FIRST_DESC_RD_AFTER_RUN_ASSERT_SHIFT 27

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: ZERO_BYTE_DESC [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_ZERO_BYTE_DESC_MASK  0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_ZERO_BYTE_DESC_SHIFT 26

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: LAST_DESC_IND [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_LAST_DESC_IND_MASK   0x02000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_LAST_DESC_IND_SHIFT  25

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: HOST_DATA_INS_EN [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_HOST_DATA_INS_EN_MASK 0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_HOST_DATA_INS_EN_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: FORCE_RESYNC [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_FORCE_RESYNC_MASK    0x00800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_FORCE_RESYNC_SHIFT   23

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: PUSH_PREV_PARTIAL_PACKET [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PUSH_PREV_PARTIAL_PACKET_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PUSH_PREV_PARTIAL_PACKET_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: PUSH_PARTIAL_PACKET [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PUSH_PARTIAL_PACKET_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PUSH_PARTIAL_PACKET_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: DESC_BAND_ID [20:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_BAND_ID_MASK    0x001fe000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_BAND_ID_SHIFT   13

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: DESC_BAND_ID_EN [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_BAND_ID_EN_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_BAND_ID_EN_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: DESC_PARSER_SEL [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_PARSER_SEL_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DESC_PARSER_SEL_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: DATA_UNIT_SIZE [10:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DATA_UNIT_SIZE_MASK  0x00000600
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_DATA_UNIT_SIZE_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: CRC_LOAD [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_CRC_LOAD_MASK        0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_CRC_LOAD_SHIFT       8

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: CRC_COMPARE [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_CRC_COMPARE_MASK     0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_CRC_COMPARE_SHIFT    7

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: CRC_COMPUTE [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_CRC_COMPUTE_MASK     0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_CRC_COMPUTE_SHIFT    6

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: HOST_INS_DATA_AS_RAW_DATA [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: SCRAM_END [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SCRAM_END_MASK       0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_SCRAM_END_SHIFT      4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: NEXT_TIMESTAMP_VALID [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_NEXT_TIMESTAMP_VALID_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_NEXT_TIMESTAMP_VALID_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: PKT2PKT_TIMESTAMP_DELTA_VALID [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PKT2PKT_TIMESTAMP_DELTA_VALID_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PKT2PKT_TIMESTAMP_DELTA_VALID_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: PAUSE_AT_DESC_READ [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PAUSE_AT_DESC_READ_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PAUSE_AT_DESC_READ_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_0 :: PAUSE_AT_DESC_END [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PAUSE_AT_DESC_END_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_0_PAUSE_AT_DESC_END_SHIFT 0

/***************************************************************************
 *DMA_STATUS_1 - MCPB Channel x CRC value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_1 :: CRC_IN [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_1_CRC_IN_MASK          0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_1_CRC_IN_SHIFT         0

/***************************************************************************
 *DMA_STATUS_2 - MCPB Channel x Manual mode status
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_2 :: reserved0 [31:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_reserved0_MASK       0xfffffff0
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_reserved0_SHIFT      4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_2 :: EOF [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_EOF_MASK             0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_EOF_SHIFT            3

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_2 :: SP_COMMAND_FROM_DESC_TYPE [02:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_SP_COMMAND_FROM_DESC_TYPE_MASK 0x00000006
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_SP_COMMAND_FROM_DESC_TYPE_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DMA_STATUS_2 :: SP_COMMAND_FROM_DESC_EN [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_SP_COMMAND_FROM_DESC_EN_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_STATUS_2_SP_COMMAND_FROM_DESC_EN_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT0_STATUS_0 - MCPB channel x Descriptor Slot 0 status information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: HOST_INS_DATA_AS_RAW_DATA_IS_FIRST_XACT [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_IS_FIRST_XACT_MASK 0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_IS_FIRST_XACT_SHIFT 27

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: HOST_INS_DATA_AS_RAW_DATA [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_MASK 0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_SHIFT 26

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: RAW_DATA_IS_HEADER [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_RAW_DATA_IS_HEADER_MASK 0x02000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_RAW_DATA_IS_HEADER_SHIFT 25

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: SOF [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SOF_MASK  0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SOF_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: EOF [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_EOF_MASK  0x00800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_EOF_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: PA1_EN [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PA1_EN_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PA1_EN_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: PA2_EN [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PA2_EN_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PA2_EN_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: DATA_ABSORBED_BY_SEC [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_DATA_ABSORBED_BY_SEC_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_DATA_ABSORBED_BY_SEC_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: EOS [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_EOS_MASK  0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_EOS_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: INTR_EN [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_INTR_EN_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_INTR_EN_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: PAUSE_AT_DESCRIPTOR_READ [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PAUSE_AT_DESCRIPTOR_READ_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PAUSE_AT_DESCRIPTOR_READ_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: PAUSE_AT_DESCRIPTOR_END [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PAUSE_AT_DESCRIPTOR_END_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PAUSE_AT_DESCRIPTOR_END_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: DESC_ID [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_DESC_ID_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_DESC_ID_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: RANDOM_ACCESS_IND [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_RANDOM_ACCESS_IND_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_RANDOM_ACCESS_IND_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: RUN_VERSION [10:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_RUN_VERSION_MASK 0x000007c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_RUN_VERSION_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: HOST_INS_DATA_AS_BTP_PKT [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_HOST_INS_DATA_AS_BTP_PKT_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_HOST_INS_DATA_AS_BTP_PKT_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: SCRAM_START [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SCRAM_START_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SCRAM_START_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: SCRAM_END [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SCRAM_END_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SCRAM_END_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: SCRAM_INIT [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SCRAM_INIT_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_SCRAM_INIT_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: NEXT_TIMESTAMP_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_NEXT_TIMESTAMP_VALID_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_NEXT_TIMESTAMP_VALID_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_0 :: PKT2PKT_TIMESTAMP_DELTA_VALID [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PKT2PKT_TIMESTAMP_DELTA_VALID_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_0_PKT2PKT_TIMESTAMP_DELTA_VALID_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT0_STATUS_1 - MCPB channel x Descriptor Slot 0 status information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_1 :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_reserved0_MASK 0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_reserved0_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_1 :: DESC_BAND_ID_EN [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_DESC_BAND_ID_EN_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_DESC_BAND_ID_EN_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_1 :: DESC_PARSER_SEL [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_DESC_PARSER_SEL_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_DESC_PARSER_SEL_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_1 :: DESC_BAND_ID [20:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_DESC_BAND_ID_MASK 0x001fe000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_DESC_BAND_ID_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_1 :: PID_CHANNEL_VALID [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_PID_CHANNEL_VALID_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_PID_CHANNEL_VALID_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_STATUS_1 :: PID_CHANNEL [11:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_PID_CHANNEL_MASK 0x00000fff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_STATUS_1_PID_CHANNEL_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT0_CURR_DESC_ADDR - MCPB Channel x  Descriptor Slot 0 Current Descriptor Address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_CURR_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_CURR_DESC_ADDR :: CUR_DESC_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR_CUR_DESC_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DESC_ADDR_CUR_DESC_ADDR_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT0_CURR_DATA_ADDR - MCPB Channel x  Descriptor Slot 0 Current Data Address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_CURR_DATA_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_CURR_DATA_ADDR :: CUR_DATA_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR_CUR_DATA_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_CURR_DATA_ADDR_CUR_DATA_ADDR_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT0_NEXT_TIMESTAMP - MCPB Channel x Descriptor Slot 0 Next Packet Timestamp
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_NEXT_TIMESTAMP :: NEXT_TIMESTAMP [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_NEXT_TIMESTAMP_NEXT_TIMESTAMP_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_NEXT_TIMESTAMP_NEXT_TIMESTAMP_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA - MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA :: PKT2PKT_TIMESTAMP_DELTA [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA_PKT2PKT_TIMESTAMP_DELTA_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA_PKT2PKT_TIMESTAMP_DELTA_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT1_STATUS_0 - MCPB channel x Descriptor Slot 1 status information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: HOST_INS_DATA_AS_RAW_DATA_IS_FIRST_XACT [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_IS_FIRST_XACT_MASK 0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_IS_FIRST_XACT_SHIFT 27

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: HOST_INS_DATA_AS_RAW_DATA [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_MASK 0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_HOST_INS_DATA_AS_RAW_DATA_SHIFT 26

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: RAW_DATA_IS_HEADER [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_RAW_DATA_IS_HEADER_MASK 0x02000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_RAW_DATA_IS_HEADER_SHIFT 25

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: SOF [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SOF_MASK  0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SOF_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: EOF [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_EOF_MASK  0x00800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_EOF_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: PA1_EN [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PA1_EN_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PA1_EN_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: PA2_EN [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PA2_EN_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PA2_EN_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: DATA_ABSORBED_BY_SEC [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_DATA_ABSORBED_BY_SEC_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_DATA_ABSORBED_BY_SEC_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: EOS [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_EOS_MASK  0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_EOS_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: INTR_EN [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_INTR_EN_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_INTR_EN_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: PAUSE_AT_DESCRIPTOR_READ [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PAUSE_AT_DESCRIPTOR_READ_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PAUSE_AT_DESCRIPTOR_READ_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: PAUSE_AT_DESCRIPTOR_END [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PAUSE_AT_DESCRIPTOR_END_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PAUSE_AT_DESCRIPTOR_END_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: DESC_ID [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_DESC_ID_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_DESC_ID_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: RANDOM_ACCESS_IND [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_RANDOM_ACCESS_IND_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_RANDOM_ACCESS_IND_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: RUN_VERSION [10:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_RUN_VERSION_MASK 0x000007c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_RUN_VERSION_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: HOST_INS_DATA_AS_BTP_PKT [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_HOST_INS_DATA_AS_BTP_PKT_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_HOST_INS_DATA_AS_BTP_PKT_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: SCRAM_START [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SCRAM_START_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SCRAM_START_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: SCRAM_END [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SCRAM_END_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SCRAM_END_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: SCRAM_INIT [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SCRAM_INIT_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_SCRAM_INIT_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: NEXT_TIMESTAMP_VALID [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_NEXT_TIMESTAMP_VALID_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_NEXT_TIMESTAMP_VALID_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_0 :: PKT2PKT_TIMESTAMP_DELTA_VALID [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PKT2PKT_TIMESTAMP_DELTA_VALID_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_0_PKT2PKT_TIMESTAMP_DELTA_VALID_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT1_STATUS_1 - MCPB channel x Descriptor Slot 1 status information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_1 :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_reserved0_MASK 0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_reserved0_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_1 :: DESC_BAND_ID_EN [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_DESC_BAND_ID_EN_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_DESC_BAND_ID_EN_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_1 :: DESC_PARSER_SEL [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_DESC_PARSER_SEL_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_DESC_PARSER_SEL_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_1 :: DESC_BAND_ID [20:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_DESC_BAND_ID_MASK 0x001fe000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_DESC_BAND_ID_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_1 :: PID_CHANNEL_VALID [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_PID_CHANNEL_VALID_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_PID_CHANNEL_VALID_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_STATUS_1 :: PID_CHANNEL [11:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_PID_CHANNEL_MASK 0x00000fff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_STATUS_1_PID_CHANNEL_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT1_CURR_DESC_ADDR - MCPB Channel x  Descriptor Slot 1 Current Descriptor Address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_CURR_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_CURR_DESC_ADDR :: CUR_DESC_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR_CUR_DESC_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DESC_ADDR_CUR_DESC_ADDR_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT1_CURR_DATA_ADDR - MCPB Channel x  Descriptor Slot 1 Current Data Address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_CURR_DATA_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_CURR_DATA_ADDR :: CUR_DATA_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR_CUR_DATA_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_CURR_DATA_ADDR_CUR_DATA_ADDR_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT1_NEXT_TIMESTAMP - MCPB Channel x Descriptor Slot 1 Next Packet Timestamp
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_NEXT_TIMESTAMP :: NEXT_TIMESTAMP [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_NEXT_TIMESTAMP_NEXT_TIMESTAMP_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_NEXT_TIMESTAMP_NEXT_TIMESTAMP_SHIFT 0

/***************************************************************************
 *DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA - MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA :: PKT2PKT_TIMESTAMP_DELTA [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA_PKT2PKT_TIMESTAMP_DELTA_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA_PKT2PKT_TIMESTAMP_DELTA_SHIFT 0

/***************************************************************************
 *DMA_RETRANS_BUFF_BASE_ADDR - MCPB Channel x Retransmission Data Buffer Base address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_BASE_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_BASE_ADDR :: BUFF_BASE_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR_BUFF_BASE_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_BASE_ADDR_BUFF_BASE_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_RETRANS_BUFF_END_ADDR - MCPB Channel x Retransmission Data Buffer End address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_END_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_END_ADDR :: BUFF_END_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR_BUFF_END_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_END_ADDR_BUFF_END_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_RETRANS_BUFF_CURR_RD_ADDR - MCPB Channel x Current Retransmission Data Buffer Read address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_CURR_RD_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_CURR_RD_ADDR :: BUFF_CURR_RD_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR_BUFF_CURR_RD_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_CURR_RD_ADDR_BUFF_CURR_RD_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_RETRANS_BUFF_WR_ADDR - MCPB Channel x Retransmission Data Buffer Write address
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_WR_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_WR_ADDR :: BUFF_WRITE_ADDRESS [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR_BUFF_WRITE_ADDRESS_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_WR_ADDR_BUFF_WRITE_ADDRESS_SHIFT 0

/***************************************************************************
 *DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR - MCPB Channel x Retransmission Current Data Address for SP
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR :: CUR_DATA_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR_CUR_DATA_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_BUFF_SP_CURR_DATA_ADDR_CUR_DATA_ADDR_SHIFT 0

/***************************************************************************
 *DMA_RETRANS_DATA_CTRL - MCPB Channel x Retransmission Data Request controls
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_DATA_CTRL :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_reserved0_MASK 0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_reserved0_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_DATA_CTRL :: ENDIAN_CONTROL [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_ENDIAN_CONTROL_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_ENDIAN_CONTROL_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_DATA_CTRL :: RETRANS_ETH_PKT_SIZE [21:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_RETRANS_ETH_PKT_SIZE_MASK 0x003ffc00
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_RETRANS_ETH_PKT_SIZE_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: DMA_RETRANS_DATA_CTRL :: RETRANS_DRAM_REQ_SIZE [09:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_RETRANS_DRAM_REQ_SIZE_MASK 0x000003ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_RETRANS_DATA_CTRL_RETRANS_DRAM_REQ_SIZE_SHIFT 0

/***************************************************************************
 *SP_PKT_LEN - MCPB Channel x Packet length control
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_PKT_LEN :: PACKET_LENGTH [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PKT_LEN_PACKET_LENGTH_MASK     0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PKT_LEN_PACKET_LENGTH_SHIFT    0

/***************************************************************************
 *SP_PARSER_CTRL - MCPB Channel x Parser control
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: reserved0 [31:29] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_reserved0_MASK     0xe0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_reserved0_SHIFT    29

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: TAG_AS_BTP_FOR_ACK [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_TAG_AS_BTP_FOR_ACK_MASK 0x10000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_TAG_AS_BTP_FOR_ACK_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: LOOPBACK_PIPE_EN [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_LOOPBACK_PIPE_EN_MASK 0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_LOOPBACK_PIPE_EN_SHIFT 27

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: MEMDMA_PIPE_EN [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_MEMDMA_PIPE_EN_MASK 0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_MEMDMA_PIPE_EN_SHIFT 26

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: STANDALONE_BLOCK_MODE_MEM_DMA_GR_SEL [25:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_STANDALONE_BLOCK_MODE_MEM_DMA_GR_SEL_MASK 0x03000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_STANDALONE_BLOCK_MODE_MEM_DMA_GR_SEL_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: STANDALONE_BLOCK_MODE_EN [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_STANDALONE_BLOCK_MODE_EN_MASK 0x00800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_STANDALONE_BLOCK_MODE_EN_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: SCRAM_START_END_FOR_EVERY_PACKET [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_SCRAM_START_END_FOR_EVERY_PACKET_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_SCRAM_START_END_FOR_EVERY_PACKET_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: reserved_for_eco1 [21:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_reserved_for_eco1_MASK 0x003c0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_reserved_for_eco1_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: PUSI_SET_DIS [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PUSI_SET_DIS_MASK  0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PUSI_SET_DIS_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: reserved_for_eco2 [16:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_reserved_for_eco2_MASK 0x0001ffe0
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_reserved_for_eco2_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: PARSER_ALL_PASS_CTRL [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PARSER_ALL_PASS_CTRL_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PARSER_ALL_PASS_CTRL_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: PARSER_STREAM_TYPE [03:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PARSER_STREAM_TYPE_MASK 0x0000000e
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PARSER_STREAM_TYPE_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL :: PARSER_ENABLE [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PARSER_ENABLE_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL_PARSER_ENABLE_SHIFT 0

/***************************************************************************
 *SP_PARSER_CTRL1 - MCPB Channel x Parser control 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL1 :: reserved0 [31:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL1_reserved0_MASK    0xffffe000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL1_reserved0_SHIFT   13

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL1 :: PIDP_DEBUG_MODE [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL1_PIDP_DEBUG_MODE_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL1_PIDP_DEBUG_MODE_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: SP_PARSER_CTRL1 :: ALL_PASS_PID_CH_NUM [11:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL1_ALL_PASS_PID_CH_NUM_MASK 0x00000fff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PARSER_CTRL1_ALL_PASS_PID_CH_NUM_SHIFT 0

/***************************************************************************
 *SP_TS_CONFIG - MCPB Channel x TS Configuration
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: reserved0 [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved0_MASK       0x80000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved0_SHIFT      31

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: IGNORE_AFID [30:30] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_AFID_MASK     0x40000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_AFID_SHIFT    30

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: IGNORE_CFF [29:29] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_CFF_MASK      0x20000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_CFF_SHIFT     29

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: IGNORE_RTS00 [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_RTS00_MASK    0x10000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_RTS00_SHIFT   28

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: IGNORE_AFS [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_AFS_MASK      0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_AFS_SHIFT     27

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: IGNORE_CC [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_CC_MASK       0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_CC_SHIFT      26

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: IGNORE_OCF [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_OCF_MASK      0x02000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_OCF_SHIFT     25

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: IGNORE_SCF [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_SCF_MASK      0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_IGNORE_SCF_SHIFT     24

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: reserved_for_eco1 [23:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved_for_eco1_MASK 0x00e00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved_for_eco1_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: PCR_PACING_PID [20:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_PCR_PACING_PID_MASK  0x001fff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_PCR_PACING_PID_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: EN_PCR_EXTRACTION_FOR_ALL_PIDS [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_EN_PCR_EXTRACTION_FOR_ALL_PIDS_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_EN_PCR_EXTRACTION_FOR_ALL_PIDS_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: reserved_for_eco2 [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved_for_eco2_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved_for_eco2_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: INPUT_TEI_IGNORE [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_INPUT_TEI_IGNORE_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_INPUT_TEI_IGNORE_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: reserved3 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved3_MASK       0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_reserved3_SHIFT      4

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: PARSER_ACCEPT_NULL_PKT [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_PARSER_ACCEPT_NULL_PKT_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_PARSER_ACCEPT_NULL_PKT_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: ATS_PARITY_CHECK_DIS [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_ATS_PARITY_CHECK_DIS_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_ATS_PARITY_CHECK_DIS_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: INPUT_HAS_ATS [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_INPUT_HAS_ATS_MASK   0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_INPUT_HAS_ATS_SHIFT  1

/* XPT_MEMDMA_MCPB_CH0 :: SP_TS_CONFIG :: MPEG_TS_AUTO_SYNC_DETECT [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_MPEG_TS_AUTO_SYNC_DETECT_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_TS_CONFIG_MPEG_TS_AUTO_SYNC_DETECT_SHIFT 0

/***************************************************************************
 *SP_PES_ES_CONFIG - MCPB Channel x PES and ES Configuration
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: reserved0 [31:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_reserved0_MASK   0xffc00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_reserved0_SHIFT  22

/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: PKTZ_SC [21:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_PKTZ_SC_MASK     0x00300000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_PKTZ_SC_SHIFT    20

/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: STREAM_ID_EXT_EN [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_STREAM_ID_EXT_EN_MASK 0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_STREAM_ID_EXT_EN_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: SUB_STREAM_ID_EXT_EN [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_SUB_STREAM_ID_EXT_EN_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_SUB_STREAM_ID_EXT_EN_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: PROGRAM_STREAM_EN [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_PROGRAM_STREAM_EN_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_PROGRAM_STREAM_EN_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: PROGRAM_STREAM_MODE [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_PROGRAM_STREAM_MODE_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_PROGRAM_STREAM_MODE_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: SYNC_ID_HIGH [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_SYNC_ID_HIGH_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_SYNC_ID_HIGH_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_ES_CONFIG :: SYNC_ID_LOW [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_SYNC_ID_LOW_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_ES_CONFIG_SYNC_ID_LOW_SHIFT 0

/***************************************************************************
 *SP_PES_SYNC_COUNTER - MCPB Channel x PES Sync counter
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_PES_SYNC_COUNTER :: PES_SYNC_COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_SYNC_COUNTER_PES_SYNC_COUNTER_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_PES_SYNC_COUNTER_PES_SYNC_COUNTER_SHIFT 0

/***************************************************************************
 *SP_ASF_CONFIG - MCPB Channel x ASF Configuration
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: reserved0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved0_MASK      0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved0_SHIFT     24

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_PAYLOAD_SPACE [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_PAYLOAD_SPACE_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_PAYLOAD_SPACE_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: reserved_for_eco1 [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved_for_eco1_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved_for_eco1_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_DATA_PACKET_LENGTH_VALID [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_DATA_PACKET_LENGTH_VALID_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_DATA_PACKET_LENGTH_VALID_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_ADAPTIVE_PACKET_LENGTH_ENABLE [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_ADAPTIVE_PACKET_LENGTH_ENABLE_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_ADAPTIVE_PACKET_LENGTH_ENABLE_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_PAYLOAD_SC [09:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_PAYLOAD_SC_MASK 0x00000300
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_PAYLOAD_SC_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_SUB_PAYLOAD_SC [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_SUB_PAYLOAD_SC_MASK 0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_SUB_PAYLOAD_SC_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: reserved_for_eco2 [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved_for_eco2_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved_for_eco2_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_TYPE_80_GEN_EN [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_TYPE_80_GEN_EN_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_TYPE_80_GEN_EN_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_TYPE_8F_GEN_EN [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_TYPE_8F_GEN_EN_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_TYPE_8F_GEN_EN_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_TEST_HALT [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_TEST_HALT_MASK  0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_TEST_HALT_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: ASF_STREAM_LENGTH_ENDIANESS [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_STREAM_LENGTH_ENDIANESS_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_ASF_STREAM_LENGTH_ENDIANESS_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: SP_ASF_CONFIG :: reserved_for_eco3 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved_for_eco3_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_ASF_CONFIG_reserved_for_eco3_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_0 - MCPB Channel x Stream Processor State Register 0
 ***************************************************************************/
/* union - case NON_BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_0 :: NON_BLOCK_MODE :: RA1_BYTE4 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE4_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE4_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_0 :: NON_BLOCK_MODE :: RA1_BYTE3 [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE3_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE3_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_0 :: NON_BLOCK_MODE :: RA1_BYTE2 [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE2_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE2_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_0 :: NON_BLOCK_MODE :: RA1_BYTE1 [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE1_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_NON_BLOCK_MODE_RA1_BYTE1_SHIFT 0

/* union - case BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_0 :: BLOCK_MODE :: RA1_WORD5 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_BLOCK_MODE_RA1_WORD5_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_0_BLOCK_MODE_RA1_WORD5_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_1 - MCPB Channel x Stream Processor State Register 1
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: DATA_ACCUM_VALID [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_DATA_ACCUM_VALID_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_DATA_ACCUM_VALID_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: TS_STATE [27:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_TS_STATE_MASK 0x0fc00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_TS_STATE_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: OUT_OF_SYNC [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_OUT_OF_SYNC_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_OUT_OF_SYNC_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: TIMESTAMP_VALID [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_TIMESTAMP_VALID_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_TIMESTAMP_VALID_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: ADP_CNTL_1 [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_ADP_CNTL_1_MASK 0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_ADP_CNTL_1_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: ADP_LEN [18:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_ADP_LEN_MASK  0x0007f800
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_ADP_LEN_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: DISCONT_IND [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_DISCONT_IND_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_DISCONT_IND_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: PCR_FLAG [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_PCR_FLAG_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_PCR_FLAG_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: reserved_for_eco0 [08:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_reserved_for_eco0_MASK 0x00000180
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_reserved_for_eco0_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: DESC_BASE_PACING [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_DESC_BASE_PACING_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_DESC_BASE_PACING_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: reserved_for_eco1 [05:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_reserved_for_eco1_MASK 0x00000038
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_reserved_for_eco1_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: SMU_PKT_DROP [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_SMU_PKT_DROP_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_SMU_PKT_DROP_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: MPEG :: reserved_for_eco2 [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_reserved_for_eco2_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_MPEG_reserved_for_eco2_SHIFT 0

/* union - case DSS [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: DATA_ACCUM_VALID [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_DATA_ACCUM_VALID_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_DATA_ACCUM_VALID_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: TS_STATE [27:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_TS_STATE_MASK  0x0fc00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_TS_STATE_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: OUT_OF_SYNC [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_OUT_OF_SYNC_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_OUT_OF_SYNC_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: TIMESTAMP_VALID [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_TIMESTAMP_VALID_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_TIMESTAMP_VALID_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: CC_ZERO [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_CC_ZERO_MASK   0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_CC_ZERO_SHIFT  19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: HD_ZERO [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_HD_ZERO_MASK   0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_HD_ZERO_SHIFT  18

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: CFF_ONE [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_CFF_ONE_MASK   0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_CFF_ONE_SHIFT  17

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: AFID_THREE [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_AFID_THREE_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_AFID_THREE_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: AFS_7D [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_AFS_7D_MASK    0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_AFS_7D_SHIFT   15

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: RTS00 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_RTS00_MASK     0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_RTS00_SHIFT    14

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: ORIG_CF [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_ORIG_CF_MASK   0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_ORIG_CF_SHIFT  13

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: PF [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_PF_MASK        0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_PF_SHIFT       12

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: reserved_for_eco0 [11:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_reserved_for_eco0_MASK 0x00000f80
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_reserved_for_eco0_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: DESC_BASE_PACING [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_DESC_BASE_PACING_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_DESC_BASE_PACING_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: reserved_for_eco1 [05:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_reserved_for_eco1_MASK 0x00000038
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_reserved_for_eco1_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: SMU_PKT_DROP [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_SMU_PKT_DROP_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_SMU_PKT_DROP_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: DSS :: reserved_for_eco2 [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_reserved_for_eco2_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_DSS_reserved_for_eco2_SHIFT 0

/* union - case PES_ES_RAW [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: DATA_ACCUM_VALID [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_DATA_ACCUM_VALID_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_DATA_ACCUM_VALID_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PES_STATE [27:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_STATE_MASK 0x0fc00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_STATE_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: OUT_OF_SYNC [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_OUT_OF_SYNC_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_OUT_OF_SYNC_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PTS_DTS_FLAGS [20:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PTS_DTS_FLAGS_MASK 0x00180000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PTS_DTS_FLAGS_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: ESCR_FLAG [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_ESCR_FLAG_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_ESCR_FLAG_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: ES_RATE_FLAG [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_ES_RATE_FLAG_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_ES_RATE_FLAG_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: DSM_TRICK_MODE_FLAG [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_DSM_TRICK_MODE_FLAG_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_DSM_TRICK_MODE_FLAG_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: COPY_INFO_FLAG [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_COPY_INFO_FLAG_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_COPY_INFO_FLAG_SHIFT 15

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PES_CRC_FLAG [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_CRC_FLAG_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_CRC_FLAG_SHIFT 14

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PES_EXT1_FLAG [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_EXT1_FLAG_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_EXT1_FLAG_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PES_PRIVATE_DATA_FLAG [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_PRIVATE_DATA_FLAG_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_PRIVATE_DATA_FLAG_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PHF_FLAG [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PHF_FLAG_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PHF_FLAG_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PGRM_PKT_SEQ_FLAG [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PGRM_PKT_SEQ_FLAG_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PGRM_PKT_SEQ_FLAG_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PSTD_BUFFER_FLAG [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PSTD_BUFFER_FLAG_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PSTD_BUFFER_FLAG_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: PES_EXT2_FLAG [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_EXT2_FLAG_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_PES_EXT2_FLAG_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: reserved_for_eco0 [07:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_reserved_for_eco0_MASK 0x000000f8
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_reserved_for_eco0_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: SMU_PKT_DROP [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_SMU_PKT_DROP_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_SMU_PKT_DROP_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: NEW_PKT_START [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_NEW_PKT_START_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_NEW_PKT_START_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: PES_ES_RAW :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_reserved_for_eco1_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_PES_ES_RAW_reserved_for_eco1_SHIFT 0

/* union - case ASF [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: DATA_ACCUM_VALID [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_DATA_ACCUM_VALID_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_DATA_ACCUM_VALID_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: ASF_STATE [27:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_ASF_STATE_MASK 0x0fe00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_ASF_STATE_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: SEQUENCE_TYPE [20:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_SEQUENCE_TYPE_MASK 0x00180000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_SEQUENCE_TYPE_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: PADDING_LEN_TYPE [18:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_PADDING_LEN_TYPE_MASK 0x00060000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_PADDING_LEN_TYPE_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: PKT_LEN_TYPE [16:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_PKT_LEN_TYPE_MASK 0x00018000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_PKT_LEN_TYPE_SHIFT 15

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: REP_DATA_LEN_TYPE [14:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_REP_DATA_LEN_TYPE_MASK 0x00006000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_REP_DATA_LEN_TYPE_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: OFS_2MED_OBJ_NUM_LEN_TYPE [12:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_OFS_2MED_OBJ_NUM_LEN_TYPE_MASK 0x00001800
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_OFS_2MED_OBJ_NUM_LEN_TYPE_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: MD_OBJ_LEN_TYPE [10:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_MD_OBJ_LEN_TYPE_MASK 0x00000600
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_MD_OBJ_LEN_TYPE_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: PAYLD_LEN_TYPE [08:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_PAYLD_LEN_TYPE_MASK 0x00000180
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_PAYLD_LEN_TYPE_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: MUL_PAYLD_PRESENT [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_MUL_PAYLD_PRESENT_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_MUL_PAYLD_PRESENT_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: REP_DATA_LEN_EQ_ONE [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_REP_DATA_LEN_EQ_ONE_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_REP_DATA_LEN_EQ_ONE_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: reserved_for_eco0 [04:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_reserved_for_eco0_MASK 0x00000018
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_reserved_for_eco0_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: SMU_PKT_DROP [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_SMU_PKT_DROP_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_SMU_PKT_DROP_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: OFS_2MED_OBJ_LEN_ZERO [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_OFS_2MED_OBJ_LEN_ZERO_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_OFS_2MED_OBJ_LEN_ZERO_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: ASF :: reserved_for_eco1 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_reserved_for_eco1_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_ASF_reserved_for_eco1_SHIFT 0

/* union - case BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_1 :: BLOCK_MODE :: RA1_WORD4 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_BLOCK_MODE_RA1_WORD4_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_1_BLOCK_MODE_RA1_WORD4_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_2 - MCPB Channel x Stream Processor State Register 2
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_2 :: reserved0 [31:30] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_reserved0_MASK     0xc0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_reserved0_SHIFT    30

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_2 :: PT_SEARCH_DONE [29:29] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PT_SEARCH_DONE_MASK 0x20000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PT_SEARCH_DONE_SHIFT 29

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_2 :: PT_MATCH [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PT_MATCH_MASK      0x10000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PT_MATCH_SHIFT     28

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_2 :: PKT_CH_NUM [27:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PKT_CH_NUM_MASK    0x0fff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PKT_CH_NUM_SHIFT   16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_2 :: PKT_DESTINATION [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PKT_DESTINATION_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_2_PKT_DESTINATION_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_3 - MCPB Channel x Stream Processor State Register 3
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: MPEG :: PID [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_PID_MASK      0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_PID_SHIFT     19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: MPEG :: FIRST_PKT_AFT_RUN_ASSERT [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_FIRST_PKT_AFT_RUN_ASSERT_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_FIRST_PKT_AFT_RUN_ASSERT_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: MPEG :: PCR_FIRST_PKT_AFT_FUN_ASSERT [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_PCR_FIRST_PKT_AFT_FUN_ASSERT_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_PCR_FIRST_PKT_AFT_FUN_ASSERT_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: MPEG :: reserved_for_eco0 [16:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_reserved_for_eco0_MASK 0x0001fc00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_reserved_for_eco0_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: MPEG :: FORCE_RESYNC [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_FORCE_RESYNC_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_FORCE_RESYNC_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: MPEG :: PCR_FORCE_RESYNC [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_PCR_FORCE_RESYNC_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_PCR_FORCE_RESYNC_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: MPEG :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_reserved_for_eco1_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_MPEG_reserved_for_eco1_SHIFT 0

/* union - case DSS [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: DSS :: SCID [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_SCID_MASK      0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_SCID_SHIFT     19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: DSS :: FIRST_PKT_AFT_RUN_ASSERT [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_FIRST_PKT_AFT_RUN_ASSERT_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_FIRST_PKT_AFT_RUN_ASSERT_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: DSS :: PCR_FIRST_PKT_AFT_FUN_ASSERT [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_PCR_FIRST_PKT_AFT_FUN_ASSERT_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_PCR_FIRST_PKT_AFT_FUN_ASSERT_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: DSS :: reserved_for_eco0 [16:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_reserved_for_eco0_MASK 0x0001fc00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_reserved_for_eco0_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: DSS :: FORCE_RESYNC [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_FORCE_RESYNC_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_FORCE_RESYNC_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: DSS :: PCR_FORCE_RESYNC [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_PCR_FORCE_RESYNC_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_PCR_FORCE_RESYNC_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: DSS :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_reserved_for_eco1_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_DSS_reserved_for_eco1_SHIFT 0

/* union - case PES_or_ES_or_RAW [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: PID [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_PID_MASK 0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_PID_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: FIRST_PKT_AFT_RUN_ASSERT [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_FIRST_PKT_AFT_RUN_ASSERT_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_FIRST_PKT_AFT_RUN_ASSERT_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: PUSI [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_PUSI_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_PUSI_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: RAI [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_RAI_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_RAI_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: RAI_LEVEL_1 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_RAI_LEVEL_1_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_RAI_LEVEL_1_SHIFT 15

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: reserved_for_eco0 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_reserved_for_eco0_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_reserved_for_eco0_SHIFT 14

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: AFC [13:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_AFC_MASK 0x00003000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_AFC_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: reserved_for_eco1 [11:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_reserved_for_eco1_MASK 0x00000c00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_reserved_for_eco1_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: FORCE_RESYNC [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_FORCE_RESYNC_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_FORCE_RESYNC_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: PES_or_ES_or_RAW :: reserved_for_eco2 [08:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_reserved_for_eco2_MASK 0x000001ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_PES_or_ES_or_RAW_reserved_for_eco2_SHIFT 0

/* union - case ASF [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: PID [31:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_PID_MASK       0xfff80000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_PID_SHIFT      19

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: FIRST_PKT_AFT_RUN_ASSERT [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_FIRST_PKT_AFT_RUN_ASSERT_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_FIRST_PKT_AFT_RUN_ASSERT_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: PUSI [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_PUSI_MASK      0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_PUSI_SHIFT     17

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: RAI [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_RAI_MASK       0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_RAI_SHIFT      16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: RAI_LEVEL_1 [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_RAI_LEVEL_1_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_RAI_LEVEL_1_SHIFT 15

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: reserved_for_eco0 [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_reserved_for_eco0_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_reserved_for_eco0_SHIFT 14

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: AFC [13:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_AFC_MASK       0x00003000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_AFC_SHIFT      12

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: reserved_for_eco1 [11:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_reserved_for_eco1_MASK 0x00000c00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_reserved_for_eco1_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: FORCE_RESYNC [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_FORCE_RESYNC_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_FORCE_RESYNC_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: reserved_for_eco2 [08:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_reserved_for_eco2_MASK 0x000001c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_reserved_for_eco2_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: ASF :: NUM_OF_PAYLD [05:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_NUM_OF_PAYLD_MASK 0x0000003f
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_ASF_NUM_OF_PAYLD_SHIFT 0

/* union - case BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_3 :: BLOCK_MODE :: RA1_WORD3 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_BLOCK_MODE_RA1_WORD3_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_3_BLOCK_MODE_RA1_WORD3_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_4 - MCPB Channel x Stream Processor State Register 4
 ***************************************************************************/
/* union - case MPEG_or_DSS [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: MPEG_or_DSS :: GEN_COUNT0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_MPEG_or_DSS_GEN_COUNT0_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_MPEG_or_DSS_GEN_COUNT0_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: MPEG_or_DSS :: reserved_for_eco0 [23:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_MPEG_or_DSS_reserved_for_eco0_MASK 0x00ffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_MPEG_or_DSS_reserved_for_eco0_SHIFT 0

/* union - case PES_or_ES_or_RAW [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: PES_or_ES_or_RAW :: GEN_COUNT0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_GEN_COUNT0_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_GEN_COUNT0_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: PES_or_ES_or_RAW :: reserved_for_eco0 [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_reserved_for_eco0_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_reserved_for_eco0_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: PES_or_ES_or_RAW :: PAYLD_SECT_LEN [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_PAYLD_SECT_LEN_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_PAYLD_SECT_LEN_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: PES_or_ES_or_RAW :: reserved_for_eco1 [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_reserved_for_eco1_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_PES_or_ES_or_RAW_reserved_for_eco1_SHIFT 0

/* union - case ASF [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: ASF :: GEN_COUNT0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_GEN_COUNT0_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_GEN_COUNT0_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: ASF :: PRIVATE_DATA_SECT_LEN [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_PRIVATE_DATA_SECT_LEN_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_PRIVATE_DATA_SECT_LEN_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: ASF :: PAYLD_SECT_LEN [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_PAYLD_SECT_LEN_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_PAYLD_SECT_LEN_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: ASF :: reserved_for_eco0 [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_reserved_for_eco0_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_ASF_reserved_for_eco0_SHIFT 0

/* union - case BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_4 :: BLOCK_MODE :: RA1_WORD2 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_BLOCK_MODE_RA1_WORD2_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_4_BLOCK_MODE_RA1_WORD2_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_5 - MCPB Channel x Stream Processor State Register 5
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_5 :: GEN_COUNT1 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_5_GEN_COUNT1_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_5_GEN_COUNT1_SHIFT   0

/***************************************************************************
 *SP_STATE_REG_6 - MCPB Channel x Stream Processor State Register 6
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_6 :: GEN_COUNT2 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_6_GEN_COUNT2_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_6_GEN_COUNT2_SHIFT   0

/***************************************************************************
 *SP_STATE_REG_7 - MCPB Channel x Stream Processor State Register 7
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_7 :: GEN_COUNT3 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_7_GEN_COUNT3_MASK    0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_7_GEN_COUNT3_SHIFT   0

/***************************************************************************
 *SP_STATE_REG_8 - MCPB Channel x Stream Processor State Register 8
 ***************************************************************************/
/* union - case MPEG [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: MPEG :: PCR_BASE [31:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_MPEG_PCR_BASE_MASK 0xfffffe00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_MPEG_PCR_BASE_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: MPEG :: PCR_EXT [08:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_MPEG_PCR_EXT_MASK  0x000001ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_MPEG_PCR_EXT_SHIFT 0

/* union - case DSS [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: DSS :: RTS [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_DSS_RTS_MASK       0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_DSS_RTS_SHIFT      0

/* union - case PES_or_ES_or_RAW [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: PES_or_ES_or_RAW :: STREAM_ID [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: PES_or_ES_or_RAW :: STREAM_ID_EXT [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_EXT_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_EXT_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: PES_or_ES_or_RAW :: SUB_ID [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_SUB_ID_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_SUB_ID_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: PES_or_ES_or_RAW :: STREAM_ID_VALID [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_VALID_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_VALID_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: PES_or_ES_or_RAW :: STREAM_ID_EXT_VALID [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_EXT_VALID_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_STREAM_ID_EXT_VALID_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: PES_or_ES_or_RAW :: SUB_ID_VALID [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_SUB_ID_VALID_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_SUB_ID_VALID_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: PES_or_ES_or_RAW :: reserved_for_eco0 [04:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_reserved_for_eco0_MASK 0x0000001f
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_PES_or_ES_or_RAW_reserved_for_eco0_SHIFT 0

/* union - case ASF [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: ASF :: ASF_PKT_LEN [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_ASF_ASF_PKT_LEN_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_ASF_ASF_PKT_LEN_SHIFT 0

/* union - case BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_8 :: BLOCK_MODE :: RA1_WORD1 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_BLOCK_MODE_RA1_WORD1_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_8_BLOCK_MODE_RA1_WORD1_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_9 - MCPB Channel x Stream Processor State Register 9
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: DRAM_REGION [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_DRAM_REGION_MASK   0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_DRAM_REGION_SHIFT  24

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: reserved_for_eco0 [23:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_reserved_for_eco0_MASK 0x00c00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_reserved_for_eco0_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: SECONDARY_PACKET [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SECONDARY_PACKET_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SECONDARY_PACKET_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: SPID_VERSION [20:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SPID_VERSION_MASK  0x001c0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SPID_VERSION_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: PID_VERSION [17:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_PID_VERSION_MASK   0x00038000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_PID_VERSION_SHIFT  15

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: BUF_OP_PIPE_SEL [14:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_BUF_OP_PIPE_SEL_MASK 0x00007000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_BUF_OP_PIPE_SEL_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: LAST_CHUNK [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_LAST_CHUNK_MASK    0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_LAST_CHUNK_SHIFT   11

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: SOF [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SOF_MASK           0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SOF_SHIFT          10

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: SCRAM_INIT [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SCRAM_INIT_MASK    0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SCRAM_INIT_SHIFT   9

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: SCRAM_START [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SCRAM_START_MASK   0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_SCRAM_START_SHIFT  8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_9 :: PKT_BUF_POINTER [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_PKT_BUF_POINTER_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_9_PKT_BUF_POINTER_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_10 - MCPB Channel x Stream Processor State Register 10
 ***************************************************************************/
/* union - case NON_BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: NON_BLOCK_MODE :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_reserved0_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: NON_BLOCK_MODE :: EDR4 [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR4_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR4_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: NON_BLOCK_MODE :: EDR3 [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR3_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR3_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: NON_BLOCK_MODE :: EDR2 [07:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR2_MASK 0x000000f0
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR2_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: NON_BLOCK_MODE :: EDR1 [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR1_MASK 0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_NON_BLOCK_MODE_EDR1_SHIFT 0

/* union - case BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: reserved0 [31:30] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_reserved0_MASK 0xc0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_reserved0_SHIFT 30

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: BLOCK_MODE_STATES [29:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_BLOCK_MODE_STATES_MASK 0x3e000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_BLOCK_MODE_STATES_SHIFT 25

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: RA1_VALID_5_WORDS [24:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_VALID_5_WORDS_MASK 0x01f00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_VALID_5_WORDS_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: RA1_5_VALID [19:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_5_VALID_MASK 0x000f0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_5_VALID_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: RA1_4_VALID [15:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_4_VALID_MASK 0x0000f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_4_VALID_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: RA1_3_VALID [11:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_3_VALID_MASK 0x00000f00
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_3_VALID_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: RA1_2_VALID [07:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_2_VALID_MASK 0x000000f0
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_2_VALID_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_10 :: BLOCK_MODE :: RA1_1_VALID [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_1_VALID_MASK 0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_10_BLOCK_MODE_RA1_1_VALID_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_11 - MCPB Channel x Stream Processor State Register 11
 ***************************************************************************/
/* union - case BLOCK_MODE [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_11 :: BLOCK_MODE :: EDR_W5 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_11_BLOCK_MODE_EDR_W5_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_11_BLOCK_MODE_EDR_W5_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_11 :: BLOCK_MODE :: EDR_W4 [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_11_BLOCK_MODE_EDR_W4_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_11_BLOCK_MODE_EDR_W4_SHIFT 0

/* union - case ASF [31:00] */
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_11 :: ASF :: ASF_PPI_PKT_LEN [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_11_ASF_ASF_PPI_PKT_LEN_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_11_ASF_ASF_PPI_PKT_LEN_SHIFT 0

/***************************************************************************
 *SP_STATE_REG_12 - MCPB Channel x Stream Processor State Register 12
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_12 :: EDR_W3 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_12_EDR_W3_MASK       0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_12_EDR_W3_SHIFT      16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_12 :: EDR_W2 [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_12_EDR_W2_MASK       0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_12_EDR_W2_SHIFT      0

/***************************************************************************
 *SP_STATE_REG_13 - MCPB Channel x Stream Processor State Register 13
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_13 :: EDR_W1 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_13_EDR_W1_MASK       0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_13_EDR_W1_SHIFT      16

/* XPT_MEMDMA_MCPB_CH0 :: SP_STATE_REG_13 :: reserved_for_eco0 [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_13_reserved_for_eco0_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_SP_STATE_REG_13_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *DMA_BBUFF_CTRL - MCPB Channel x Burst buffer control
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CTRL :: reserved0 [31:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_reserved0_MASK     0xfe000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_reserved0_SHIFT    25

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CTRL :: RETRANS_BBUFF_SLOT_WISE_READ_EN [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_RETRANS_BBUFF_SLOT_WISE_READ_EN_MASK 0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_RETRANS_BBUFF_SLOT_WISE_READ_EN_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CTRL :: RETRANS_STREAM_PROC_FEED_SIZE [23:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_RETRANS_STREAM_PROC_FEED_SIZE_MASK 0x00ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_RETRANS_STREAM_PROC_FEED_SIZE_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CTRL :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_reserved_for_eco1_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CTRL :: CRC_ERROR_PAUSE_EN [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_CRC_ERROR_PAUSE_EN_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_CRC_ERROR_PAUSE_EN_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CTRL :: DMA_BBUFF_SLOT_WISE_READ_EN [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_DMA_BBUFF_SLOT_WISE_READ_EN_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_DMA_BBUFF_SLOT_WISE_READ_EN_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CTRL :: STREAM_PROC_FEED_SIZE [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_STREAM_PROC_FEED_SIZE_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CTRL_STREAM_PROC_FEED_SIZE_SHIFT 0

/***************************************************************************
 *DMA_BBUFF_CRC - MCPB Channel x Current CRC value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF_CRC :: CRC_VALUE [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CRC_CRC_VALUE_MASK      0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF_CRC_CRC_VALUE_SHIFT     0

/***************************************************************************
 *DMA_DATA_BUFF_DEPTH_MONITOR_COMMIT - MCPB Channel x Data buffer depth monitor commit register
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DATA_BUFF_DEPTH_MONITOR_COMMIT :: BUFFER_DEPTH_COMMIT [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_BUFF_DEPTH_MONITOR_COMMIT_BUFFER_DEPTH_COMMIT_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_BUFF_DEPTH_MONITOR_COMMIT_BUFFER_DEPTH_COMMIT_SHIFT 0

/***************************************************************************
 *DMA_DATA_BUFF_DEPTH_MONITOR - MCPB Channel x Data buffer depth monitor
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_DATA_BUFF_DEPTH_MONITOR :: BUFFER_DEPTH [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_BUFF_DEPTH_MONITOR_BUFFER_DEPTH_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_DATA_BUFF_DEPTH_MONITOR_BUFFER_DEPTH_SHIFT 0

/***************************************************************************
 *DMA_BBUFF0_INTERNAL_CTRL1 - MCPB Channel x Burst buffer 0 data specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: reserved0 [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_reserved0_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_reserved0_SHIFT 31

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: CURR_BBUFF_NUM_COPIES [30:29] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_CURR_BBUFF_NUM_COPIES_MASK 0x60000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_CURR_BBUFF_NUM_COPIES_SHIFT 29

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF_MASK 0x10000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: FIRST_TRANS_AFTER_RUN [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_FIRST_TRANS_AFTER_RUN_MASK 0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_FIRST_TRANS_AFTER_RUN_SHIFT 27

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: RESET_PARSER [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_RESET_PARSER_MASK 0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_RESET_PARSER_SHIFT 26

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: DEPTH [25:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_DEPTH_MASK 0x03ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_DEPTH_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: reserved_for_eco1 [15:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_reserved_for_eco1_MASK 0x0000f800
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_reserved_for_eco1_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: BYTE_EN [10:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_BYTE_EN_MASK 0x00000780
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_BYTE_EN_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL1 :: CURR_READ [06:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_CURR_READ_MASK 0x0000007f
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL1_CURR_READ_SHIFT 0

/***************************************************************************
 *DMA_BBUFF0_INTERNAL_CTRL2 - MCPB Channel x Burst buffer 0 control specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: reserved0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_reserved0_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_reserved0_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: BBUFF_DESC_ADDR [23:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_BBUFF_DESC_ADDR_MASK 0x00f00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_BBUFF_DESC_ADDR_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: BBUFF_NUM_COPIES [19:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_BBUFF_NUM_COPIES_MASK 0x000c0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_BBUFF_NUM_COPIES_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: BBUFF_INT_EN [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_BBUFF_INT_EN_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_BBUFF_INT_EN_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: SEND_DESC_CTRL_FROM_BBUFF [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_SEND_DESC_CTRL_FROM_BBUFF_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_SEND_DESC_CTRL_FROM_BBUFF_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: PAUSE_AT_DESC_END [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_PAUSE_AT_DESC_END_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_PAUSE_AT_DESC_END_SHIFT 15

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: PAUSE_AT_DESC_RD [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_PAUSE_AT_DESC_RD_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_PAUSE_AT_DESC_RD_SHIFT 14

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: DESC_SLOT_NUM [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_DESC_SLOT_NUM_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_DESC_SLOT_NUM_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: reserved_for_eco1 [12:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_reserved_for_eco1_MASK 0x00001fe0
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_reserved_for_eco1_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: ZERO_BYTE_TRAN [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_ZERO_BYTE_TRAN_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_ZERO_BYTE_TRAN_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: LAST_DATA_TRANS [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_LAST_DATA_TRANS_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_LAST_DATA_TRANS_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: PUSH_RESIDUAL_BYTES [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_PUSH_RESIDUAL_BYTES_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_PUSH_RESIDUAL_BYTES_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: FORCE_TS_CONFIG [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_FORCE_TS_CONFIG_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_FORCE_TS_CONFIG_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF0_INTERNAL_CTRL2 :: IS_ASF_PD_PACKET [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_IS_ASF_PD_PACKET_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF0_INTERNAL_CTRL2_IS_ASF_PD_PACKET_SHIFT 0

/***************************************************************************
 *DMA_BBUFF1_INTERNAL_CTRL1 - MCPB Channel x Burst buffer 1 data specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: reserved0 [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_reserved0_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_reserved0_SHIFT 31

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: CURR_BBUFF_NUM_COPIES [30:29] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_CURR_BBUFF_NUM_COPIES_MASK 0x60000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_CURR_BBUFF_NUM_COPIES_SHIFT 29

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF_MASK 0x10000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: FIRST_TRANS_AFTER_RUN [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_FIRST_TRANS_AFTER_RUN_MASK 0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_FIRST_TRANS_AFTER_RUN_SHIFT 27

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: RESET_PARSER [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_RESET_PARSER_MASK 0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_RESET_PARSER_SHIFT 26

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: DEPTH [25:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_DEPTH_MASK 0x03ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_DEPTH_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: reserved_for_eco1 [15:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_reserved_for_eco1_MASK 0x0000f800
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_reserved_for_eco1_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: BYTE_EN [10:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_BYTE_EN_MASK 0x00000780
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_BYTE_EN_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL1 :: CURR_READ [06:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_CURR_READ_MASK 0x0000007f
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL1_CURR_READ_SHIFT 0

/***************************************************************************
 *DMA_BBUFF1_INTERNAL_CTRL2 - MCPB Channel x Burst buffer 1 control specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: reserved0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_reserved0_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_reserved0_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: BBUFF_DESC_ADDR [23:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_BBUFF_DESC_ADDR_MASK 0x00f00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_BBUFF_DESC_ADDR_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: BBUFF_NUM_COPIES [19:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_BBUFF_NUM_COPIES_MASK 0x000c0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_BBUFF_NUM_COPIES_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: BBUFF_INT_EN [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_BBUFF_INT_EN_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_BBUFF_INT_EN_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: SEND_DESC_CTRL_FROM_BBUFF [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_SEND_DESC_CTRL_FROM_BBUFF_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_SEND_DESC_CTRL_FROM_BBUFF_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: PAUSE_AT_DESC_END [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_PAUSE_AT_DESC_END_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_PAUSE_AT_DESC_END_SHIFT 15

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: PAUSE_AT_DESC_RD [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_PAUSE_AT_DESC_RD_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_PAUSE_AT_DESC_RD_SHIFT 14

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: DESC_SLOT_NUM [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_DESC_SLOT_NUM_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_DESC_SLOT_NUM_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: reserved_for_eco1 [12:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_reserved_for_eco1_MASK 0x00001fe0
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_reserved_for_eco1_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: ZERO_BYTE_TRAN [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_ZERO_BYTE_TRAN_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_ZERO_BYTE_TRAN_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: LAST_DATA_TRANS [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_LAST_DATA_TRANS_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_LAST_DATA_TRANS_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: PUSH_RESIDUAL_BYTES [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_PUSH_RESIDUAL_BYTES_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_PUSH_RESIDUAL_BYTES_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: FORCE_TS_CONFIG [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_FORCE_TS_CONFIG_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_FORCE_TS_CONFIG_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF1_INTERNAL_CTRL2 :: IS_ASF_PD_PACKET [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_IS_ASF_PD_PACKET_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF1_INTERNAL_CTRL2_IS_ASF_PD_PACKET_SHIFT 0

/***************************************************************************
 *DMA_BBUFF2_INTERNAL_CTRL1 - MCPB Channel x Burst buffer 2 data specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: reserved0 [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_reserved0_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_reserved0_SHIFT 31

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: CURR_BBUFF_NUM_COPIES [30:29] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_CURR_BBUFF_NUM_COPIES_MASK 0x60000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_CURR_BBUFF_NUM_COPIES_SHIFT 29

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF [28:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF_MASK 0x10000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_SEND_0B_PUSH_TRANSACTION_CREATED_BY_BBUFF_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: FIRST_TRANS_AFTER_RUN [27:27] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_FIRST_TRANS_AFTER_RUN_MASK 0x08000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_FIRST_TRANS_AFTER_RUN_SHIFT 27

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: RESET_PARSER [26:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_RESET_PARSER_MASK 0x04000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_RESET_PARSER_SHIFT 26

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: DEPTH [25:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_DEPTH_MASK 0x03ff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_DEPTH_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: reserved_for_eco1 [15:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_reserved_for_eco1_MASK 0x0000f800
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_reserved_for_eco1_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: BYTE_EN [10:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_BYTE_EN_MASK 0x00000780
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_BYTE_EN_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL1 :: CURR_READ [06:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_CURR_READ_MASK 0x0000007f
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL1_CURR_READ_SHIFT 0

/***************************************************************************
 *DMA_BBUFF2_INTERNAL_CTRL2 - MCPB Channel x Burst buffer 2 control specific information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: reserved0 [31:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_reserved0_MASK 0xff000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_reserved0_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: BBUFF_DESC_ADDR [23:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_BBUFF_DESC_ADDR_MASK 0x00f00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_BBUFF_DESC_ADDR_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: BBUFF_NUM_COPIES [19:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_BBUFF_NUM_COPIES_MASK 0x000c0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_BBUFF_NUM_COPIES_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: BBUFF_INT_EN [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_BBUFF_INT_EN_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_BBUFF_INT_EN_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: SEND_DESC_CTRL_FROM_BBUFF [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_SEND_DESC_CTRL_FROM_BBUFF_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_SEND_DESC_CTRL_FROM_BBUFF_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: PAUSE_AT_DESC_END [15:15] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_PAUSE_AT_DESC_END_MASK 0x00008000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_PAUSE_AT_DESC_END_SHIFT 15

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: PAUSE_AT_DESC_RD [14:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_PAUSE_AT_DESC_RD_MASK 0x00004000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_PAUSE_AT_DESC_RD_SHIFT 14

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: DESC_SLOT_NUM [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_DESC_SLOT_NUM_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_DESC_SLOT_NUM_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: reserved_for_eco1 [12:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_reserved_for_eco1_MASK 0x00001fe0
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_reserved_for_eco1_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: ZERO_BYTE_TRAN [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_ZERO_BYTE_TRAN_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_ZERO_BYTE_TRAN_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: LAST_DATA_TRANS [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_LAST_DATA_TRANS_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_LAST_DATA_TRANS_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: PUSH_RESIDUAL_BYTES [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_PUSH_RESIDUAL_BYTES_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_PUSH_RESIDUAL_BYTES_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: FORCE_TS_CONFIG [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_FORCE_TS_CONFIG_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_FORCE_TS_CONFIG_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DMA_BBUFF2_INTERNAL_CTRL2 :: IS_ASF_PD_PACKET [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_IS_ASF_PD_PACKET_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DMA_BBUFF2_INTERNAL_CTRL2_IS_ASF_PD_PACKET_SHIFT 0

/***************************************************************************
 *TMEU_BLOCKOUT_CTRL - MCPB Channel x Blockout control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_BLOCKOUT_CTRL :: reserved0 [31:31] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_BLOCKOUT_CTRL_reserved0_MASK 0x80000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_BLOCKOUT_CTRL_reserved0_SHIFT 31

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_BLOCKOUT_CTRL :: BO_SPARE_BW_EN [30:30] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_BLOCKOUT_CTRL_BO_SPARE_BW_EN_MASK 0x40000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_BLOCKOUT_CTRL_BO_SPARE_BW_EN_SHIFT 30

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_BLOCKOUT_CTRL :: BO_COUNT [29:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_BLOCKOUT_CTRL_BO_COUNT_MASK  0x3fffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_BLOCKOUT_CTRL_BO_COUNT_SHIFT 0

/***************************************************************************
 *TMEU_NEXT_BO_MON - MCPB Channel x next Blockout monitor information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_NEXT_BO_MON :: NEXT_BO_MON [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_NEXT_BO_MON_NEXT_BO_MON_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_NEXT_BO_MON_NEXT_BO_MON_SHIFT 0

/***************************************************************************
 *TMEU_TIMING_CTRL - MCPB Channel x next Blockout monitor information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: reserved0 [31:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_reserved0_MASK   0xfe000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_reserved0_SHIFT  25

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: PACING_PAUSE_EN [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_PAUSE_EN_MASK 0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_PAUSE_EN_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: reserved_for_eco1 [23:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_reserved_for_eco1_MASK 0x00c00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_reserved_for_eco1_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: PACING_RESTART [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_RESTART_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_RESTART_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: PACING_AUTOSTART_ON_ERROR_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_AUTOSTART_ON_ERROR_EN_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_AUTOSTART_ON_ERROR_EN_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: PACING_AUTOSTART_ON_FORCE_RESYNC_EN [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_AUTOSTART_ON_FORCE_RESYNC_EN_MASK 0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_AUTOSTART_ON_FORCE_RESYNC_EN_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: PACING_TYPE [18:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_TYPE_MASK 0x00060000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_TYPE_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: PACING_EN [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_EN_MASK   0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_PACING_EN_SHIFT  16

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: reserved_for_eco2 [15:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_reserved_for_eco2_MASK 0x0000fe00
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_reserved_for_eco2_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: GPC_SELECT [08:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_GPC_SELECT_MASK  0x000001f0
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_GPC_SELECT_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: RE_TIMESTAMP_EN [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_RE_TIMESTAMP_EN_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_RE_TIMESTAMP_EN_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: OUTPUT_ATS_MODE [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_OUTPUT_ATS_MODE_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_OUTPUT_ATS_MODE_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_CTRL :: INPUT_ATS_FORMAT [01:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_INPUT_ATS_FORMAT_MASK 0x00000003
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_CTRL_INPUT_ATS_FORMAT_SHIFT 0

/***************************************************************************
 *TMEU_REF_DIFF_VALUE_TS_MBOX - MCPB Channel x reference difference value and next Timestamp information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_TS_MBOX :: REF_DIFF_VALUE_TS_MBOX [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_TS_MBOX_REF_DIFF_VALUE_TS_MBOX_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_TS_MBOX_REF_DIFF_VALUE_TS_MBOX_SHIFT 0

/***************************************************************************
 *TMEU_TS_ERR_BOUND_EARLY - MCPB Channel x TS error bound early information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TS_ERR_BOUND_EARLY :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_EARLY_reserved0_MASK 0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_EARLY_reserved0_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TS_ERR_BOUND_EARLY :: TS_ERROR_BOUND [22:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_EARLY_TS_ERROR_BOUND_MASK 0x007fffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_EARLY_TS_ERROR_BOUND_SHIFT 0

/***************************************************************************
 *TMEU_TS_ERR_BOUND_LATE - MCPB Channel x TS error bound late information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TS_ERR_BOUND_LATE :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_LATE_reserved0_MASK 0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_LATE_reserved0_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TS_ERR_BOUND_LATE :: TS_ERROR_BOUND [22:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_LATE_TS_ERROR_BOUND_MASK 0x007fffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TS_ERR_BOUND_LATE_TS_ERROR_BOUND_SHIFT 0

/***************************************************************************
 *TMEU_NEXT_GPC_MON - MCPB Channel x next Global Pacing Counter and Timestamp monitor information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_NEXT_GPC_MON :: NEXT_GPC_MON [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_NEXT_GPC_MON_NEXT_GPC_MON_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_NEXT_GPC_MON_NEXT_GPC_MON_SHIFT 0

/***************************************************************************
 *TMEU_REF_DIFF_VALUE_SIGN - MCPB Channel x reference difference value sign information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: reserved0 [31:14] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_reserved0_MASK 0xffffc000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_reserved0_SHIFT 14

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: LAST_NEXT_TS_VAL [13:13] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_LAST_NEXT_TS_VAL_MASK 0x00002000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_LAST_NEXT_TS_VAL_SHIFT 13

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: LAST_TS_DEL_VAL [12:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_LAST_TS_DEL_VAL_MASK 0x00001000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_LAST_TS_DEL_VAL_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: GPC_MON_NEXT_TS [11:11] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MON_NEXT_TS_MASK 0x00000800
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MON_NEXT_TS_SHIFT 11

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: GPC_MON_TS_DEL [10:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MON_TS_DEL_MASK 0x00000400
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MON_TS_DEL_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: GPC_MBOX_NEXT_TS [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MBOX_NEXT_TS_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MBOX_NEXT_TS_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: GPC_MBOX_TS_DEL [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MBOX_TS_DEL_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MBOX_TS_DEL_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: GPC_MS2_BITS [07:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MS2_BITS_MASK 0x000000c0
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_GPC_MS2_BITS_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: PCR_TS_MS2_BITS [05:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_PCR_TS_MS2_BITS_MASK 0x00000030
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_PCR_TS_MS2_BITS_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_REF_DIFF_VALUE_SIGN :: MSB_REF_DIFF_VALUE_SIGN [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_MSB_REF_DIFF_VALUE_SIGN_MASK 0x0000000f
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_REF_DIFF_VALUE_SIGN_MSB_REF_DIFF_VALUE_SIGN_SHIFT 0

/***************************************************************************
 *TMEU_PES_PACING_CTRL - MCPB Channel x PES pacing control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_PES_PACING_CTRL :: reserved0 [31:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_reserved0_MASK 0xfe000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_reserved0_SHIFT 25

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_PES_PACING_CTRL :: NEXT_PACKET_TIMESTAMP_ERROR_CHECK_EN [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_NEXT_PACKET_TIMESTAMP_ERROR_CHECK_EN_MASK 0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_NEXT_PACKET_TIMESTAMP_ERROR_CHECK_EN_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_PES_PACING_CTRL :: reserved_for_eco1 [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_reserved_for_eco1_MASK 0x00800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_reserved_for_eco1_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_PES_PACING_CTRL :: NEXT_PACKET_TIMESTAMP_ERROR_BOUND [22:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_NEXT_PACKET_TIMESTAMP_ERROR_BOUND_MASK 0x007fffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_PES_PACING_CTRL_NEXT_PACKET_TIMESTAMP_ERROR_BOUND_SHIFT 0

/***************************************************************************
 *TMEU_SLOT_STATUS - MCPB Channel x Slot 0 and Slot 1 information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: reserved0 [31:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_reserved0_MASK   0xfc000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_reserved0_SHIFT  26

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PARITY_ERROR_1 [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PARITY_ERROR_1_MASK 0x02000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PARITY_ERROR_1_SHIFT 25

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: MARKED_DISCON_IND_1 [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_MARKED_DISCON_IND_1_MASK 0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_MARKED_DISCON_IND_1_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PKT2PKT_TIMESTAMP_DELTA_VALID_1 [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PKT2PKT_TIMESTAMP_DELTA_VALID_1_MASK 0x00800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PKT2PKT_TIMESTAMP_DELTA_VALID_1_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: NEXT_TIMESTAMP_VALID_1 [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_NEXT_TIMESTAMP_VALID_1_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_NEXT_TIMESTAMP_VALID_1_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PCR_FORCE_RESYNC_1 [21:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FORCE_RESYNC_1_MASK 0x00200000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FORCE_RESYNC_1_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PCR_FIRST_PKT_AFTER_RUN_1 [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FIRST_PKT_AFTER_RUN_1_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FIRST_PKT_AFTER_RUN_1_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: FORCE_RESYNC_1 [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FORCE_RESYNC_1_MASK 0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FORCE_RESYNC_1_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: FIRST_PKT_AFTER_RUN_1 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FIRST_PKT_AFTER_RUN_1_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FIRST_PKT_AFTER_RUN_1_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PCR_VALID_1 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_VALID_1_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_VALID_1_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: TIMESTAMP_VALID_1 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_TIMESTAMP_VALID_1_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_TIMESTAMP_VALID_1_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_reserved_for_eco1_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PARITY_ERROR_0 [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PARITY_ERROR_0_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PARITY_ERROR_0_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: MARKED_DISCON_IND_0 [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_MARKED_DISCON_IND_0_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_MARKED_DISCON_IND_0_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PKT2PKT_TIMESTAMP_DELTA_VALID_0 [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PKT2PKT_TIMESTAMP_DELTA_VALID_0_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PKT2PKT_TIMESTAMP_DELTA_VALID_0_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: NEXT_TIMESTAMP_VALID_0 [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_NEXT_TIMESTAMP_VALID_0_MASK 0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_NEXT_TIMESTAMP_VALID_0_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PCR_FORCE_RESYNC_0 [05:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FORCE_RESYNC_0_MASK 0x00000020
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FORCE_RESYNC_0_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PCR_FIRST_PKT_AFTER_RUN_0 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FIRST_PKT_AFTER_RUN_0_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_FIRST_PKT_AFTER_RUN_0_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: FORCE_RESYNC_0 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FORCE_RESYNC_0_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FORCE_RESYNC_0_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: FIRST_PKT_AFTER_RUN_0 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FIRST_PKT_AFTER_RUN_0_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_FIRST_PKT_AFTER_RUN_0_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: PCR_VALID_0 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_VALID_0_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_PCR_VALID_0_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: TMEU_SLOT_STATUS :: TIMESTAMP_VALID_0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_TIMESTAMP_VALID_0_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_SLOT_STATUS_TIMESTAMP_VALID_0_SHIFT 0

/***************************************************************************
 *TMEU_TIMING_INFO_SLOT0_REG1 - MCPB Channel x timing information for Slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_INFO_SLOT0_REG1 :: TIMESTAMP_OR_NEXT_TS_0 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT0_REG1_TIMESTAMP_OR_NEXT_TS_0_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT0_REG1_TIMESTAMP_OR_NEXT_TS_0_SHIFT 0

/***************************************************************************
 *TMEU_TIMING_INFO_SLOT0_REG2 - MCPB Channel x timing information for Slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_INFO_SLOT0_REG2 :: PCR_OR_TS_DELTA_0 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT0_REG2_PCR_OR_TS_DELTA_0_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT0_REG2_PCR_OR_TS_DELTA_0_SHIFT 0

/***************************************************************************
 *TMEU_TIMING_INFO_SLOT1_REG1 - MCPB Channel x timing information for Slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_INFO_SLOT1_REG1 :: TIMESTAMP_OR_NEXT_TS_1 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT1_REG1_TIMESTAMP_OR_NEXT_TS_1_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT1_REG1_TIMESTAMP_OR_NEXT_TS_1_SHIFT 0

/***************************************************************************
 *TMEU_TIMING_INFO_SLOT1_REG2 - MCPB Channel x timing information for Slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_INFO_SLOT1_REG2 :: PCR_OR_TS_DELTA_1 [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT1_REG2_PCR_OR_TS_DELTA_1_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_SLOT1_REG2_PCR_OR_TS_DELTA_1_SHIFT 0

/***************************************************************************
 *TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA - MCPB Channel x last TS delta value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA :: LAST_TIMESTAMP_DELTA [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA_LAST_TIMESTAMP_DELTA_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA_LAST_TIMESTAMP_DELTA_SHIFT 0

/***************************************************************************
 *TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP - MCPB Channel x last NEXT TS value
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP :: LAST_NEXT_TIMESTAMP [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP_LAST_NEXT_TIMESTAMP_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP_LAST_NEXT_TIMESTAMP_SHIFT 0

/***************************************************************************
 *DCPM_STATUS - MCPB Channel x DCPM status information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_reserved0_MASK        0xffffff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_reserved0_SHIFT       8

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: PA2_VALID [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_PA2_VALID_MASK        0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_PA2_VALID_SHIFT       7

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: PA1_VALID [06:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_PA1_VALID_MASK        0x00000040
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_PA1_VALID_SHIFT       6

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: NUM_COPIES [05:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_NUM_COPIES_MASK       0x00000030
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_NUM_COPIES_SHIFT      4

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: RETRANS_DATA_ADDRESS_STATUS [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_RETRANS_DATA_ADDRESS_STATUS_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_RETRANS_DATA_ADDRESS_STATUS_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: DESC_ADDRESS_STATUS [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_DESC_ADDRESS_STATUS_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_DESC_ADDRESS_STATUS_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: DESC_DONE_INT_ADDRESS_STATUS [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_DESC_DONE_INT_ADDRESS_STATUS_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_DESC_DONE_INT_ADDRESS_STATUS_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_STATUS :: DATA_ADDR_CUR_DESC_ADDR_STATUS [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_DATA_ADDR_CUR_DESC_ADDR_STATUS_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_STATUS_DATA_ADDR_CUR_DESC_ADDR_STATUS_SHIFT 0

/***************************************************************************
 *DCPM_DESC_ADDR - MCPB Channel x DCPM descriptor address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_reserved0_SHIFT    40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR :: DESC_ADDRESS [39:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_DESC_ADDRESS_MASK  BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_DESC_ADDRESS_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR :: DESC_ID [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_DESC_ID_MASK       BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_DESC_ID_SHIFT      0

/***************************************************************************
 *DCPM_DESC_DONE_INT_ADDR - MCPB Channel x DCPM descriptor done interrupt address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_DONE_INT_ADDR :: reserved0 [63:32] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR_reserved0_SHIFT 32

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_DONE_INT_ADDR :: DESC_DONE_INT_ADDRESS [31:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR_DESC_DONE_INT_ADDRESS_MASK BCHP_UINT64_C(0x00000000, 0xfffffff0)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR_DESC_DONE_INT_ADDRESS_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_DONE_INT_ADDR :: DESC_DONE_INT_ID [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR_DESC_DONE_INT_ID_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_DONE_INT_ADDR_DESC_DONE_INT_ID_SHIFT 0

/***************************************************************************
 *DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL - MCPB Channel x Pause after group of packets control information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL :: PAUSE_AFTER_PACKET_COUNT [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_PAUSE_AFTER_PACKET_COUNT_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_PAUSE_AFTER_PACKET_COUNT_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL :: BTP_PACKET_GROUP_ID [15:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_BTP_PACKET_GROUP_ID_MASK 0x0000ff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_BTP_PACKET_GROUP_ID_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL :: reserved_for_eco0 [07:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_reserved_for_eco0_MASK 0x000000f8
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_reserved_for_eco0_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL :: DIS_DUPLICATION_COUNTING [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_DIS_DUPLICATION_COUNTING_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_DIS_DUPLICATION_COUNTING_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL :: DONT_SEND_BTP_PACKET [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_DONT_SEND_BTP_PACKET_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_DONT_SEND_BTP_PACKET_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL :: ENABLE [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_ENABLE_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL_ENABLE_SHIFT 0

/***************************************************************************
 *DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER - MCPB Channel x Pause after group of packets local packet counter
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER_reserved0_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER :: PKT_COUNTER [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER_PKT_COUNTER_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER_PKT_COUNTER_SHIFT 0

/***************************************************************************
 *DCPM_LOCAL_PACKET_COUNTER - MCPB Channel x local packet counter
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_LOCAL_PACKET_COUNTER :: PACKET_COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_LOCAL_PACKET_COUNTER_PACKET_COUNTER_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_LOCAL_PACKET_COUNTER_PACKET_COUNTER_SHIFT 0

/***************************************************************************
 *DCPM_PA1_DATA_ADDR - MCPB Channel x DCPM PA1 data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PA1_DATA_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA1_DATA_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA1_DATA_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PA1_DATA_ADDR :: DATA_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA1_DATA_ADDR_DATA_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA1_DATA_ADDR_DATA_ADDR_SHIFT 0

/***************************************************************************
 *DCPM_PA2_DATA_ADDR - MCPB Channel x DCPM PA2 data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PA2_DATA_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA2_DATA_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA2_DATA_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_PA2_DATA_ADDR :: DATA_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA2_DATA_ADDR_DATA_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_PA2_DATA_ADDR_DATA_ADDR_SHIFT 0

/***************************************************************************
 *DCPM_DATA_ADDR - MCPB Channel x DCPM data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DATA_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_reserved0_MASK     BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_reserved0_SHIFT    40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DATA_ADDR :: DATA_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_DATA_ADDR_MASK     BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_DATA_ADDR_SHIFT    0

/***************************************************************************
 *DCPM_CURR_DESC_ADDR - MCPB Channel x DCPM current descriptor address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_CURR_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_CURR_DESC_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_CURR_DESC_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_CURR_DESC_ADDR :: CUR_DESC_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_CURR_DESC_ADDR_CUR_DESC_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_CURR_DESC_ADDR_CUR_DESC_ADDR_SHIFT 0

/***************************************************************************
 *DCPM_RETRANS_DATA_ADDR - MCPB Channel x DCPM retransmission data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_RETRANS_DATA_ADDR :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_RETRANS_DATA_ADDR :: DATA_ADDR [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_DATA_ADDR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_DATA_ADDR_SHIFT 0

/***************************************************************************
 *DCPM_SLOT_STATUS - MCPB Channel x DCPM slot status information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: reserved0 [31:26] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_reserved0_MASK   0xfc000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_reserved0_SHIFT  26

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DATA_ABSORBED_BY_SEC_1 [25:25] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ABSORBED_BY_SEC_1_MASK 0x02000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ABSORBED_BY_SEC_1_SHIFT 25

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: PA2_VALID_1 [24:24] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA2_VALID_1_MASK 0x01000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA2_VALID_1_SHIFT 24

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: PA1_VALID_1 [23:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA1_VALID_1_MASK 0x00800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA1_VALID_1_SHIFT 23

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: NUM_COPIES_1 [22:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_NUM_COPIES_1_MASK 0x00600000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_NUM_COPIES_1_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: GENERATE_PAUSE_AT_DESC_READ_INTR_1 [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_READ_INTR_1_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_READ_INTR_1_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: GENERATE_PAUSE_AT_DESC_END_INTR_1 [19:19] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_END_INTR_1_MASK 0x00080000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_END_INTR_1_SHIFT 19

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DESC_UPDATE_1 [18:18] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_UPDATE_1_MASK 0x00040000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_UPDATE_1_SHIFT 18

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DESC_DONE_INT_UPDATE_1 [17:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_DONE_INT_UPDATE_1_MASK 0x00020000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_DONE_INT_UPDATE_1_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DATA_ADDR_CUR_DESC_ADDR_UPDATE_1 [16:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ADDR_CUR_DESC_ADDR_UPDATE_1_MASK 0x00010000
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ADDR_CUR_DESC_ADDR_UPDATE_1_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: reserved_for_eco1 [15:10] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_reserved_for_eco1_MASK 0x0000fc00
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_reserved_for_eco1_SHIFT 10

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DATA_ABSORBED_BY_SEC_0 [09:09] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ABSORBED_BY_SEC_0_MASK 0x00000200
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ABSORBED_BY_SEC_0_SHIFT 9

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: PA2_VALID_0 [08:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA2_VALID_0_MASK 0x00000100
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA2_VALID_0_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: PA1_VALID_0 [07:07] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA1_VALID_0_MASK 0x00000080
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_PA1_VALID_0_SHIFT 7

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: NUM_COPIES_0 [06:05] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_NUM_COPIES_0_MASK 0x00000060
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_NUM_COPIES_0_SHIFT 5

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: GENERATE_PAUSE_AT_DESC_READ_INTR_0 [04:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_READ_INTR_0_MASK 0x00000010
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_READ_INTR_0_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: GENERATE_PAUSE_AT_DESC_END_INTR_0 [03:03] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_END_INTR_0_MASK 0x00000008
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_GENERATE_PAUSE_AT_DESC_END_INTR_0_SHIFT 3

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DESC_UPDATE_0 [02:02] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_UPDATE_0_MASK 0x00000004
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_UPDATE_0_SHIFT 2

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DESC_DONE_INT_UPDATE_0 [01:01] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_DONE_INT_UPDATE_0_MASK 0x00000002
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DESC_DONE_INT_UPDATE_0_SHIFT 1

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_SLOT_STATUS :: DATA_ADDR_CUR_DESC_ADDR_UPDATE_0 [00:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ADDR_CUR_DESC_ADDR_UPDATE_0_MASK 0x00000001
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_SLOT_STATUS_DATA_ADDR_CUR_DESC_ADDR_UPDATE_0_SHIFT 0

/***************************************************************************
 *DCPM_DESC_ADDR_SLOT_0 - MCPB Channel x DCPM completed slot 0 descriptor address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR_SLOT_0 :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR_SLOT_0 :: DESC_ADDR_SLOT [39:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0_DESC_ADDR_SLOT_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0_DESC_ADDR_SLOT_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR_SLOT_0 :: DESC_ID_SLOT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0_DESC_ID_SLOT_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_0_DESC_ID_SLOT_SHIFT 0

/***************************************************************************
 *DCPM_DATA_ADDR_SLOT_0 - MCPB Channel x DCPM completed slot 0 data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DATA_ADDR_SLOT_0 :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DATA_ADDR_SLOT_0 :: DATA_ADDR_0 [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0_DATA_ADDR_0_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_0_DATA_ADDR_0_SHIFT 0

/***************************************************************************
 *DCPM_RETRANS_DATA_ADDR_SLOT_0 - MCPB Channel x DCPM completed slot 0 data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_RETRANS_DATA_ADDR_SLOT_0 :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_RETRANS_DATA_ADDR_SLOT_0 :: DATA_ADDR_0 [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0_DATA_ADDR_0_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_0_DATA_ADDR_0_SHIFT 0

/***************************************************************************
 *DCPM_DESC_ADDR_SLOT_1 - MCPB Channel x DCPM completed slot 1 descriptor address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR_SLOT_1 :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR_SLOT_1 :: DESC_ADDR_SLOT [39:04] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1_DESC_ADDR_SLOT_MASK BCHP_UINT64_C(0x000000ff, 0xfffffff0)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1_DESC_ADDR_SLOT_SHIFT 4

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DESC_ADDR_SLOT_1 :: DESC_ID_SLOT [03:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1_DESC_ID_SLOT_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DESC_ADDR_SLOT_1_DESC_ID_SLOT_SHIFT 0

/***************************************************************************
 *DCPM_DATA_ADDR_SLOT_1 - MCPB Channel x DCPM completed slot 1 data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DATA_ADDR_SLOT_1 :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_DATA_ADDR_SLOT_1 :: DATA_ADDR_1 [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1_DATA_ADDR_1_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_DATA_ADDR_SLOT_1_DATA_ADDR_1_SHIFT 0

/***************************************************************************
 *DCPM_RETRANS_DATA_ADDR_SLOT_1 - MCPB Channel x DCPM completed slot 1 retransmission data address information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: DCPM_RETRANS_DATA_ADDR_SLOT_1 :: reserved0 [63:40] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1_reserved0_SHIFT 40

/* XPT_MEMDMA_MCPB_CH0 :: DCPM_RETRANS_DATA_ADDR_SLOT_1 :: DATA_ADDR_1 [39:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1_DATA_ADDR_1_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_XPT_MEMDMA_MCPB_CH0_DCPM_RETRANS_DATA_ADDR_SLOT_1_DATA_ADDR_1_SHIFT 0

/***************************************************************************
 *ON_CHIP_DESC_FIFO_BASE_POINTER - MCPB Channel x On chip descriptor fifo Base pointer information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_BASE_POINTER :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_BASE_POINTER_reserved0_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_BASE_POINTER_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_BASE_POINTER :: BASE_POINTER [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_BASE_POINTER_BASE_POINTER_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_BASE_POINTER_BASE_POINTER_SHIFT 0

/***************************************************************************
 *ON_CHIP_DESC_FIFO_END_POINTER - MCPB Channel x On chip descriptor fifo Base pointer information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_END_POINTER :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_END_POINTER_reserved0_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_END_POINTER_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_END_POINTER :: END_POINTER [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_END_POINTER_END_POINTER_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_END_POINTER_END_POINTER_SHIFT 0

/***************************************************************************
 *ON_CHIP_DESC_FIFO_RD_POINTER - MCPB Channel x On chip descriptor fifo Read pointer information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_RD_POINTER :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_RD_POINTER_reserved0_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_RD_POINTER_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_RD_POINTER :: READ_POINTER [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_RD_POINTER_READ_POINTER_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_RD_POINTER_READ_POINTER_SHIFT 0

/***************************************************************************
 *ON_CHIP_DESC_FIFO_WR_POINTER - MCPB Channel x On chip descriptor fifo Write pointer information
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_WR_POINTER :: reserved0 [31:16] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_WR_POINTER_reserved0_MASK 0xffff0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_WR_POINTER_reserved0_SHIFT 16

/* XPT_MEMDMA_MCPB_CH0 :: ON_CHIP_DESC_FIFO_WR_POINTER :: WRITE_POINTER [15:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_WR_POINTER_WRITE_POINTER_MASK 0x0000ffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ON_CHIP_DESC_FIFO_WR_POINTER_WRITE_POINTER_SHIFT 0

/***************************************************************************
 *ESCD_BTP0_CTRL3 - BTP0 control registers
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_CTRL3 :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_reserved0_MASK    0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_reserved0_SHIFT   23

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_CTRL3 :: PKT_OR_BYTE_BASED_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_PKT_OR_BYTE_BASED_MODE_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_PKT_OR_BYTE_BASED_MODE_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_CTRL3 :: SLOT1_START_ADDR [21:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_SLOT1_START_ADDR_MASK 0x003e0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_SLOT1_START_ADDR_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_CTRL3 :: SLOT0_START_ADDR [16:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_SLOT0_START_ADDR_MASK 0x0001f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_SLOT0_START_ADDR_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_CTRL3 :: BTP_BASE_ADDR [11:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_BTP_BASE_ADDR_MASK 0x00000fff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_CTRL3_BTP_BASE_ADDR_SHIFT 0

/***************************************************************************
 *ESCD_BTP0_SLOT0_CTRL4 - BTP0 control registers for slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT0_CTRL4 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT0_CTRL4 :: SLOT0_SIZE [27:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_SIZE_MASK 0x0fe00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_SIZE_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT0_CTRL4 :: SLOT0_INT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_INT_EN_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_INT_EN_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT0_CTRL4 :: SLOT0_OUTPUT_BTP_PID_CHANNEL [19:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_PID_CHANNEL_MASK 0x000fff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_PID_CHANNEL_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT0_CTRL4 :: SLOT0_OUTPUT_BTP_SECURED_REGION [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_SECURED_REGION_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_SECURED_REGION_SHIFT 0

/***************************************************************************
 *ESCD_BTP0_SLOT1_CTRL5 - BTP0 control registers for slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT1_CTRL5 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT1_CTRL5 :: SLOT1_SIZE [27:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_SIZE_MASK 0x0fe00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_SIZE_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT1_CTRL5 :: SLOT1_INT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_INT_EN_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_INT_EN_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT1_CTRL5 :: SLOT1_OUTPUT_BTP_PID_CHANNEL [19:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_PID_CHANNEL_MASK 0x000fff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_PID_CHANNEL_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT1_CTRL5 :: SLOT1_OUTPUT_BTP_SECURED_REGION [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_SECURED_REGION_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_SECURED_REGION_SHIFT 0

/***************************************************************************
 *ESCD_BTP0_SLOT0_CTRL6 - BTP0 insertion interval value for slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT0_CTRL6 :: SLOT0_INTERVAL_BETWEEN_INSERTION [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL6_SLOT0_INTERVAL_BETWEEN_INSERTION_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT0_CTRL6_SLOT0_INTERVAL_BETWEEN_INSERTION_SHIFT 0

/***************************************************************************
 *ESCD_BTP0_SLOT1_CTRL7 - BTP0 insertion interval value for slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_SLOT1_CTRL7 :: SLOT1_INTERVAL_BETWEEN_INSERTION [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL7_SLOT1_INTERVAL_BETWEEN_INSERTION_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_SLOT1_CTRL7_SLOT1_INTERVAL_BETWEEN_INSERTION_SHIFT 0

/***************************************************************************
 *ESCD_BTP1_CTRL3 - BTP1 control registers
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_CTRL3 :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_reserved0_MASK    0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_reserved0_SHIFT   23

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_CTRL3 :: PKT_OR_BYTE_BASED_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_PKT_OR_BYTE_BASED_MODE_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_PKT_OR_BYTE_BASED_MODE_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_CTRL3 :: SLOT1_START_ADDR [21:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_SLOT1_START_ADDR_MASK 0x003e0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_SLOT1_START_ADDR_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_CTRL3 :: SLOT0_START_ADDR [16:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_SLOT0_START_ADDR_MASK 0x0001f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_SLOT0_START_ADDR_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_CTRL3 :: BTP_BASE_ADDR [11:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_BTP_BASE_ADDR_MASK 0x00000fff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_CTRL3_BTP_BASE_ADDR_SHIFT 0

/***************************************************************************
 *ESCD_BTP1_SLOT0_CTRL4 - BTP1 control registers for slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT0_CTRL4 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT0_CTRL4 :: SLOT0_SIZE [27:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_SIZE_MASK 0x0fe00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_SIZE_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT0_CTRL4 :: SLOT0_INT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_INT_EN_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_INT_EN_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT0_CTRL4 :: SLOT0_OUTPUT_BTP_PID_CHANNEL [19:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_PID_CHANNEL_MASK 0x000fff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_PID_CHANNEL_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT0_CTRL4 :: SLOT0_OUTPUT_BTP_SECURED_REGION [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_SECURED_REGION_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_SECURED_REGION_SHIFT 0

/***************************************************************************
 *ESCD_BTP1_SLOT1_CTRL5 - BTP1 control registers for slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT1_CTRL5 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT1_CTRL5 :: SLOT1_SIZE [27:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_SIZE_MASK 0x0fe00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_SIZE_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT1_CTRL5 :: SLOT1_INT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_INT_EN_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_INT_EN_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT1_CTRL5 :: SLOT1_OUTPUT_BTP_PID_CHANNEL [19:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_PID_CHANNEL_MASK 0x000fff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_PID_CHANNEL_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT1_CTRL5 :: SLOT1_OUTPUT_BTP_SECURED_REGION [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_SECURED_REGION_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_SECURED_REGION_SHIFT 0

/***************************************************************************
 *ESCD_BTP1_SLOT0_CTRL6 - BTP1 insertion interval value for slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT0_CTRL6 :: SLOT0_INTERVAL_BETWEEN_INSERTION [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL6_SLOT0_INTERVAL_BETWEEN_INSERTION_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT0_CTRL6_SLOT0_INTERVAL_BETWEEN_INSERTION_SHIFT 0

/***************************************************************************
 *ESCD_BTP1_SLOT1_CTRL7 - BTP1 insertion interval value for slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_SLOT1_CTRL7 :: SLOT1_INTERVAL_BETWEEN_INSERTION [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL7_SLOT1_INTERVAL_BETWEEN_INSERTION_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_SLOT1_CTRL7_SLOT1_INTERVAL_BETWEEN_INSERTION_SHIFT 0

/***************************************************************************
 *ESCD_BTP2_CTRL3 - BTP2 control registers
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_CTRL3 :: reserved0 [31:23] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_reserved0_MASK    0xff800000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_reserved0_SHIFT   23

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_CTRL3 :: PKT_OR_BYTE_BASED_MODE [22:22] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_PKT_OR_BYTE_BASED_MODE_MASK 0x00400000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_PKT_OR_BYTE_BASED_MODE_SHIFT 22

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_CTRL3 :: SLOT1_START_ADDR [21:17] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_SLOT1_START_ADDR_MASK 0x003e0000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_SLOT1_START_ADDR_SHIFT 17

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_CTRL3 :: SLOT0_START_ADDR [16:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_SLOT0_START_ADDR_MASK 0x0001f000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_SLOT0_START_ADDR_SHIFT 12

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_CTRL3 :: BTP_BASE_ADDR [11:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_BTP_BASE_ADDR_MASK 0x00000fff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_CTRL3_BTP_BASE_ADDR_SHIFT 0

/***************************************************************************
 *ESCD_BTP2_SLOT0_CTRL4 - BTP2 control registers for slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT0_CTRL4 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT0_CTRL4 :: SLOT0_SIZE [27:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_SIZE_MASK 0x0fe00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_SIZE_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT0_CTRL4 :: SLOT0_INT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_INT_EN_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_INT_EN_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT0_CTRL4 :: SLOT0_OUTPUT_BTP_PID_CHANNEL [19:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_PID_CHANNEL_MASK 0x000fff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_PID_CHANNEL_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT0_CTRL4 :: SLOT0_OUTPUT_BTP_SECURED_REGION [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_SECURED_REGION_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL4_SLOT0_OUTPUT_BTP_SECURED_REGION_SHIFT 0

/***************************************************************************
 *ESCD_BTP2_SLOT1_CTRL5 - BTP2 control registers for slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT1_CTRL5 :: reserved0 [31:28] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_reserved0_MASK 0xf0000000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_reserved0_SHIFT 28

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT1_CTRL5 :: SLOT1_SIZE [27:21] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_SIZE_MASK 0x0fe00000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_SIZE_SHIFT 21

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT1_CTRL5 :: SLOT1_INT_EN [20:20] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_INT_EN_MASK 0x00100000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_INT_EN_SHIFT 20

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT1_CTRL5 :: SLOT1_OUTPUT_BTP_PID_CHANNEL [19:08] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_PID_CHANNEL_MASK 0x000fff00
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_PID_CHANNEL_SHIFT 8

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT1_CTRL5 :: SLOT1_OUTPUT_BTP_SECURED_REGION [07:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_SECURED_REGION_MASK 0x000000ff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL5_SLOT1_OUTPUT_BTP_SECURED_REGION_SHIFT 0

/***************************************************************************
 *ESCD_BTP2_SLOT0_CTRL6 - BTP2 insertion interval value for slot 0
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT0_CTRL6 :: SLOT0_INTERVAL_BETWEEN_INSERTION [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL6_SLOT0_INTERVAL_BETWEEN_INSERTION_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT0_CTRL6_SLOT0_INTERVAL_BETWEEN_INSERTION_SHIFT 0

/***************************************************************************
 *ESCD_BTP2_SLOT1_CTRL7 - BTP2 insertion interval value for slot 1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_SLOT1_CTRL7 :: SLOT1_INTERVAL_BETWEEN_INSERTION [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL7_SLOT1_INTERVAL_BETWEEN_INSERTION_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_SLOT1_CTRL7_SLOT1_INTERVAL_BETWEEN_INSERTION_SHIFT 0

/***************************************************************************
 *ESCD_BTP0_STATUS1 - Current value of byte/packet counter for BTP0 slot 0/1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP0_STATUS1 :: CURR_INTERVAL_COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_STATUS1_CURR_INTERVAL_COUNTER_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP0_STATUS1_CURR_INTERVAL_COUNTER_SHIFT 0

/***************************************************************************
 *ESCD_BTP1_STATUS1 - Current value of byte/packet counter for BTP1 slot 0/1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP1_STATUS1 :: CURR_INTERVAL_COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_STATUS1_CURR_INTERVAL_COUNTER_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP1_STATUS1_CURR_INTERVAL_COUNTER_SHIFT 0

/***************************************************************************
 *ESCD_BTP2_STATUS1 - Current value of byte/packet counter for BTP2 slot 0/1
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_BTP2_STATUS1 :: CURR_INTERVAL_COUNTER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_STATUS1_CURR_INTERVAL_COUNTER_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_BTP2_STATUS1_CURR_INTERVAL_COUNTER_SHIFT 0

/***************************************************************************
 *ESCD_TCPIP_MAX_SEQUENCE_NUMBER - Max sequence number for TCPIP depth calculations
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_TCPIP_MAX_SEQUENCE_NUMBER :: MAX_SEQUENCE_NUMBER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_MAX_SEQUENCE_NUMBER_MAX_SEQUENCE_NUMBER_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_MAX_SEQUENCE_NUMBER_MAX_SEQUENCE_NUMBER_SHIFT 0

/***************************************************************************
 *ESCD_TCPIP_CURR_SEQUENCE_NUMBER - Max sequence number for TCPIP depth calculations
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_TCPIP_CURR_SEQUENCE_NUMBER :: CURR_SEQUENCE_NUMBER [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_CURR_SEQUENCE_NUMBER_CURR_SEQUENCE_NUMBER_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_CURR_SEQUENCE_NUMBER_CURR_SEQUENCE_NUMBER_SHIFT 0

/***************************************************************************
 *ESCD_TCPIP_WINDOW_THRESHOLD - Threshold value for TCPIP windowing check
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_TCPIP_WINDOW_THRESHOLD :: MAX_TCPIP_WINDOW_THRESHOLD [31:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_WINDOW_THRESHOLD_MAX_TCPIP_WINDOW_THRESHOLD_MASK 0xffffffff
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_TCPIP_WINDOW_THRESHOLD_MAX_TCPIP_WINDOW_THRESHOLD_SHIFT 0

/***************************************************************************
 *ESCD_ACH_CTRL - Control signals in ACH for queue management
 ***************************************************************************/
/* XPT_MEMDMA_MCPB_CH0 :: ESCD_ACH_CTRL :: reserved0 [31:12] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_ACH_CTRL_reserved0_MASK      0xfffff000
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_ACH_CTRL_reserved0_SHIFT     12

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_ACH_CTRL :: ADD_NUM_SLOTS [11:06] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_ACH_CTRL_ADD_NUM_SLOTS_MASK  0x00000fc0
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_ACH_CTRL_ADD_NUM_SLOTS_SHIFT 6

/* XPT_MEMDMA_MCPB_CH0 :: ESCD_ACH_CTRL :: DESTINATION_QUEUE [05:00] */
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_ACH_CTRL_DESTINATION_QUEUE_MASK 0x0000003f
#define BCHP_XPT_MEMDMA_MCPB_CH0_ESCD_ACH_CTRL_DESTINATION_QUEUE_SHIFT 0

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_CH0_H__ */

/* End of File */
