FIRRTL version 1.2.0
circuit PHYSidebandChannel :
  module SidebandSerializer : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 160:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 160:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 160:7]
    output io_in_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    input io_in_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    output io_out_bits : UInt<32> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    output io_out_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]
    input io_out_credit : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 165:14]

    reg data : UInt<128>, clock with :
      reset => (UInt<1>("h0"), data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 176:17]
    reg sending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 178:24]
    reg sendCount : UInt<2>, clock with :
      reset => (UInt<1>("h0"), sendCount) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(sendCount, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(sendCount, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(io_out_valid, _wrap_value_T_1, sendCount) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_1 = mux(io_out_valid, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    reg current_credit : UInt<6>, clock with :
      reset => (UInt<1>("h0"), current_credit) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 181:31]
    reg isComplete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 182:27]
    node _io_in_ready_T = eq(sending, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 184:19]
    node _io_in_ready_T_1 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_in_ready_T_2 = eq(UInt<5>("h10"), _io_in_ready_T_1) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_in_ready_T_3 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_in_ready_T_4 = eq(UInt<5>("h11"), _io_in_ready_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_in_ready_T_5 = or(_io_in_ready_T_2, _io_in_ready_T_4) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _io_in_ready_T_6 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_in_ready_T_7 = eq(UInt<5>("h19"), _io_in_ready_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_in_ready_T_8 = or(_io_in_ready_T_5, _io_in_ready_T_7) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _io_in_ready_T_9 = gt(current_credit, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 186:24]
    node _io_in_ready_T_10 = or(_io_in_ready_T_8, _io_in_ready_T_9) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 186:5]
    node _io_in_ready_T_11 = and(_io_in_ready_T, _io_in_ready_T_10) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 184:28]
    node _io_out_valid_T = gt(current_credit, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:37]
    node _io_out_valid_T_1 = or(_io_out_valid_T, isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:44]
    node _io_out_valid_T_2 = and(_io_out_valid_T_1, sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:59]
    node _io_out_bits_T = bits(data, 31, 0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 188:22]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _isComplete_T = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _isComplete_T_1 = eq(UInt<5>("h10"), _isComplete_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _isComplete_T_2 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _isComplete_T_3 = eq(UInt<5>("h11"), _isComplete_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _isComplete_T_4 = or(_isComplete_T_1, _isComplete_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _isComplete_T_5 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _isComplete_T_6 = eq(UInt<5>("h19"), _isComplete_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _isComplete_T_7 = or(_isComplete_T_4, _isComplete_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _GEN_2 = mux(_T, io_in_bits, data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 190:20 191:10 176:17]
    node _GEN_3 = mux(_T, UInt<1>("h1"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 190:20 192:13 178:24]
    node _GEN_4 = mux(_T, _isComplete_T_7, isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 190:20 193:16 182:27]
    node _data_T = dshr(data, UInt<6>("h20")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 196:37]
    node _GEN_5 = mux(io_out_valid, _data_T, _GEN_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 196:{22,29}]
    node _T_1 = eq(isComplete, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 200:21]
    node _current_credit_T = sub(current_credit, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 200:69]
    node _current_credit_T_1 = tail(_current_credit_T, 1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 200:69]
    node _GEN_6 = mux(_T_1, _current_credit_T_1, current_credit) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 181:31 200:{34,51}]
    node sendDone = _GEN_1 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_7 = mux(sendDone, UInt<1>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 198:18 199:13]
    node _GEN_8 = mux(sendDone, _GEN_6, current_credit) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 198:18 181:31]
    node _current_credit_T_2 = add(current_credit, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 203:58]
    node _current_credit_T_3 = tail(_current_credit_T_2, 1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 203:58]
    node _GEN_9 = mux(io_out_credit, _current_credit_T_3, _GEN_8) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 203:{23,40}]
    io_in_ready <= _io_in_ready_T_11 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 184:15]
    io_out_bits <= _io_out_bits_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 188:15]
    io_out_valid <= _io_out_valid_T_2 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 187:16]
    data <= _GEN_5
    sending <= mux(reset, UInt<1>("h0"), _GEN_7) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 178:{24,24}]
    sendCount <= mux(reset, UInt<2>("h0"), _GEN_0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    current_credit <= mux(reset, UInt<6>("h20"), _GEN_9) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 181:{31,31}]
    isComplete <= mux(reset, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 182:{27,27}]

  module Queue4_UInt128 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io_enq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_enq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_enq_bits : UInt<128> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_deq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_deq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_deq_bits : UInt<128> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_count : UInt<3> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
      data-type => UInt<128>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), enq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), deq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (UInt<1>("h0"), maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io_enq_ready, io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _do_deq_T = and(io_deq_ready, io_deq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_enq = _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:{27,27}]
    node _GEN_0 = validif(do_enq, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8]
    node _GEN_1 = validif(do_enq, clock) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8]
    node _GEN_2 = mux(do_enq, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8 256:91]
    node _GEN_3 = validif(do_enq, UInt<1>("h1")) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:24]
    node _GEN_4 = validif(do_enq, io_enq_bits) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:24]
    node _GEN_5 = mux(do_enq, _value_T_1, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_deq = _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:{27,27}]
    node _GEN_6 = mux(do_deq, _value_T_3, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 273:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    node _GEN_7 = mux(_T, do_enq, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 276:27 277:16 259:27]
    node _GEN_8 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_5) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_9 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_6) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_10 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_7) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    io_enq_ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    io_deq_valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    io_deq_bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    io_count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.MPORT.addr <= _GEN_0
    ram.MPORT.en <= _GEN_2
    ram.MPORT.clk <= _GEN_1
    ram.MPORT.data <= _GEN_4
    ram.MPORT.mask <= _GEN_3
    enq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_8) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    deq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_9) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    maybe_full <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/chisel3/util/Decoupled.scala 259:{27,27}]

  module Queue32_UInt128 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io_enq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_enq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_enq_bits : UInt<128> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    input io_deq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_deq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_deq_bits : UInt<128> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]
    output io_count : UInt<6> @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
      data-type => UInt<128>
      depth => 32
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    reg enq_ptr_value : UInt<5>, clock with :
      reset => (UInt<1>("h0"), enq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<5>, clock with :
      reset => (UInt<1>("h0"), deq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (UInt<1>("h0"), maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io_enq_ready, io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _do_deq_T = and(io_deq_ready, io_deq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node wrap = eq(enq_ptr_value, UInt<5>("h1f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_enq = _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:{27,27}]
    node _GEN_0 = validif(do_enq, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8]
    node _GEN_1 = validif(do_enq, clock) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8]
    node _GEN_2 = mux(do_enq, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:8 256:91]
    node _GEN_3 = validif(do_enq, UInt<1>("h1")) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:24]
    node _GEN_4 = validif(do_enq, io_enq_bits) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 270:24]
    node _GEN_5 = mux(do_enq, _value_T_1, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 269:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node wrap_1 = eq(deq_ptr_value, UInt<5>("h1f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_deq = _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:{27,27}]
    node _GEN_6 = mux(do_deq, _value_T_3, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 273:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    node _GEN_7 = mux(_T, do_enq, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 276:27 277:16 259:27]
    node _GEN_8 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_5) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_9 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_6) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_10 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_7) @[src/main/scala/chisel3/util/Decoupled.scala 279:15 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<6>("h20"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    io_enq_ready <= _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    io_deq_valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    io_deq_bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    io_count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    ram.MPORT.addr <= _GEN_0
    ram.MPORT.en <= _GEN_2
    ram.MPORT.clk <= _GEN_1
    ram.MPORT.data <= _GEN_4
    ram.MPORT.mask <= _GEN_3
    enq_ptr_value <= mux(reset, UInt<5>("h0"), _GEN_8) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    deq_ptr_value <= mux(reset, UInt<5>("h0"), _GEN_9) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    maybe_full <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/chisel3/util/Decoupled.scala 259:{27,27}]

  module SidebandEnqArbiter : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 115:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 115:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 115:7]
    input io_out_0_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    output io_out_0_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    output io_out_0_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    input io_out_1_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    output io_out_1_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    output io_out_1_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    input io_out_2_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    output io_out_2_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    output io_out_2_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    output io_in_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]
    input io_in_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 116:14]

    node _io_out_0_valid_T = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_out_0_valid_T_1 = eq(UInt<5>("h10"), _io_out_0_valid_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_out_0_valid_T_2 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_out_0_valid_T_3 = eq(UInt<5>("h11"), _io_out_0_valid_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_out_0_valid_T_4 = or(_io_out_0_valid_T_1, _io_out_0_valid_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _io_out_0_valid_T_5 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_out_0_valid_T_6 = eq(UInt<5>("h19"), _io_out_0_valid_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_out_0_valid_T_7 = or(_io_out_0_valid_T_4, _io_out_0_valid_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _io_out_0_valid_T_8 = and(io_in_valid, _io_out_0_valid_T_7) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 126:34]
    node _io_out_1_valid_T = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:30]
    node _io_out_1_valid_T_1 = eq(UInt<5>("h12"), _io_out_1_valid_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:30]
    node _io_out_1_valid_T_2 = and(io_in_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:44]
    node _io_out_1_valid_T_3 = eq(UInt<5>("h1b"), _io_out_1_valid_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:44]
    node _io_out_1_valid_T_4 = or(_io_out_1_valid_T_1, _io_out_1_valid_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:40]
    node _io_out_1_valid_T_5 = and(io_in_valid, _io_out_1_valid_T_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 127:34]
    node _io_out_2_valid_T = bits(io_in_bits, 4, 4) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 391:30]
    node _io_out_2_valid_T_1 = not(_io_out_2_valid_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 391:28]
    node _io_out_2_valid_T_2 = and(io_in_valid, _io_out_2_valid_T_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 128:34]
    io_out_0_valid <= _io_out_0_valid_T_8 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 126:19]
    io_out_0_bits <= io_in_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 121:38]
    io_out_1_valid <= _io_out_1_valid_T_5 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 127:19]
    io_out_1_bits <= io_in_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 121:38]
    io_out_2_valid <= _io_out_2_valid_T_2 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 128:19]
    io_out_2_bits <= io_in_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 121:38]
    io_in_ready <= UInt<1>("h1") @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 125:15]

  module SidebandDeqArbiter : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 131:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 131:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 131:7]
    input io_out_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    output io_out_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    output io_out_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    output io_in_0_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    input io_in_0_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    input io_in_0_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    output io_in_1_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    input io_in_1_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    input io_in_1_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    output io_in_2_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    input io_in_2_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]
    input io_in_2_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 132:14]

    node _io_out_valid_T = or(io_in_0_valid, io_in_1_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 137:34]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_2_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 137:52]
    node _GEN_0 = mux(io_in_2_valid, UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 149:30 151:22 155:40]
    node _GEN_1 = mux(io_in_2_valid, io_out_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 149:30 151:22 155:40]
    node _GEN_2 = mux(io_in_2_valid, io_in_2_bits, io_in_0_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 149:30 153:17 156:17]
    node _GEN_3 = mux(io_in_1_valid, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 144:30 146:22]
    node _GEN_4 = mux(io_in_1_valid, io_out_ready, _GEN_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 144:30 146:22]
    node _GEN_5 = mux(io_in_1_valid, UInt<1>("h0"), _GEN_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 144:30 146:22]
    node _GEN_6 = mux(io_in_1_valid, io_in_1_bits, _GEN_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 144:30 148:17]
    node _GEN_7 = mux(io_in_0_valid, io_out_ready, _GEN_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 139:24 141:22]
    node _GEN_8 = mux(io_in_0_valid, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 139:24 141:22]
    node _GEN_9 = mux(io_in_0_valid, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 139:24 141:22]
    node _GEN_10 = mux(io_in_0_valid, io_in_0_bits, _GEN_6) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 139:24 143:17]
    io_out_valid <= _io_out_valid_T_1 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 137:16]
    io_out_bits <= _GEN_10
    io_in_0_ready <= _GEN_7
    io_in_1_ready <= _GEN_8
    io_in_2_ready <= _GEN_9

  module SidebandPriorityQueue : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 85:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 85:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 85:7]
    output io_enq_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 86:14]
    input io_enq_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 86:14]
    input io_enq_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 86:14]
    input io_deq_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 86:14]
    output io_deq_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 86:14]
    output io_deq_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 86:14]

    inst p0_queue of Queue4_UInt128 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 91:24]
    inst p1_queue of Queue32_UInt128 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 94:24]
    inst p2_queue of Queue32_UInt128 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 97:24]
    inst enq_arb of SidebandEnqArbiter @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 101:23]
    inst deq_arb of SidebandDeqArbiter @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 102:23]
    io_enq_ready <= enq_arb.io_in_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 104:17]
    io_deq_valid <= deq_arb.io_out_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 112:18]
    io_deq_bits <= deq_arb.io_out_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 112:18]
    p0_queue.clock <= clock
    p0_queue.reset <= reset
    p0_queue.io_enq_valid <= enq_arb.io_out_0_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 105:21]
    p0_queue.io_enq_bits <= enq_arb.io_out_0_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 105:21]
    p0_queue.io_deq_ready <= deq_arb.io_in_0_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 109:20]
    p1_queue.clock <= clock
    p1_queue.reset <= reset
    p1_queue.io_enq_valid <= enq_arb.io_out_1_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 106:21]
    p1_queue.io_enq_bits <= enq_arb.io_out_1_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 106:21]
    p1_queue.io_deq_ready <= deq_arb.io_in_1_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 110:20]
    p2_queue.clock <= clock
    p2_queue.reset <= reset
    p2_queue.io_enq_valid <= enq_arb.io_out_2_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 107:21]
    p2_queue.io_enq_bits <= enq_arb.io_out_2_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 107:21]
    p2_queue.io_deq_ready <= deq_arb.io_in_2_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 111:20]
    enq_arb.clock <= clock
    enq_arb.reset <= reset
    enq_arb.io_out_0_ready <= p0_queue.io_enq_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 105:21]
    enq_arb.io_out_1_ready <= p1_queue.io_enq_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 106:21]
    enq_arb.io_out_2_ready <= p2_queue.io_enq_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 107:21]
    enq_arb.io_in_valid <= io_enq_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 104:17]
    enq_arb.io_in_bits <= io_enq_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 104:17]
    deq_arb.clock <= clock
    deq_arb.reset <= reset
    deq_arb.io_out_ready <= io_deq_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 112:18]
    deq_arb.io_in_0_valid <= p0_queue.io_deq_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 109:20]
    deq_arb.io_in_0_bits <= p0_queue.io_deq_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 109:20]
    deq_arb.io_in_1_valid <= p1_queue.io_deq_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 110:20]
    deq_arb.io_in_1_bits <= p1_queue.io_deq_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 110:20]
    deq_arb.io_in_2_valid <= p2_queue.io_deq_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 111:20]
    deq_arb.io_in_2_bits <= p2_queue.io_deq_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 111:20]

  module SidebandDeserializer : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 206:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 206:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 206:7]
    input io_in_bits : UInt<32> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 212:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 212:14]
    input io_out_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 212:14]
    output io_out_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 212:14]
    output io_out_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 212:14]

    reg data_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17]
    reg data_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17]
    reg data_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17]
    reg data_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17]
    reg receiving : UInt<1>, clock with :
      reset => (UInt<1>("h0"), receiving) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 224:26]
    reg recvCount : UInt<2>, clock with :
      reset => (UInt<1>("h0"), recvCount) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(recvCount, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(recvCount, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(io_in_valid, _wrap_value_T_1, recvCount) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_1 = mux(io_in_valid, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node _io_out_valid_T = eq(receiving, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 227:19]
    node io_out_bits_lo = cat(data_1, data_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 228:23]
    node io_out_bits_hi = cat(data_3, data_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 228:23]
    node _io_out_bits_T = cat(io_out_bits_hi, io_out_bits_lo) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 228:23]
    node _data_recvCount = io_in_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 231:{21,21}]
    node _GEN_2 = mux(eq(UInt<1>("h0"), recvCount), _data_recvCount, data_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 231:{21,21}]
    node _GEN_3 = mux(eq(UInt<1>("h1"), recvCount), _data_recvCount, data_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 231:{21,21}]
    node _GEN_4 = mux(eq(UInt<2>("h2"), recvCount), _data_recvCount, data_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 231:{21,21}]
    node _GEN_5 = mux(eq(UInt<2>("h3"), recvCount), _data_recvCount, data_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 231:{21,21}]
    node _GEN_6 = mux(io_in_valid, _GEN_2, data_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 230:21]
    node _GEN_7 = mux(io_in_valid, _GEN_3, data_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 230:21]
    node _GEN_8 = mux(io_in_valid, _GEN_4, data_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 230:21]
    node _GEN_9 = mux(io_in_valid, _GEN_5, data_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 222:17 230:21]
    node recvDone = _GEN_1 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_10 = mux(recvDone, UInt<1>("h0"), receiving) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 234:18 224:26 234:30]
    node _T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_11 = mux(_T, UInt<1>("h1"), _GEN_10) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 236:{21,33}]
    io_out_valid <= _io_out_valid_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 227:16]
    io_out_bits <= _io_out_bits_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 228:15]
    data_0 <= _GEN_6
    data_1 <= _GEN_7
    data_2 <= _GEN_8
    data_3 <= _GEN_9
    receiving <= mux(reset, UInt<1>("h1"), _GEN_11) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 224:{26,26}]
    recvCount <= mux(reset, UInt<2>("h0"), _GEN_0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]

  module SidebandNode : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 57:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 57:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 57:7]
    output io_inner_layer_to_node_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    input io_inner_layer_to_node_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    input io_inner_layer_to_node_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    input io_inner_node_to_layer_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    output io_inner_node_to_layer_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    output io_inner_node_to_layer_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    output io_outer_tx_bits : UInt<32> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    output io_outer_tx_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    input io_outer_tx_credit : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    input io_outer_rx_bits : UInt<32> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    input io_outer_rx_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]
    output io_outer_rx_credit : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 59:14]

    inst tx_ser of SidebandSerializer @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 61:22]
    inst rx_queue of SidebandPriorityQueue @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 62:24]
    inst rx_des of SidebandDeserializer @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 63:22]
    node _io_outer_rx_credit_T = and(rx_queue.io_deq_ready, rx_queue.io_deq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_outer_rx_credit_T_1 = and(rx_queue.io_deq_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_outer_rx_credit_T_2 = eq(UInt<5>("h10"), _io_outer_rx_credit_T_1) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _io_outer_rx_credit_T_3 = and(rx_queue.io_deq_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_outer_rx_credit_T_4 = eq(UInt<5>("h11"), _io_outer_rx_credit_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _io_outer_rx_credit_T_5 = or(_io_outer_rx_credit_T_2, _io_outer_rx_credit_T_4) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _io_outer_rx_credit_T_6 = and(rx_queue.io_deq_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_outer_rx_credit_T_7 = eq(UInt<5>("h19"), _io_outer_rx_credit_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _io_outer_rx_credit_T_8 = or(_io_outer_rx_credit_T_5, _io_outer_rx_credit_T_7) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _io_outer_rx_credit_T_9 = eq(_io_outer_rx_credit_T_8, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 69:50]
    node _io_outer_rx_credit_T_10 = and(_io_outer_rx_credit_T, _io_outer_rx_credit_T_9) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 69:46]
    io_inner_layer_to_node_ready <= tx_ser.io_in_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 77:32]
    io_inner_node_to_layer_valid <= rx_queue.io_deq_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 82:26]
    io_inner_node_to_layer_bits <= rx_queue.io_deq_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 82:26]
    io_outer_tx_bits <= tx_ser.io_out_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 66:15]
    io_outer_tx_valid <= tx_ser.io_out_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 66:15]
    io_outer_rx_credit <= _io_outer_rx_credit_T_10 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 69:22]
    tx_ser.clock <= clock
    tx_ser.reset <= reset
    tx_ser.io_in_valid <= io_inner_layer_to_node_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 80:22]
    tx_ser.io_in_bits <= io_inner_layer_to_node_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 79:21]
    tx_ser.io_out_credit <= io_outer_tx_credit @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 66:15]
    rx_queue.clock <= clock
    rx_queue.reset <= reset
    rx_queue.io_enq_valid <= rx_des.io_out_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 74:19]
    rx_queue.io_enq_bits <= rx_des.io_out_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 74:19]
    rx_queue.io_deq_ready <= io_inner_node_to_layer_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 82:26]
    rx_des.clock <= clock
    rx_des.reset <= reset
    rx_des.io_in_bits <= io_outer_rx_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 68:20]
    rx_des.io_in_valid <= io_outer_rx_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 67:21]
    rx_des.io_out_ready <= rx_queue.io_enq_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 74:19]

  module sidebandOneInTwoOutSwitch : @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 52:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 52:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 52:7]
    output io_outer_node_to_layer_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    input io_outer_node_to_layer_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    input io_outer_node_to_layer_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    input io_inner_node_to_layer_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    output io_inner_node_to_layer_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    output io_inner_node_to_layer_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    input io_node_to_node_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    output io_node_to_node_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]
    output io_node_to_node_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 54:14]

    node _io_inner_node_to_layer_valid_T = bits(io_outer_node_to_layer_bits, 58, 56) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 61:10]
    node _io_inner_node_to_layer_valid_T_1 = eq(_io_inner_node_to_layer_valid_T, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 61:19]
    node _io_inner_node_to_layer_valid_T_2 = and(io_outer_node_to_layer_valid, _io_inner_node_to_layer_valid_T_1) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 60:64]
    node _io_node_to_node_valid_T = bits(io_outer_node_to_layer_bits, 58, 56) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 64:10]
    node _io_node_to_node_valid_T_1 = neq(_io_node_to_node_valid_T, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 64:19]
    node _io_node_to_node_valid_T_2 = and(io_outer_node_to_layer_valid, _io_node_to_node_valid_T_1) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 63:57]
    node _io_outer_node_to_layer_ready_T = bits(io_outer_node_to_layer_bits, 58, 56) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 68:32]
    node _io_outer_node_to_layer_ready_T_1 = eq(_io_outer_node_to_layer_ready_T, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 68:41]
    node _io_outer_node_to_layer_ready_T_2 = mux(_io_outer_node_to_layer_ready_T_1, io_inner_node_to_layer_ready, io_node_to_node_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 67:38]
    io_outer_node_to_layer_ready <= _io_outer_node_to_layer_ready_T_2 @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 67:32]
    io_inner_node_to_layer_valid <= _io_inner_node_to_layer_valid_T_2 @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 60:32]
    io_inner_node_to_layer_bits <= io_outer_node_to_layer_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 62:31]
    io_node_to_node_valid <= _io_node_to_node_valid_T_2 @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 63:25]
    io_node_to_node_bits <= io_outer_node_to_layer_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 65:24]

  module sidebandTwoInOneOutSwitch : @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 74:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 74:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 74:7]
    input io_outer_layer_to_node_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    output io_outer_layer_to_node_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    output io_outer_layer_to_node_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    output io_inner_layer_to_node_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    input io_inner_layer_to_node_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    input io_inner_layer_to_node_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    output io_node_to_node_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    input io_node_to_node_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]
    input io_node_to_node_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 75:14]

    node _priority_node_to_node_T = and(io_node_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _priority_node_to_node_T_1 = eq(UInt<5>("h10"), _priority_node_to_node_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _priority_node_to_node_T_2 = and(io_node_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _priority_node_to_node_T_3 = eq(UInt<5>("h11"), _priority_node_to_node_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _priority_node_to_node_T_4 = or(_priority_node_to_node_T_1, _priority_node_to_node_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _priority_node_to_node_T_5 = and(io_node_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _priority_node_to_node_T_6 = eq(UInt<5>("h19"), _priority_node_to_node_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _priority_node_to_node_T_7 = or(_priority_node_to_node_T_4, _priority_node_to_node_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _priority_node_to_node_T_8 = and(io_node_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:30]
    node _priority_node_to_node_T_9 = eq(UInt<5>("h12"), _priority_node_to_node_T_8) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:30]
    node _priority_node_to_node_T_10 = and(io_node_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:44]
    node _priority_node_to_node_T_11 = eq(UInt<5>("h1b"), _priority_node_to_node_T_10) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:44]
    node _priority_node_to_node_T_12 = or(_priority_node_to_node_T_9, _priority_node_to_node_T_11) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:40]
    node _priority_node_to_node_T_13 = mux(_priority_node_to_node_T_12, UInt<1>("h1"), UInt<2>("h2")) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 90:8]
    node _priority_node_to_node_T_14 = mux(_priority_node_to_node_T_7, UInt<1>("h0"), _priority_node_to_node_T_13) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 87:31]
    node _priority_inner_layer_to_node_T = and(io_inner_layer_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _priority_inner_layer_to_node_T_1 = eq(UInt<5>("h10"), _priority_inner_layer_to_node_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:31]
    node _priority_inner_layer_to_node_T_2 = and(io_inner_layer_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _priority_inner_layer_to_node_T_3 = eq(UInt<5>("h11"), _priority_inner_layer_to_node_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:46]
    node _priority_inner_layer_to_node_T_4 = or(_priority_inner_layer_to_node_T_1, _priority_inner_layer_to_node_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:42]
    node _priority_inner_layer_to_node_T_5 = and(io_inner_layer_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _priority_inner_layer_to_node_T_6 = eq(UInt<5>("h19"), _priority_inner_layer_to_node_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:62]
    node _priority_inner_layer_to_node_T_7 = or(_priority_inner_layer_to_node_T_4, _priority_inner_layer_to_node_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 389:58]
    node _priority_inner_layer_to_node_T_8 = and(io_inner_layer_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:30]
    node _priority_inner_layer_to_node_T_9 = eq(UInt<5>("h12"), _priority_inner_layer_to_node_T_8) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:30]
    node _priority_inner_layer_to_node_T_10 = and(io_inner_layer_to_node_bits, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:44]
    node _priority_inner_layer_to_node_T_11 = eq(UInt<5>("h1b"), _priority_inner_layer_to_node_T_10) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:44]
    node _priority_inner_layer_to_node_T_12 = or(_priority_inner_layer_to_node_T_9, _priority_inner_layer_to_node_T_11) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 390:40]
    node _priority_inner_layer_to_node_T_13 = mux(_priority_inner_layer_to_node_T_12, UInt<1>("h1"), UInt<2>("h2")) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 95:8]
    node _priority_inner_layer_to_node_T_14 = mux(_priority_inner_layer_to_node_T_7, UInt<1>("h0"), _priority_inner_layer_to_node_T_13) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 92:38]
    node _flag_T = and(io_node_to_node_valid, io_inner_layer_to_node_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 98:27]
    node priority_inner_layer_to_node = _priority_inner_layer_to_node_T_14 @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 85:42 92:32]
    node priority_node_to_node = _priority_node_to_node_T_14 @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 84:35 87:25]
    node _flag_T_1 = gt(priority_inner_layer_to_node, priority_node_to_node) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 99:34]
    node _flag_T_2 = mux(io_node_to_node_valid, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 100:8]
    node _flag_T_3 = mux(_flag_T, _flag_T_1, _flag_T_2) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 97:14]
    node _io_outer_layer_to_node_valid_T = or(io_node_to_node_valid, io_inner_layer_to_node_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 103:57]
    node flag = _flag_T_3 @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 82:18 97:8]
    node _io_outer_layer_to_node_bits_T = mux(flag, io_node_to_node_bits, io_inner_layer_to_node_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 104:37]
    node _io_node_to_node_ready_T = mux(flag, io_outer_layer_to_node_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 109:31]
    node _io_inner_layer_to_node_ready_T = mux(flag, UInt<1>("h0"), io_outer_layer_to_node_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 110:38]
    io_outer_layer_to_node_valid <= _io_outer_layer_to_node_valid_T @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 103:32]
    io_outer_layer_to_node_bits <= _io_outer_layer_to_node_bits_T @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 104:31]
    io_inner_layer_to_node_ready <= _io_inner_layer_to_node_ready_T @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 110:32]
    io_node_to_node_ready <= _io_node_to_node_ready_T @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 109:25]

  module sidebandSwitcher : @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 8:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 8:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 8:7]
    input io_inner_node_to_layer_above_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_inner_node_to_layer_above_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_inner_node_to_layer_above_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_inner_layer_to_node_above_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_inner_layer_to_node_above_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_inner_layer_to_node_above_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_inner_node_to_layer_below_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_inner_node_to_layer_below_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_inner_node_to_layer_below_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_inner_layer_to_node_below_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_inner_layer_to_node_below_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_inner_layer_to_node_below_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_outer_node_to_layer_above_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_outer_node_to_layer_above_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_outer_node_to_layer_above_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_outer_layer_to_node_above_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_outer_layer_to_node_above_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_outer_layer_to_node_above_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_outer_node_to_layer_below_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_outer_node_to_layer_below_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_outer_node_to_layer_below_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    input io_outer_layer_to_node_below_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_outer_layer_to_node_below_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]
    output io_outer_layer_to_node_below_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 10:14]

    inst outer_node_to_layer_below_subswitch of sidebandOneInTwoOutSwitch @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 19:51]
    inst outer_node_to_layer_above_subswitch of sidebandOneInTwoOutSwitch @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 22:51]
    inst outer_layer_to_node_above_subswitch of sidebandTwoInOneOutSwitch @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 35:51]
    inst outer_layer_to_node_below_subswitch of sidebandTwoInOneOutSwitch @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 38:51]
    node node_to_node_below_to_above_ready = outer_layer_to_node_above_subswitch.io_node_to_node_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 12:41 42:55]
    node node_to_node_below_to_above_valid = outer_node_to_layer_below_subswitch.io_node_to_node_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 12:41 32:31]
    node node_to_node_below_to_above_bits = outer_node_to_layer_below_subswitch.io_node_to_node_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 12:41 32:31]
    node node_to_node_above_to_below_ready = outer_layer_to_node_below_subswitch.io_node_to_node_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 15:41 43:55]
    node node_to_node_above_to_below_valid = outer_node_to_layer_above_subswitch.io_node_to_node_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 15:41 33:31]
    node node_to_node_above_to_below_bits = outer_node_to_layer_above_subswitch.io_node_to_node_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 15:41 33:31]
    io_inner_node_to_layer_above_valid <= outer_node_to_layer_above_subswitch.io_inner_node_to_layer_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 30:62]
    io_inner_node_to_layer_above_bits <= outer_node_to_layer_above_subswitch.io_inner_node_to_layer_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 30:62]
    io_inner_layer_to_node_above_ready <= outer_layer_to_node_above_subswitch.io_inner_layer_to_node_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 48:62]
    io_inner_node_to_layer_below_valid <= outer_node_to_layer_below_subswitch.io_inner_node_to_layer_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 29:62]
    io_inner_node_to_layer_below_bits <= outer_node_to_layer_below_subswitch.io_inner_node_to_layer_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 29:62]
    io_inner_layer_to_node_below_ready <= outer_layer_to_node_below_subswitch.io_inner_layer_to_node_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 49:62]
    io_outer_node_to_layer_above_ready <= outer_node_to_layer_above_subswitch.io_outer_node_to_layer_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 27:62]
    io_outer_layer_to_node_above_valid <= outer_layer_to_node_above_subswitch.io_outer_layer_to_node_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 45:62]
    io_outer_layer_to_node_above_bits <= outer_layer_to_node_above_subswitch.io_outer_layer_to_node_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 45:62]
    io_outer_node_to_layer_below_ready <= outer_node_to_layer_below_subswitch.io_outer_node_to_layer_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 26:62]
    io_outer_layer_to_node_below_valid <= outer_layer_to_node_below_subswitch.io_outer_layer_to_node_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 46:62]
    io_outer_layer_to_node_below_bits <= outer_layer_to_node_below_subswitch.io_outer_layer_to_node_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 46:62]
    outer_node_to_layer_below_subswitch.clock <= clock
    outer_node_to_layer_below_subswitch.reset <= reset
    outer_node_to_layer_below_subswitch.io_outer_node_to_layer_valid <= io_outer_node_to_layer_below_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 26:62]
    outer_node_to_layer_below_subswitch.io_outer_node_to_layer_bits <= io_outer_node_to_layer_below_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 26:62]
    outer_node_to_layer_below_subswitch.io_inner_node_to_layer_ready <= io_inner_node_to_layer_below_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 29:62]
    outer_node_to_layer_below_subswitch.io_node_to_node_ready <= node_to_node_below_to_above_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 32:31]
    outer_node_to_layer_above_subswitch.clock <= clock
    outer_node_to_layer_above_subswitch.reset <= reset
    outer_node_to_layer_above_subswitch.io_outer_node_to_layer_valid <= io_outer_node_to_layer_above_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 27:62]
    outer_node_to_layer_above_subswitch.io_outer_node_to_layer_bits <= io_outer_node_to_layer_above_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 27:62]
    outer_node_to_layer_above_subswitch.io_inner_node_to_layer_ready <= io_inner_node_to_layer_above_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 30:62]
    outer_node_to_layer_above_subswitch.io_node_to_node_ready <= node_to_node_above_to_below_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 33:31]
    outer_layer_to_node_above_subswitch.clock <= clock
    outer_layer_to_node_above_subswitch.reset <= reset
    outer_layer_to_node_above_subswitch.io_outer_layer_to_node_ready <= io_outer_layer_to_node_above_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 45:62]
    outer_layer_to_node_above_subswitch.io_inner_layer_to_node_valid <= io_inner_layer_to_node_above_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 48:62]
    outer_layer_to_node_above_subswitch.io_inner_layer_to_node_bits <= io_inner_layer_to_node_above_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 48:62]
    outer_layer_to_node_above_subswitch.io_node_to_node_valid <= node_to_node_below_to_above_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 42:55]
    outer_layer_to_node_above_subswitch.io_node_to_node_bits <= node_to_node_below_to_above_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 42:55]
    outer_layer_to_node_below_subswitch.clock <= clock
    outer_layer_to_node_below_subswitch.reset <= reset
    outer_layer_to_node_below_subswitch.io_outer_layer_to_node_ready <= io_outer_layer_to_node_below_ready @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 46:62]
    outer_layer_to_node_below_subswitch.io_inner_layer_to_node_valid <= io_inner_layer_to_node_below_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 49:62]
    outer_layer_to_node_below_subswitch.io_inner_layer_to_node_bits <= io_inner_layer_to_node_below_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 49:62]
    outer_layer_to_node_below_subswitch.io_node_to_node_valid <= node_to_node_above_to_below_valid @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 43:55]
    outer_layer_to_node_below_subswitch.io_node_to_node_bits <= node_to_node_above_to_below_bits @[generators/uciedigital/src/main/scala/sideband/sidebandSwitcher.scala 43:55]

  module SidebandLinkSerializer : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 239:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 239:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 239:7]
    output io_in_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    input io_in_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    input io_in_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    output io_out_bits : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    output io_out_clock : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]
    output io_counter : UInt<5> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 245:14]

    reg data : UInt<128>, clock with :
      reset => (UInt<1>("h0"), data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 256:17]
    reg counter : UInt<5>, clock with :
      reset => (UInt<1>("h0"), counter) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 260:26]
    reg done : UInt<1>, clock with :
      reset => (UInt<1>("h0"), done) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 264:21]
    node _GEN_13 = mux(done, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 279:14 303:14 304:16]
    node counter_en = _GEN_13 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 258:24]
    reg sendNext : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sendNext) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 266:25]
    node _counter_next_T = eq(counter, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:31]
    node _counter_next_T_1 = add(counter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:55]
    node _counter_next_T_2 = tail(_counter_next_T_1, 1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:55]
    node _counter_next_T_3 = mux(_counter_next_T, UInt<5>("h1f"), _counter_next_T_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:22]
    node _GEN_7 = mux(sendNext, UInt<1>("h0"), _counter_next_T_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 261:16 288:18 291:18]
    node counter_next = _GEN_7 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 259:26]
    node _GEN_0 = mux(counter_en, counter_next, counter) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 260:{26,26,26}]
    reg sending : UInt<1>, clock with :
      reset => (UInt<1>("h0"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 263:24]
    reg waited : UInt<1>, clock with :
      reset => (UInt<1>("h0"), waited) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 265:23]
    reg sendCount : UInt<7>, clock with :
      reset => (UInt<1>("h0"), sendCount) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(sendCount, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(sendCount, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_1 = mux(sending, _wrap_value_T_1, sendCount) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_2 = mux(sending, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    reg isComplete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 269:27]
    node _sendNegEdge_T = asUInt(clock) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:39]
    node _sendNegEdge_T_1 = bits(_sendNegEdge_T, 0, 0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:39]
    node _sendNegEdge_T_2 = eq(_sendNegEdge_T_1, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:32]
    node _sendNegEdge_T_3 = asClock(_sendNegEdge_T_2) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:47]
    reg sendNegEdge : UInt<1>, _sendNegEdge_T_3 with :
      reset => (UInt<1>("h0"), sendNegEdge) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:63]
    node _sendNegEdge_T_4 = neq(sendCount, UInt<7>("h7f")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 274:52]
    node _sendNegEdge_T_5 = and(sending, _sendNegEdge_T_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 274:38]
    node _sendNegEdge_T_6 = or(sendNext, _sendNegEdge_T_5) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 274:27]
    node _io_out_clock_T = asUInt(clock) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 276:42]
    node _io_out_clock_T_1 = mux(sendNegEdge, _io_out_clock_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 276:22]
    node _io_out_bits_T = bits(data, 0, 0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 277:22]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_3 = mux(_T, io_in_bits, data) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 283:20 284:10 256:17]
    node _GEN_4 = mux(_T, UInt<1>("h1"), sendNext) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 283:20 285:14 266:25]
    node _GEN_5 = mux(sendNext, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 289:14]
    node _GEN_6 = mux(sendNext, UInt<1>("h1"), sending) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 290:13 263:24]
    node _GEN_8 = mux(sendNext, UInt<1>("h0"), done) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 292:10 264:21]
    node _GEN_9 = mux(sendNext, UInt<1>("h0"), waited) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 288:18 293:12 265:23]
    node _data_T = dshr(data, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 296:32]
    node _GEN_10 = mux(sending, _data_T, _GEN_3) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 296:{17,24}]
    node sendDone = _GEN_2 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_11 = mux(sendDone, UInt<1>("h0"), _GEN_6) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 298:18 299:13]
    node _GEN_12 = mux(sendDone, UInt<1>("h1"), _GEN_8) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 298:18 300:10]
    node _waited_T = eq(counter, UInt<5>("h1f")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 305:23]
    node _GEN_14 = mux(done, _waited_T, _GEN_9) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 303:14 305:12]
    io_in_ready <= waited @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 271:15]
    io_out_bits <= _io_out_bits_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 277:15]
    io_out_clock <= _io_out_clock_T_1 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 276:16]
    io_counter <= counter @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 281:14]
    data <= _GEN_10
    counter <= mux(reset, UInt<5>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 260:{26,26}]
    sending <= mux(reset, UInt<1>("h0"), _GEN_11) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 263:{24,24}]
    done <= mux(reset, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 264:{21,21}]
    waited <= mux(reset, UInt<1>("h1"), _GEN_14) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 265:{23,23}]
    sendNext <= mux(reset, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 266:{25,25}]
    sendCount <= mux(reset, UInt<7>("h0"), _GEN_1) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    isComplete <= mux(reset, UInt<1>("h0"), isComplete) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 269:{27,27,27}]
    sendNegEdge <= mux(reset, UInt<1>("h0"), _sendNegEdge_T_6) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 273:{63,63} 274:15]

  extmodule SBDeserializerBlackBox : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 350:7]
    input clk : Clock
    input rst : AsyncReset
    input in_data : UInt<1>
    output out_data : UInt<128>
    output out_data_valid : UInt<1>
    defname = SBDeserializerBlackBox
    parameter WIDTH = 128
    parameter WIDTH_W = 8

  module SidebandLinkDeserializer : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 309:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 309:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 309:7]
    input io_in_bits : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 315:14]
    input io_in_remote_clock : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 315:14]
    input io_out_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 315:14]
    output io_out_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 315:14]
    output io_out_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 315:14]

    inst sbDeserBlackBox of SBDeserializerBlackBox @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 327:31]
    node remote_clock = asClock(io_in_remote_clock) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 323:41]
    reg valid_sync_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_sync_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 329:29]
    reg valid_sync : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_sync) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 330:27]
    reg data_sync_1 : UInt<128>, clock with :
      reset => (UInt<1>("h0"), data_sync_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 331:28]
    reg data_sync : UInt<128>, clock with :
      reset => (UInt<1>("h0"), data_sync) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 332:26]
    reg flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), flag) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 334:21]
    node _GEN_0 = mux(valid_sync, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 335:20 336:10 338:10]
    node _io_out_valid_T = and(valid_sync, flag) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 341:30]
    node _sbDeserBlackBox_io_rst_T = asAsyncReset(reset) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 345:35]
    io_out_valid <= _io_out_valid_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 341:16]
    io_out_bits <= data_sync @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 342:15]
    sbDeserBlackBox.clk <= remote_clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 344:26]
    sbDeserBlackBox.rst <= _sbDeserBlackBox_io_rst_T @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 345:26]
    sbDeserBlackBox.in_data <= io_in_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 346:30]
    valid_sync_1 <= sbDeserBlackBox.out_data_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 329:29]
    valid_sync <= valid_sync_1 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 330:27]
    data_sync_1 <= sbDeserBlackBox.out_data @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 331:28]
    data_sync <= data_sync_1 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 332:26]
    flag <= mux(reset, UInt<1>("h1"), _GEN_0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 334:{21,21}]

  module SidebandLinkNode : @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 21:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 21:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 21:7]
    input io_rxMode : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    output io_inner_layer_to_node_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    input io_inner_layer_to_node_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    input io_inner_layer_to_node_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    input io_inner_node_to_layer_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    output io_inner_node_to_layer_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    output io_inner_node_to_layer_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    output io_outer_tx_bits : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    output io_outer_tx_clock : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    input io_outer_rx_bits : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]
    input io_outer_rx_clock : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 23:14]

    inst tx_ser of SidebandLinkSerializer @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 25:22]
    inst rx_des of SidebandLinkDeserializer @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 26:22]
    inst rx_queue of SidebandPriorityQueue @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 27:24]
    node _tx_ser_io_in_bits_T = bits(io_inner_layer_to_node_bits, 127, 59) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 41:32]
    node _tx_ser_io_in_bits_T_1 = bits(io_inner_layer_to_node_bits, 57, 0) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 43:32]
    node tx_ser_io_in_bits_hi = cat(_tx_ser_io_in_bits_T, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 40:27]
    node _tx_ser_io_in_bits_T_2 = cat(tx_ser_io_in_bits_hi, _tx_ser_io_in_bits_T_1) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 40:27]
    node _T = eq(io_rxMode, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 47:18]
    node _GEN_0 = mux(_T, rx_queue.io_deq_bits, rx_des.io_out_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 47:39 48:28 52:28]
    node _GEN_1 = mux(_T, rx_queue.io_deq_valid, rx_des.io_out_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 47:39 48:28 52:28]
    node _GEN_2 = mux(_T, io_inner_node_to_layer_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 47:39 48:28 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_3 = mux(_T, rx_des.io_out_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 35:19 47:39 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_4 = validif(_T, rx_des.io_out_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 35:19 47:39]
    node _GEN_5 = mux(_T, rx_queue.io_enq_ready, io_inner_node_to_layer_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 35:19 47:39 52:28]
    io_inner_layer_to_node_ready <= tx_ser.io_in_ready @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 38:32]
    io_inner_node_to_layer_valid <= _GEN_1
    io_inner_node_to_layer_bits <= _GEN_0
    io_outer_tx_bits <= tx_ser.io_out_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 30:15]
    io_outer_tx_clock <= tx_ser.io_out_clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 30:15]
    tx_ser.clock <= clock
    tx_ser.reset <= reset
    tx_ser.io_in_valid <= io_inner_layer_to_node_valid @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 45:22]
    tx_ser.io_in_bits <= _tx_ser_io_in_bits_T_2 @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 40:21]
    rx_des.clock <= clock
    rx_des.reset <= reset
    rx_des.io_in_bits <= io_outer_rx_bits @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 32:20]
    rx_des.io_in_remote_clock <= io_outer_rx_clock @[generators/uciedigital/src/main/scala/sideband/sidebandNode.scala 31:21]
    rx_des.io_out_ready <= _GEN_5
    rx_queue.clock <= clock
    rx_queue.reset <= reset
    rx_queue.io_enq_valid <= _GEN_3
    rx_queue.io_enq_bits <= _GEN_4
    rx_queue.io_deq_ready <= _GEN_2

  module PHYSidebandChannel : @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 34:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 34:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 34:7]
    output io_to_upper_layer_tx_bits : UInt<32> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_to_upper_layer_tx_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_to_upper_layer_tx_credit : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_to_upper_layer_rx_bits : UInt<32> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_to_upper_layer_rx_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_to_upper_layer_rx_credit : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_to_lower_layer_tx_bits : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_to_lower_layer_tx_clock : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_to_lower_layer_rx_bits : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_to_lower_layer_rx_clock : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_inputMode : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_rxMode : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_inner_rawInput_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_rawInput_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_rawInput_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_switcherBundle_node_to_layer_above_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_inner_switcherBundle_node_to_layer_above_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_inner_switcherBundle_node_to_layer_above_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_inner_switcherBundle_layer_to_node_above_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_switcherBundle_layer_to_node_above_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_switcherBundle_layer_to_node_above_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_switcherBundle_node_to_layer_below_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_inner_switcherBundle_node_to_layer_below_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_inner_switcherBundle_node_to_layer_below_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    output io_inner_switcherBundle_layer_to_node_below_ready : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_switcherBundle_layer_to_node_below_valid : UInt<1> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]
    input io_inner_switcherBundle_layer_to_node_below_bits : UInt<128> @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 39:14]

    inst upper_node of SidebandNode @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 42:26]
    inst switcher of sidebandSwitcher @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 43:24]
    inst lower_node of SidebandLinkNode @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 44:26]
    node _T = eq(io_inner_inputMode, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 53:27]
    node _GEN_0 = mux(_T, UInt<1>("h0"), lower_node.io_inner_layer_to_node_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 53:48 src/main/scala/chisel3/util/Decoupled.scala 83:20 generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 58:39]
    node _GEN_1 = mux(_T, lower_node.io_inner_layer_to_node_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 53:48 55:39 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_2 = mux(_T, switcher.io_outer_layer_to_node_below_valid, io_inner_rawInput_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 53:48 55:39 58:39]
    node _GEN_3 = mux(_T, switcher.io_outer_layer_to_node_below_bits, io_inner_rawInput_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 53:48 55:39 58:39]
    node _T_1 = eq(io_inner_rxMode, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:24]
    node _GEN_4 = mux(_T_1, UInt<1>("h0"), lower_node.io_inner_node_to_layer_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 src/main/scala/chisel3/util/Decoupled.scala 67:20 generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 71:39]
    node _GEN_5 = validif(eq(_T_1, UInt<1>("h0")), lower_node.io_inner_node_to_layer_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 71:39]
    node _GEN_6 = mux(_T_1, UInt<1>("h0"), io_inner_switcherBundle_node_to_layer_below_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 src/main/scala/chisel3/util/Decoupled.scala 83:20 generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 72:29]
    node _GEN_7 = mux(_T_1, lower_node.io_inner_node_to_layer_bits, switcher.io_inner_node_to_layer_below_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 65:39 72:29]
    node _GEN_8 = mux(_T_1, lower_node.io_inner_node_to_layer_valid, switcher.io_inner_node_to_layer_below_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 65:39 72:29]
    node _GEN_9 = mux(_T_1, io_inner_switcherBundle_node_to_layer_below_ready, switcher.io_outer_node_to_layer_below_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 65:39 71:39]
    node _GEN_10 = mux(_T_1, switcher.io_inner_layer_to_node_below_ready, switcher.io_inner_layer_to_node_below_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 66:43 72:29]
    node _GEN_11 = mux(_T_1, io_inner_switcherBundle_layer_to_node_below_valid, io_inner_switcherBundle_layer_to_node_below_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 66:43 72:29]
    node _GEN_12 = mux(_T_1, io_inner_switcherBundle_layer_to_node_below_bits, io_inner_switcherBundle_layer_to_node_below_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 66:43 72:29]
    node _GEN_13 = mux(_T_1, switcher.io_inner_node_to_layer_above_bits, switcher.io_inner_node_to_layer_above_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 67:43 72:29]
    node _GEN_14 = mux(_T_1, switcher.io_inner_node_to_layer_above_valid, switcher.io_inner_node_to_layer_above_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 67:43 72:29]
    node _GEN_15 = mux(_T_1, io_inner_switcherBundle_node_to_layer_above_ready, io_inner_switcherBundle_node_to_layer_above_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 67:43 72:29]
    node _GEN_16 = mux(_T_1, switcher.io_inner_layer_to_node_above_ready, switcher.io_inner_layer_to_node_above_ready) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 68:43 72:29]
    node _GEN_17 = mux(_T_1, io_inner_switcherBundle_layer_to_node_above_valid, io_inner_switcherBundle_layer_to_node_above_valid) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 68:43 72:29]
    node _GEN_18 = mux(_T_1, io_inner_switcherBundle_layer_to_node_above_bits, io_inner_switcherBundle_layer_to_node_above_bits) @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 61:42 68:43 72:29]
    io_to_upper_layer_tx_bits <= upper_node.io_outer_tx_bits @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 47:21]
    io_to_upper_layer_tx_valid <= upper_node.io_outer_tx_valid @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 47:21]
    io_to_upper_layer_rx_credit <= upper_node.io_outer_rx_credit @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 47:21]
    io_to_lower_layer_tx_bits <= lower_node.io_outer_tx_bits @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 48:21]
    io_to_lower_layer_tx_clock <= lower_node.io_outer_tx_clock @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 48:21]
    io_inner_rawInput_ready <= _GEN_0
    io_inner_switcherBundle_node_to_layer_above_valid <= _GEN_14
    io_inner_switcherBundle_node_to_layer_above_bits <= _GEN_13
    io_inner_switcherBundle_layer_to_node_above_ready <= _GEN_16
    io_inner_switcherBundle_node_to_layer_below_valid <= _GEN_8
    io_inner_switcherBundle_node_to_layer_below_bits <= _GEN_7
    io_inner_switcherBundle_layer_to_node_below_ready <= _GEN_10
    upper_node.clock <= clock
    upper_node.reset <= reset
    upper_node.io_inner_layer_to_node_valid <= switcher.io_outer_layer_to_node_above_valid @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 51:37]
    upper_node.io_inner_layer_to_node_bits <= switcher.io_outer_layer_to_node_above_bits @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 51:37]
    upper_node.io_inner_node_to_layer_ready <= switcher.io_outer_node_to_layer_above_ready @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 52:37]
    upper_node.io_outer_tx_credit <= io_to_upper_layer_tx_credit @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 47:21]
    upper_node.io_outer_rx_bits <= io_to_upper_layer_rx_bits @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 47:21]
    upper_node.io_outer_rx_valid <= io_to_upper_layer_rx_valid @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 47:21]
    switcher.clock <= clock
    switcher.reset <= reset
    switcher.io_inner_node_to_layer_above_ready <= _GEN_15
    switcher.io_inner_layer_to_node_above_valid <= _GEN_17
    switcher.io_inner_layer_to_node_above_bits <= _GEN_18
    switcher.io_inner_node_to_layer_below_ready <= _GEN_6
    switcher.io_inner_layer_to_node_below_valid <= _GEN_11
    switcher.io_inner_layer_to_node_below_bits <= _GEN_12
    switcher.io_outer_node_to_layer_above_valid <= upper_node.io_inner_node_to_layer_valid @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 52:37]
    switcher.io_outer_node_to_layer_above_bits <= upper_node.io_inner_node_to_layer_bits @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 52:37]
    switcher.io_outer_layer_to_node_above_ready <= upper_node.io_inner_layer_to_node_ready @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 51:37]
    switcher.io_outer_node_to_layer_below_valid <= _GEN_4
    switcher.io_outer_node_to_layer_below_bits <= _GEN_5
    switcher.io_outer_layer_to_node_below_ready <= _GEN_1
    lower_node.clock <= clock
    lower_node.reset <= reset
    lower_node.io_rxMode <= io_inner_rxMode @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 74:24]
    lower_node.io_inner_layer_to_node_valid <= _GEN_2
    lower_node.io_inner_layer_to_node_bits <= _GEN_3
    lower_node.io_inner_node_to_layer_ready <= _GEN_9
    lower_node.io_outer_rx_bits <= io_to_lower_layer_rx_bits @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 48:21]
    lower_node.io_outer_rx_clock <= io_to_lower_layer_rx_clock @[generators/uciedigital/src/main/scala/sideband/sidebandChannel.scala 48:21]
