./all_steps.sh ../adder/adder.vhdl ../alu/alu.vhdl ../mux2/mux2.vhdl ../regfile/regfile.vhdl ../signext/signext.vhdl ../sl2/sl2.vhdl ../syncresff/syncresff.vhdl ../datapath/datapath.vhdl ../aludecoder/aludecoder.vhdl ../maindecoder/maindecoder.vhdl ../controller/controller.vhdl mips.vhdl mips_tb.vhdl
python vhdl_script.py ../adder/adder.vhdl ../alu/alu.vhdl ../mux2/mux2.vhdl ../regfile/regfile.vhdl ../signext/signext.vhdl ../sl2/sl2.vhdl ../syncresff/syncresff.vhdl ../datapath/datapath.vhdl ../aludecoder/aludecoder.vhdl ../maindecoder/maindecoder.vhdl ../controller/controller.vhdl mips.vhdl mips_tb.vhdl
python3 vhdl_script.py ../adder/adder.vhdl ../alu/alu.vhdl ../mux2/mux2.vhdl ../regfile/regfile.vhdl ../signext/signext.vhdl ../sl2/sl2.vhdl ../syncresff/syncresff.vhdl ../datapath/datapath.vhdl ../aludecoder/aludecoder.vhdl ../maindecoder/maindecoder.vhdl ../controller/controller.vhdl mips.vhdl mips_tb.vhdl