1,"Complexity-Effective Superscalar Processors",26,"206-218"
2,"Computer Modules: An Architecture for Large Digital Modules",3,"231-237"
3,"Banyan Networks for Partitioning Multiprocessor Systems",3,"21-28"
4,"DAP--A Distributed Array Processor",3,"61-65"
5,"HMO, A Hardware Microcode Optimizer",4,"45-51"
6,"A Virtual Memory for Microprocessors",4,"80-84"
7,"A Distributed Function Computer for Real-Time Control",4,"176-182"
8,"A Loop Network for Simultaneous Transmission of Variable-length Messages",4,"7-12"
9,"A Preliminary Architecture for a Basic Data-flow Processor",4,"126-132"
10,"A Hierarchical, Restructurable Multi-microprocessor Architecture",5,"40-45"
11,"Design and Simulation of the Distributed Loop Computer Network (DLCN)",5,"124-129"
12,"A Multimicroprocessor Approach to Numerical Analysis: An Application to Gaming Problems",5,"46-51"
13,"High-speed Buffering for Variable Length Operands",6,"205-210"
14,"A Modular Memory Scheme for Array Processing",6,"90-94"
15,"A Large Scale, Homogeneous, Fully Distributed Parallel Machine, I",6,"105-117"
16,"The Architecture of an ALGOL 60 Computer Implemented with Distributed Processors",6,"95-104"
17,"Address Size Independence in a 16-bit Minicomputer",7,"152-158"
18,"Structure of an Efficient Duplex Memory for Processing Fault-tolerant Programs",7,"131-138"
19,"DIRECT - a Multiprocessor Organization for Supporting Relational Data Base Management Systems",7,"182-189"
20,"Interconnection Unit for Poly-Processor System: Analysis and Design",7,"216-222"
21,"The Architecture and System Method of DDM1: A Recursively Structured Data Driven Machine",7,"210-215"
22,"The Architecture of the SPERRY UNIVAC 1100 Series Systems",8,"137-146"
23,"A Bit-slice Cache Controller",8,"75-82"
24,"A Concurrent Computer Architecture and a Ring Based Implementation",8,"1-11"
25,"Processor-memory Interconnections for Multiprocessors",8,"168-177"
26,"An Expandable Multiprocessor Architecture for Video Graphics (Preliminary Report)",8,"58-67"
27,"A Processor for a High-performance Personal Computer",9,"146-160"
28,"Security and Protection of Data in the IBM System/38",9,"245-252"
29,"Distributed Fault-tolerance for Large Multiprocessor Systems",9,"23-30"
30,"Fault Tolerance of a Class of Connecting Networks",9,"61-71"
31,"The Cytocomputer: A Practical Pipelined Image Processor",9,"271-277"
32,"Lockup-free Instruction Fetch/Prefetch Cache Organization",10,"81-87"
33,"MP/C: A Multiprocessor/Computer Architecture",10,"3-19"
34,"Dynamic Rerouting Tag Schemes for the Augmented Data Manipulator Network",10,"505-516"
35,"A Reconfigurable and Fault-tolerant VLSI Multiprocessor Array",10,"425-442"
36,"Decoupled Access/Execute Computer Architectures",11,"112-119"
37,"A Dual Processor VAX 11/780",11,"291-298"
38,"The Gamma Network: A Multiprocessor Interconnection Network with Redundant Paths",11,"73-80"
39,"A Data Flow Architecture with a Paged Memory System",11,"120-127"
40,"Using Cache Memory to Reduce Processor-memory Traffic",12,"124-131"
41,"A Pyramidal Approach to Parallel Processing",12,"372-378"
42,"Switching Strategies in a Class of Packet Switching Networks",12,"284-300"
43,"Synchronizing Large VLSI Processor Arrays",12,"54-58"
44,"Instruction Issue Logic for Pipelined Supercomputers",13,"110-118"
46,"A Low-overhead Coherence Solution for Multiprocessors with Private Cache Memories",13,"348-354"
47,"A Multiprocessor Network Suitable for Single-chip VLSI Implementation",13,"328-339"
48,"A Generalized Object Display Processor Architecture",13,"38-47"
49,"Implementation of Precise Interrupts in Pipelined Processors",14,"36-44"
50,"Implementing a Cache Consistency Protocol",14,"276-283"
51,"A Fault-tolerant Scheme for Multistage Interconnection Networks",14,"368-375"
52,"The GF11 Supercomputer",14,"108-115"
53,"Array Processor with Multiple Broadcasting",14,"2-10"
54,"Reducing the Cost of Branches",15,"396-403"
55,"Software-controlled Caches in the VMP Multiprocessor",15,"366-374"
56,"Software Implementation of a Recursive Fault Tolerance Algorithm on a Network of Computers",15,"65-72"
57,"The Extra Stage Gamma Network",15,"175-182"
58,"Parallel Algorithms and Architectures for Rule-based Systems",15,"28-37"
59,"Instruction Issue Logic for High-performance, Interruptable Pipelined Processors",16,"27-34"
60,"Cache Design of a Sub-micron CMOS System/370",16,"208-213"
61,"Correct Memory Operation of Cache-based Multiprocessors",16,"234-243"
62,"Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors",16,"244-252"
63,"A Unified Resource Management and Execution Control Mechanism for Data Flow Machines",16,"90-97"
64,"Scrambled Storage for Parallel Memory Systems",17,"232-239"
65,"On the Inclusion Properties for Multi-level Cache Hierarchies",17,"73-80"
66,"High-performance Multi-queue Buffers for VLSI Communications Switches",17,"343-354"
67,"Toward a Dataflow/Von Neumann Hybrid Architecture",17,"131-140"
68,"SIMP (Single Instruction Stream/Multiple Instruction Pipelining): A Novel High-speed Single-processor Architecture",18,"78-85"
69,"Achieving High Instruction Cache Performance with an Optimizing Compiler",18,"242-251"
70,"Adaptive Backoff Synchronization Techniques",18,"396-406"
71,"High Performance Communications in Processor Networks",18,"150-157"
72,"An Architecture of a Dataflow Single Chip Processor",18,"46-53"
73,"Boosting Beyond Static Scheduling in a Superscalar Processor",18,"344-354"
74,"Improving Direct-mapped Cache Performance by the Addition of a Small Fully-associative Cache and Prefetch Buffers",19,"364-373"
75,"Memory Consistency and Event Ordering in Scalable Shared-memory Multiprocessors",19,"15-26"
76,"Virtual-channel Flow Control",19,"60-98"
77,"Monsoon: An Explicit Token-store Architecture",19,"82-91"
78,"Branch History Table Prediction of Moving Target Branches Due to Subroutine Returns",20,"34-42"
79,"Data Prefetching in Multiprocessor Vector Cache Memories",20,"54-63"
80,"Race-free Interconnection Networks and Multiprocessor Consistency",20,"106-115"
81,"Deadlock-free Multicast Wormhole Routing in Multicomputer Networks",20,"116-125"
82,"OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications",20,"160-168"
83,"Multithreading: A Revisionist View of Dataflow Architectures",20,"342-351"
84,"Alternative Implementations of Two-level Adaptive Branch Prediction",21,"124-134"
85,"Cache Replacement with Dynamic Exclusion",21,"191-200"
86,"Active Messages: A Mechanism for Integrated Communication and Computation",21,"256-266"
87,"The Turn Model for Adaptive Routing",21,"278-287"
88,"Interleaved Parallel Schemes: Improving Memory Throughput on Supercomputers",21,"246-255"
89,"Thread-based Programming for the EM-4 Hybrid Dataflow Machine",21,"146-155"
90,"Register Connection: A New Approach to Adding Registers into Instruction Set Architectures",22,"247-256"
91,"Column-associative Caches: A Technique for Reducing the Miss Rate of Direct-mapped Caches",22,"179-190"
92,"Transactional Memory: Architectural Support for Lock-free Data Structures",22,"289-300"
93,"Fast and Accurate Instruction Fetch and Branch Prediction",23,"2-11"
94,"Evaluating Stream Buffers As a Secondary Cache Replacement",23,"24-33"
95,"The Stanford FLASH Multiprocessor",23,"302-313"
96,"Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer",23,"142-153"
97,"Multiscalar Processors",24,"414-425"
98,"Reducing TLB and Memory Overhead Using Online Superpage Promotion",24,"176-187"
99,"Simultaneous Multithreading: Maximizing On-chip Parallelism",24,"392-403"
100,"An Efficient, Fully Adaptive Deadlock Recovery Scheme: DISHA",24,"201-210"
101,"Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor",25,"191-202"
102,"Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors",25,"147-157"
103,"STiNG: A CC-NUMA Computer System for the Commercial Marketplace",25,"308-317"
104,"A Router Architecture for Real-time Point-to-point Networks",25,"237-246"
105,"MGS: A Multigrain Shared Memory System",25,"44-55"
107,"Run-time Adaptive Cache Hierarchy Management via Reference Analysis",26,"315-326"
108,"Efficient Synchronization: Let Them Eat QOLB",26,"170-180"
109,"The Mercury Interconnect Architecture: A Cost-effective Infrastructure for High-performance Servers",26,"98-107"
110,"The SGI Origin: A ccNUMA Highly Scalable Server",26,"241-251"
111,"Pipeline Gating: Speculation Control for Energy Reduction",27,"132-141"
112,"Active Pages: A Computation Model for Intelligent Memory",27,"192-203"
113,"Threaded Multiple Path Execution",27,"238-249"
114,"Switcherland: A QoS Communication Architecture for Workstation Clusters",27,"98-108"
115,"Simultaneous Subordinate Microthreading (SSMT)",28,"186-195"
116,"Effective Jump-pointer Prefetching for Linked Data Structures",28,"111-121"
117,"Is SC + ILP = RC?",28,"162-171"
118,"Using Network Interface Support to Avoid Asynchronous Protocol Processing in Shared Virtual Memory Systems",28,"282-293"
119,"PipeRench: A Co/Processor for Streaming Multimedia Acceleration",28,"28-39"
120,"CHIMAERA: A High-performance Architecture with a Tightly-coupled Reconfigurable Functional Unit",29,"225-235"
121,"Memory Access Scheduling",29,"128-138"
122,"Transient Fault Detection via Simultaneous Multithreading",29,"25-36"
123,"Instruction Path Coprocessors",29,"270-281"
124,"Energy-effective Issue Logic",30,"230-239"
125,"Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power",30,"240-251"
126,"Tolerating Memory Latency Through Software-controlled Pre-execution in Simultaneous Multithreading Processors",30,"40-51"
127,"NanoFabrics: Spatial Computing Using Molecular Electronics",30,"178-191"
128,"Managing multi-configuration hardware via dynamic working set analysis",31,"233-244"
129,"Drowsy Caches: Simple Techniques for Reducing Leakage Power",31,"148-157"
130,"Detailed Design and Evaluation of Redundant Multithreading Alternatives",31,"99-110"
132,"A Highly Configurable Cache Architecture for Embedded Systems",32,"136-146"
133,"Transient-fault Recovery for Chip Multiprocessors",32,"98-109"
134,"The Jrpm System for Dynamically Parallelizing Java Programs",32,"434-446"
135,"Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams",33,"2-13"
136,"Adaptive Cache Compression for High-Performance Processors",33,"212-223"
137,"Transactional Memory Coherence and Consistency",33,"102-113"
138,"Low-Latency Virtual-Channel Routers for On-Chip Networks",33,"188-199"
139,"Synchroscalar: A Multiple Clock Domain, Power-Aware, Tile-Based Embedded Processor",33,"150-161"
140,"Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions",34,"25-36"
141,"Optimizing Replication, Communication, and Capacity Allocation in CMPs",34,"357-368"
142,"Virtualizing Transactional Memory",34,"494-505"
143,"Microarchitecture of a High-Radix Router",34,"420-431"
144,"A High Throughput String Matching Architecture for Intrusion Detection and Prevention",34,"112-122"
145,"Cooperative Caching for Chip Multiprocessors",35,"264-276"
146,"Techniques for Multicore Thermal Management: Classification and New Exploration",35,"78-88"
147,"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory",35,"130-141"
148,"Ensemble-level Power Management for Dense Blade Servers",35,"66-77"
149,"A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching",35,"191-202"
150,"Raksha: A Flexible Information Flow Architecture for Software Security",36,"482-493"
151,"Adaptive Insertion Policies for High Performance Caching",36,"381-391"
152,"An Effective Hybrid Transactional Memory System with Strong Isolation Guarantees",36,"69-80"
153,"Flattened Butterfly: A Cost-efficient Topology for High-radix Networks",36,"126-137"
154,"Virtual Hierarchies to Support Server Consolidation",36,"46-56"
155,"Anton, a Special-purpose Machine for Molecular Dynamics Simulation",36,"1-12"
156,"Achieving Out-of-Order Performance with Almost In-Order Complexity",37,"3-12"
157,"3D-Stacked Memory Architectures for Multi-core Processors",37,"453-464"
158,"Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors",37,"363-374"
159,"Corona: System Implications of Emerging Nanophotonic Technology",37,"153-164"
160,"Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments",37,"315-326"
161,"Flexible Hardware Acceleration for Instruction-Grain Program Monitoring",37,"377-388"
162,"Dynamic MIPS Rate Stabilization in Out-of-order Processors",38,"46-56"
163,"Scalable High Performance Main Memory System Using Phase-change Memory Technology",38,"24-33"
164,"Hardware Support for WCET Analysis of Hard Real-time Multicore Systems",38,"57-68"
165,"Firefly: Illuminating Future Network-on-chip with Nanophotonics",38,"429-440"
166,"Disaggregated Memory for Expansion and Sharing in Blade Servers",38,"267-278"
167,"Rigel: An Architecture and Scalable Programming Interface for a 1000-core Accelerator",38,"140-151"
168,"High Performance Cache Replacement Using Re-reference Interval Prediction (RRIP)",39,"60-71"
169,"Relax: An Architectural Framework for Software Recovery of Hardware Faults",39,"497-508"
170,"Aergia: Exploiting Packet Latency Slack in On-chip Networks",39,"106-116"
171,"NoHype: Virtualized Cloud Infrastructure Without the Virtualization",39,"350-361"
172,"Dynamic Warp Subdivision for Integrated Branch and Memory Divergence Tolerance",39,"235-246"
173,"Understanding Sources of Inefficiency in General-purpose Chips",39,"37-47"
174,"CRIB: Consolidated Rename, Issue, and Bypass",40,"23-32"
175,"Vantage: Scalable and Efficient Fine-grain Cache Partitioning",40,"57-68"
176,"Increasing the Effectiveness of Directory Caches by Deactivating Coherence for Private Memory Blocks",40,"93-104"
177,"Kilo-NOC: A Heterogeneous Network-on-chip Architecture for Scalability and Service Guarantees",40,"401-412"
178,"Benefits and Limitations of Tapping into Stored Energy for Datacenters",40,"341-352"
179,"Energy-efficient Mechanisms for Managing Thread Context in Throughput Processors",40,"235-246"
180,"OUTRIDER: Efficient Memory Latency Tolerance with Decoupled Strands",40,"117-128"
181,"Branch Regulation: Low-overhead Protection from Code Reuse Attacks",41,"94-105"
182,"RAIDR: Retention-Aware Intelligent DRAM Refresh",41,"1-12"
183,"End-to-end Sequential Consistency",41,"524-535"
184,"A Case for Random Shortcut Topologies for HPC Interconnects",41,"177-188"
185,"Scheduling Heterogeneous Multi-cores Through Performance Impact Estimation (PIE)",41,"213-224"
186,"Simultaneous Branch and Warp Interweaving for Sustained GPU Performance",41,"49-60"
187,"A Defect-tolerant Accelerator for Emerging High-performance Applications",41,"356-367"
188,"Microarchitectural Mechanisms to Exploit Value Structure in SIMT Architectures",42,"130-141"
189,"ArchShield: Architectural Framework for Assisting DRAM Scaling by Tolerating High Error Rates",42,"72-83"
190,"Robust Architectural Support for Transactional Memory in the Power Architecture",42,"225-236"
191,"Catnap: Energy Proportional Multiple Network-on-chip",42,"320-331"
192,"Bubble-flux: Precise Online QoS Management for Increased Utilization in Warehouse Scale Computers",42,"607-618"
193,"Orchestrated Scheduling and Prefetching for GPGPUs",42,"332-343"
194,"Thin Servers with Smart Pipes: Designing SoC Accelerators for Memcached",42,"36-47"
195,"EOLE: Paving the Way for an Effective Implementation of Value Prediction",43,"481-492"
196,"Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors",43,"361-372"
197,"HELIX-RC: An Architecture-compiler Co-design for Automatic Parallelization of Irregular Programs",43,"217-228"
198,"SCORPIO: A 36-core Research Chip Demonstrating Snoopy Coherence on a Scalable Mesh NoC with In-network Ordering",43,"25-36"
199,"Towards Energy Proportionality for Large-scale Latency-critical Workloads",43,"301-312"
200,"Enabling Preemptive Multiprogramming on GPUs",43,"193-204"
201,"A Reconfigurable Fabric for Accelerating Large-scale Datacenter Services",43,"13-24"
203,"Data Reorganization in Memory Using 3D-stacked DRAM",44,"131-143"
204,"Callback: Efficient Synchronization Without Invalidation with a Directory Just for Spin-waiting",44,"427-438"
205,"Manycore Network Interfaces for In-memory Rack-scale Computing",44,"567-579"
206,"Heracles: Improving Resource Efficiency at Scale",44,"450-462"
207,"Warped-compression: Enabling Power Efficient GPUs Through Register Compression",44,"502-514"
208,"A Scalable Processing-in-memory Accelerator for Parallel Graph Processing",44,"105-117"
209,"Accelerating Dependent Cache Misses with an Enhanced Memory Controller",45,"444-455"
210,"Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures",45,"658-670"
211,"Dynamo: Facebook's Data Center-wide Power Management System",45,"469-480"
212,"Transparent Offloading and Mapping (TOM): Enabling Programmer-transparent Near-data Processing in GPU Systems",45,"204-216"
213,"EIE: Efficient Inference Engine on Compressed Deep Neural Network",45,"243-254"
214,"Hiding the Long Latency of Persist Barriers Using Speculative Execution",46,"175-186"
215,"ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories",46,"107-119"
216,"Hardware Translation Coherence for Virtualized Systems",46,"430-443"
217,"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures",46,"666-677"
218,"HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter",46,"521-534"
219,"Quality of Service Support for Fine-Grained Sharing on GPUs",46,"269-281"
220,"SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks",46,"27-40"
222,"The Architecture of CASSM: A Cellular System for Non-numeric Processing",3,"121-128"
223,"Efficient Message Routing in Mega-Micro-Computer Networks",5,"136-140"
224,"The Chinese Remainder Theorem and the Prime Memory System",22,"337-340"
225,"Increasing Processor Performance by Implementing Deeper Pipelines",31,"25-34"
226,"Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture",32,"422-433"
227,"Architectural Support for Scalable Speculative Parallelization in Shared-memory Multiprocessors",29,"13-24"
