// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_65 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_264_p2;
reg   [0:0] icmp_ln86_reg_1256;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1256_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1001_fu_270_p2;
reg   [0:0] icmp_ln86_1001_reg_1262;
reg   [0:0] icmp_ln86_1001_reg_1262_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1002_fu_276_p2;
reg   [0:0] icmp_ln86_1002_reg_1273;
reg   [0:0] icmp_ln86_1002_reg_1273_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1003_fu_282_p2;
reg   [0:0] icmp_ln86_1003_reg_1279;
wire   [0:0] icmp_ln86_1004_fu_288_p2;
reg   [0:0] icmp_ln86_1004_reg_1284;
wire   [0:0] icmp_ln86_1005_fu_294_p2;
reg   [0:0] icmp_ln86_1005_reg_1290;
reg   [0:0] icmp_ln86_1005_reg_1290_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1005_reg_1290_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1006_fu_300_p2;
reg   [0:0] icmp_ln86_1006_reg_1296;
reg   [0:0] icmp_ln86_1006_reg_1296_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1007_fu_306_p2;
reg   [0:0] icmp_ln86_1007_reg_1302;
wire   [0:0] icmp_ln86_1008_fu_312_p2;
reg   [0:0] icmp_ln86_1008_reg_1308;
reg   [0:0] icmp_ln86_1008_reg_1308_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1009_fu_318_p2;
reg   [0:0] icmp_ln86_1009_reg_1314;
reg   [0:0] icmp_ln86_1009_reg_1314_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1009_reg_1314_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1010_fu_324_p2;
reg   [0:0] icmp_ln86_1010_reg_1320;
reg   [0:0] icmp_ln86_1010_reg_1320_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1010_reg_1320_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1011_fu_330_p2;
reg   [0:0] icmp_ln86_1011_reg_1327;
reg   [0:0] icmp_ln86_1011_reg_1327_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1011_reg_1327_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1011_reg_1327_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1012_fu_336_p2;
reg   [0:0] icmp_ln86_1012_reg_1333;
reg   [0:0] icmp_ln86_1012_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1012_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1012_reg_1333_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1012_reg_1333_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1013_fu_342_p2;
reg   [0:0] icmp_ln86_1013_reg_1339;
reg   [0:0] icmp_ln86_1013_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1013_reg_1339_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1013_reg_1339_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1013_reg_1339_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1014_fu_348_p2;
reg   [0:0] icmp_ln86_1014_reg_1345;
reg   [0:0] icmp_ln86_1014_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1014_reg_1345_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1014_reg_1345_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1014_reg_1345_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1014_reg_1345_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1014_reg_1345_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1015_fu_354_p2;
reg   [0:0] icmp_ln86_1015_reg_1351;
wire   [0:0] icmp_ln86_1016_fu_360_p2;
reg   [0:0] icmp_ln86_1016_reg_1356;
wire   [0:0] icmp_ln86_1017_fu_366_p2;
reg   [0:0] icmp_ln86_1017_reg_1361;
reg   [0:0] icmp_ln86_1017_reg_1361_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1018_fu_372_p2;
reg   [0:0] icmp_ln86_1018_reg_1366;
reg   [0:0] icmp_ln86_1018_reg_1366_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1019_fu_378_p2;
reg   [0:0] icmp_ln86_1019_reg_1371;
reg   [0:0] icmp_ln86_1019_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1019_reg_1371_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1020_fu_384_p2;
reg   [0:0] icmp_ln86_1020_reg_1376;
reg   [0:0] icmp_ln86_1020_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1020_reg_1376_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1021_fu_390_p2;
reg   [0:0] icmp_ln86_1021_reg_1381;
reg   [0:0] icmp_ln86_1021_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1021_reg_1381_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1022_fu_396_p2;
reg   [0:0] icmp_ln86_1022_reg_1386;
reg   [0:0] icmp_ln86_1022_reg_1386_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1022_reg_1386_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1022_reg_1386_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1023_fu_402_p2;
reg   [0:0] icmp_ln86_1023_reg_1391;
reg   [0:0] icmp_ln86_1023_reg_1391_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1023_reg_1391_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1023_reg_1391_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1024_fu_408_p2;
reg   [0:0] icmp_ln86_1024_reg_1396;
reg   [0:0] icmp_ln86_1024_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1024_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1024_reg_1396_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1025_fu_414_p2;
reg   [0:0] icmp_ln86_1025_reg_1401;
reg   [0:0] icmp_ln86_1025_reg_1401_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1025_reg_1401_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1025_reg_1401_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1025_reg_1401_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1026_fu_420_p2;
reg   [0:0] icmp_ln86_1026_reg_1406;
reg   [0:0] icmp_ln86_1026_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1026_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1026_reg_1406_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1026_reg_1406_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1027_fu_426_p2;
reg   [0:0] icmp_ln86_1027_reg_1411;
reg   [0:0] icmp_ln86_1027_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1027_reg_1411_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1027_reg_1411_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1027_reg_1411_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1028_fu_432_p2;
reg   [0:0] icmp_ln86_1028_reg_1416;
reg   [0:0] icmp_ln86_1028_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1028_reg_1416_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1028_reg_1416_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1028_reg_1416_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1028_reg_1416_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1029_fu_438_p2;
reg   [0:0] icmp_ln86_1029_reg_1421;
reg   [0:0] icmp_ln86_1029_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1029_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1029_reg_1421_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1029_reg_1421_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1029_reg_1421_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1029_reg_1421_pp0_iter6_reg;
wire   [0:0] and_ln102_1243_fu_444_p2;
reg   [0:0] and_ln102_1243_reg_1426;
reg   [0:0] and_ln102_1243_reg_1426_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_455_p2;
reg   [0:0] and_ln104_reg_1435;
wire   [0:0] and_ln104_181_fu_465_p2;
reg   [0:0] and_ln104_181_reg_1440;
wire   [0:0] and_ln102_1244_fu_470_p2;
reg   [0:0] and_ln102_1244_reg_1445;
reg   [0:0] and_ln102_1244_reg_1445_pp0_iter2_reg;
wire   [0:0] and_ln104_182_fu_480_p2;
reg   [0:0] and_ln104_182_reg_1452;
reg   [0:0] and_ln104_182_reg_1452_pp0_iter2_reg;
wire   [0:0] and_ln102_1248_fu_495_p2;
reg   [0:0] and_ln102_1248_reg_1458;
wire   [2:0] select_ln117_980_fu_551_p3;
reg   [2:0] select_ln117_980_reg_1463;
wire   [0:0] or_ln117_878_fu_558_p2;
reg   [0:0] or_ln117_878_reg_1468;
wire   [0:0] xor_ln104_fu_563_p2;
reg   [0:0] xor_ln104_reg_1474;
reg   [0:0] xor_ln104_reg_1474_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1474_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1474_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1474_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1474_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_568_p2;
reg   [0:0] and_ln102_reg_1479;
reg   [0:0] and_ln102_reg_1479_pp0_iter3_reg;
wire   [0:0] and_ln102_1246_fu_584_p2;
reg   [0:0] and_ln102_1246_reg_1486;
reg   [0:0] and_ln102_1246_reg_1486_pp0_iter3_reg;
reg   [0:0] and_ln102_1246_reg_1486_pp0_iter4_reg;
wire   [0:0] and_ln104_184_fu_594_p2;
reg   [0:0] and_ln104_184_reg_1493;
reg   [0:0] and_ln104_184_reg_1493_pp0_iter3_reg;
reg   [0:0] and_ln104_184_reg_1493_pp0_iter4_reg;
reg   [0:0] and_ln104_184_reg_1493_pp0_iter5_reg;
reg   [0:0] and_ln104_184_reg_1493_pp0_iter6_reg;
wire   [0:0] and_ln102_1250_fu_609_p2;
reg   [0:0] and_ln102_1250_reg_1499;
wire   [0:0] or_ln117_881_fu_680_p2;
reg   [0:0] or_ln117_881_reg_1505;
wire   [3:0] select_ln117_986_fu_693_p3;
reg   [3:0] select_ln117_986_reg_1510;
wire   [0:0] or_ln117_883_fu_701_p2;
reg   [0:0] or_ln117_883_reg_1515;
wire   [0:0] or_ln117_887_fu_705_p2;
reg   [0:0] or_ln117_887_reg_1522;
reg   [0:0] or_ln117_887_reg_1522_pp0_iter3_reg;
reg   [0:0] or_ln117_887_reg_1522_pp0_iter4_reg;
reg   [0:0] or_ln117_887_reg_1522_pp0_iter5_reg;
reg   [0:0] or_ln117_887_reg_1522_pp0_iter6_reg;
reg   [0:0] or_ln117_887_reg_1522_pp0_iter7_reg;
wire   [0:0] and_ln102_1245_fu_709_p2;
reg   [0:0] and_ln102_1245_reg_1532;
wire   [0:0] and_ln104_183_fu_718_p2;
reg   [0:0] and_ln104_183_reg_1538;
reg   [0:0] and_ln104_183_reg_1538_pp0_iter4_reg;
wire   [0:0] and_ln102_1251_fu_733_p2;
reg   [0:0] and_ln102_1251_reg_1544;
wire   [4:0] select_ln117_992_fu_824_p3;
reg   [4:0] select_ln117_992_reg_1549;
wire   [0:0] or_ln117_889_fu_831_p2;
reg   [0:0] or_ln117_889_reg_1554;
wire   [0:0] and_ln102_1253_fu_845_p2;
reg   [0:0] and_ln102_1253_reg_1560;
wire   [0:0] or_ln117_893_fu_918_p2;
reg   [0:0] or_ln117_893_reg_1566;
wire   [4:0] select_ln117_998_fu_932_p3;
reg   [4:0] select_ln117_998_reg_1571;
wire   [0:0] or_ln117_895_fu_940_p2;
reg   [0:0] or_ln117_895_reg_1576;
wire   [0:0] or_ln117_899_fu_1028_p2;
reg   [0:0] or_ln117_899_reg_1584;
wire   [4:0] select_ln117_1004_fu_1040_p3;
reg   [4:0] select_ln117_1004_reg_1590;
wire   [0:0] or_ln117_901_fu_1062_p2;
reg   [0:0] or_ln117_901_reg_1595;
wire   [4:0] select_ln117_1006_fu_1074_p3;
reg   [4:0] select_ln117_1006_reg_1600;
wire   [12:0] tmp_fu_1109_p67;
reg   [12:0] tmp_reg_1605;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_473_fu_450_p2;
wire   [0:0] xor_ln104_475_fu_460_p2;
wire   [0:0] xor_ln104_476_fu_475_p2;
wire   [0:0] and_ln102_1247_fu_486_p2;
wire   [0:0] xor_ln104_479_fu_490_p2;
wire   [0:0] and_ln102_1256_fu_505_p2;
wire   [0:0] and_ln102_1255_fu_500_p2;
wire   [0:0] xor_ln117_fu_515_p2;
wire   [0:0] and_ln102_1257_fu_510_p2;
wire   [1:0] zext_ln117_fu_521_p1;
wire   [0:0] or_ln117_fu_525_p2;
wire   [1:0] select_ln117_fu_531_p3;
wire   [1:0] select_ln117_979_fu_539_p3;
wire   [2:0] zext_ln117_103_fu_547_p1;
wire   [0:0] xor_ln104_474_fu_573_p2;
wire   [0:0] and_ln104_180_fu_578_p2;
wire   [0:0] xor_ln104_478_fu_589_p2;
wire   [0:0] xor_ln104_480_fu_600_p2;
wire   [0:0] and_ln102_1259_fu_617_p2;
wire   [0:0] and_ln102_1249_fu_605_p2;
wire   [0:0] and_ln102_1258_fu_613_p2;
wire   [0:0] or_ln117_877_fu_632_p2;
wire   [0:0] and_ln102_1260_fu_622_p2;
wire   [2:0] select_ln117_981_fu_637_p3;
wire   [0:0] or_ln117_879_fu_644_p2;
wire   [2:0] select_ln117_982_fu_649_p3;
wire   [2:0] select_ln117_983_fu_656_p3;
wire   [0:0] and_ln102_1261_fu_627_p2;
wire   [3:0] zext_ln117_104_fu_664_p1;
wire   [0:0] or_ln117_880_fu_668_p2;
wire   [3:0] select_ln117_984_fu_673_p3;
wire   [3:0] select_ln117_985_fu_685_p3;
wire   [0:0] xor_ln104_477_fu_713_p2;
wire   [0:0] xor_ln104_481_fu_723_p2;
wire   [0:0] and_ln102_1262_fu_738_p2;
wire   [0:0] xor_ln104_482_fu_728_p2;
wire   [0:0] and_ln102_1265_fu_752_p2;
wire   [0:0] and_ln102_1263_fu_743_p2;
wire   [0:0] or_ln117_882_fu_762_p2;
wire   [0:0] and_ln102_1264_fu_748_p2;
wire   [3:0] select_ln117_987_fu_767_p3;
wire   [0:0] or_ln117_884_fu_774_p2;
wire   [3:0] select_ln117_988_fu_779_p3;
wire   [0:0] or_ln117_885_fu_786_p2;
wire   [0:0] and_ln102_1266_fu_757_p2;
wire   [3:0] select_ln117_989_fu_790_p3;
wire   [0:0] or_ln117_886_fu_798_p2;
wire   [3:0] select_ln117_990_fu_804_p3;
wire   [3:0] select_ln117_991_fu_812_p3;
wire   [4:0] zext_ln117_105_fu_820_p1;
wire   [0:0] xor_ln104_483_fu_836_p2;
wire   [0:0] and_ln102_1268_fu_853_p2;
wire   [0:0] and_ln102_1252_fu_841_p2;
wire   [0:0] and_ln102_1267_fu_849_p2;
wire   [0:0] or_ln117_888_fu_868_p2;
wire   [0:0] and_ln102_1269_fu_858_p2;
wire   [4:0] select_ln117_993_fu_873_p3;
wire   [0:0] or_ln117_890_fu_880_p2;
wire   [4:0] select_ln117_994_fu_885_p3;
wire   [0:0] or_ln117_891_fu_892_p2;
wire   [0:0] and_ln102_1270_fu_863_p2;
wire   [4:0] select_ln117_995_fu_896_p3;
wire   [0:0] or_ln117_892_fu_904_p2;
wire   [4:0] select_ln117_996_fu_910_p3;
wire   [4:0] select_ln117_997_fu_924_p3;
wire   [0:0] xor_ln104_484_fu_944_p2;
wire   [0:0] and_ln102_1271_fu_954_p2;
wire   [0:0] xor_ln104_485_fu_949_p2;
wire   [0:0] and_ln102_1274_fu_968_p2;
wire   [0:0] and_ln102_1272_fu_959_p2;
wire   [0:0] or_ln117_894_fu_978_p2;
wire   [0:0] and_ln102_1273_fu_964_p2;
wire   [4:0] select_ln117_999_fu_983_p3;
wire   [0:0] or_ln117_896_fu_990_p2;
wire   [4:0] select_ln117_1000_fu_995_p3;
wire   [0:0] or_ln117_897_fu_1002_p2;
wire   [0:0] and_ln102_1275_fu_973_p2;
wire   [4:0] select_ln117_1001_fu_1006_p3;
wire   [0:0] or_ln117_898_fu_1014_p2;
wire   [4:0] select_ln117_1002_fu_1020_p3;
wire   [4:0] select_ln117_1003_fu_1032_p3;
wire   [0:0] and_ln102_1254_fu_1048_p2;
wire   [0:0] and_ln102_1276_fu_1052_p2;
wire   [0:0] or_ln117_900_fu_1057_p2;
wire   [4:0] select_ln117_1005_fu_1067_p3;
wire   [0:0] xor_ln104_486_fu_1082_p2;
wire   [0:0] and_ln102_1277_fu_1087_p2;
wire   [0:0] and_ln102_1278_fu_1092_p2;
wire   [0:0] or_ln117_902_fu_1097_p2;
wire   [12:0] tmp_fu_1109_p65;
wire   [4:0] tmp_fu_1109_p66;
wire   [0:0] or_ln117_903_fu_1245_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
wire   [4:0] tmp_fu_1109_p1;
wire   [4:0] tmp_fu_1109_p3;
wire   [4:0] tmp_fu_1109_p5;
wire   [4:0] tmp_fu_1109_p7;
wire   [4:0] tmp_fu_1109_p9;
wire   [4:0] tmp_fu_1109_p11;
wire   [4:0] tmp_fu_1109_p13;
wire   [4:0] tmp_fu_1109_p15;
wire   [4:0] tmp_fu_1109_p17;
wire   [4:0] tmp_fu_1109_p19;
wire   [4:0] tmp_fu_1109_p21;
wire   [4:0] tmp_fu_1109_p23;
wire   [4:0] tmp_fu_1109_p25;
wire   [4:0] tmp_fu_1109_p27;
wire   [4:0] tmp_fu_1109_p29;
wire   [4:0] tmp_fu_1109_p31;
wire  signed [4:0] tmp_fu_1109_p33;
wire  signed [4:0] tmp_fu_1109_p35;
wire  signed [4:0] tmp_fu_1109_p37;
wire  signed [4:0] tmp_fu_1109_p39;
wire  signed [4:0] tmp_fu_1109_p41;
wire  signed [4:0] tmp_fu_1109_p43;
wire  signed [4:0] tmp_fu_1109_p45;
wire  signed [4:0] tmp_fu_1109_p47;
wire  signed [4:0] tmp_fu_1109_p49;
wire  signed [4:0] tmp_fu_1109_p51;
wire  signed [4:0] tmp_fu_1109_p53;
wire  signed [4:0] tmp_fu_1109_p55;
wire  signed [4:0] tmp_fu_1109_p57;
wire  signed [4:0] tmp_fu_1109_p59;
wire  signed [4:0] tmp_fu_1109_p61;
wire  signed [4:0] tmp_fu_1109_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x1_U91(
    .din0(13'd7842),
    .din1(13'd7982),
    .din2(13'd7906),
    .din3(13'd7745),
    .din4(13'd7709),
    .din5(13'd7607),
    .din6(13'd7970),
    .din7(13'd7692),
    .din8(13'd7598),
    .din9(13'd7796),
    .din10(13'd7699),
    .din11(13'd7873),
    .din12(13'd7696),
    .din13(13'd8001),
    .din14(13'd486),
    .din15(13'd7752),
    .din16(13'd252),
    .din17(13'd1470),
    .din18(13'd2367),
    .din19(13'd8086),
    .din20(13'd1214),
    .din21(13'd8129),
    .din22(13'd8029),
    .din23(13'd7598),
    .din24(13'd1994),
    .din25(13'd859),
    .din26(13'd8117),
    .din27(13'd7678),
    .din28(13'd327),
    .din29(13'd7702),
    .din30(13'd7608),
    .din31(13'd7561),
    .def(tmp_fu_1109_p65),
    .sel(tmp_fu_1109_p66),
    .dout(tmp_fu_1109_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1243_reg_1426 <= and_ln102_1243_fu_444_p2;
        and_ln102_1243_reg_1426_pp0_iter1_reg <= and_ln102_1243_reg_1426;
        and_ln102_1244_reg_1445 <= and_ln102_1244_fu_470_p2;
        and_ln102_1244_reg_1445_pp0_iter2_reg <= and_ln102_1244_reg_1445;
        and_ln102_1245_reg_1532 <= and_ln102_1245_fu_709_p2;
        and_ln102_1246_reg_1486 <= and_ln102_1246_fu_584_p2;
        and_ln102_1246_reg_1486_pp0_iter3_reg <= and_ln102_1246_reg_1486;
        and_ln102_1246_reg_1486_pp0_iter4_reg <= and_ln102_1246_reg_1486_pp0_iter3_reg;
        and_ln102_1248_reg_1458 <= and_ln102_1248_fu_495_p2;
        and_ln102_1250_reg_1499 <= and_ln102_1250_fu_609_p2;
        and_ln102_1251_reg_1544 <= and_ln102_1251_fu_733_p2;
        and_ln102_1253_reg_1560 <= and_ln102_1253_fu_845_p2;
        and_ln102_reg_1479 <= and_ln102_fu_568_p2;
        and_ln102_reg_1479_pp0_iter3_reg <= and_ln102_reg_1479;
        and_ln104_181_reg_1440 <= and_ln104_181_fu_465_p2;
        and_ln104_182_reg_1452 <= and_ln104_182_fu_480_p2;
        and_ln104_182_reg_1452_pp0_iter2_reg <= and_ln104_182_reg_1452;
        and_ln104_183_reg_1538 <= and_ln104_183_fu_718_p2;
        and_ln104_183_reg_1538_pp0_iter4_reg <= and_ln104_183_reg_1538;
        and_ln104_184_reg_1493 <= and_ln104_184_fu_594_p2;
        and_ln104_184_reg_1493_pp0_iter3_reg <= and_ln104_184_reg_1493;
        and_ln104_184_reg_1493_pp0_iter4_reg <= and_ln104_184_reg_1493_pp0_iter3_reg;
        and_ln104_184_reg_1493_pp0_iter5_reg <= and_ln104_184_reg_1493_pp0_iter4_reg;
        and_ln104_184_reg_1493_pp0_iter6_reg <= and_ln104_184_reg_1493_pp0_iter5_reg;
        and_ln104_reg_1435 <= and_ln104_fu_455_p2;
        icmp_ln86_1001_reg_1262 <= icmp_ln86_1001_fu_270_p2;
        icmp_ln86_1001_reg_1262_pp0_iter1_reg <= icmp_ln86_1001_reg_1262;
        icmp_ln86_1002_reg_1273 <= icmp_ln86_1002_fu_276_p2;
        icmp_ln86_1002_reg_1273_pp0_iter1_reg <= icmp_ln86_1002_reg_1273;
        icmp_ln86_1003_reg_1279 <= icmp_ln86_1003_fu_282_p2;
        icmp_ln86_1004_reg_1284 <= icmp_ln86_1004_fu_288_p2;
        icmp_ln86_1005_reg_1290 <= icmp_ln86_1005_fu_294_p2;
        icmp_ln86_1005_reg_1290_pp0_iter1_reg <= icmp_ln86_1005_reg_1290;
        icmp_ln86_1005_reg_1290_pp0_iter2_reg <= icmp_ln86_1005_reg_1290_pp0_iter1_reg;
        icmp_ln86_1006_reg_1296 <= icmp_ln86_1006_fu_300_p2;
        icmp_ln86_1006_reg_1296_pp0_iter1_reg <= icmp_ln86_1006_reg_1296;
        icmp_ln86_1007_reg_1302 <= icmp_ln86_1007_fu_306_p2;
        icmp_ln86_1008_reg_1308 <= icmp_ln86_1008_fu_312_p2;
        icmp_ln86_1008_reg_1308_pp0_iter1_reg <= icmp_ln86_1008_reg_1308;
        icmp_ln86_1009_reg_1314 <= icmp_ln86_1009_fu_318_p2;
        icmp_ln86_1009_reg_1314_pp0_iter1_reg <= icmp_ln86_1009_reg_1314;
        icmp_ln86_1009_reg_1314_pp0_iter2_reg <= icmp_ln86_1009_reg_1314_pp0_iter1_reg;
        icmp_ln86_1010_reg_1320 <= icmp_ln86_1010_fu_324_p2;
        icmp_ln86_1010_reg_1320_pp0_iter1_reg <= icmp_ln86_1010_reg_1320;
        icmp_ln86_1010_reg_1320_pp0_iter2_reg <= icmp_ln86_1010_reg_1320_pp0_iter1_reg;
        icmp_ln86_1011_reg_1327 <= icmp_ln86_1011_fu_330_p2;
        icmp_ln86_1011_reg_1327_pp0_iter1_reg <= icmp_ln86_1011_reg_1327;
        icmp_ln86_1011_reg_1327_pp0_iter2_reg <= icmp_ln86_1011_reg_1327_pp0_iter1_reg;
        icmp_ln86_1011_reg_1327_pp0_iter3_reg <= icmp_ln86_1011_reg_1327_pp0_iter2_reg;
        icmp_ln86_1012_reg_1333 <= icmp_ln86_1012_fu_336_p2;
        icmp_ln86_1012_reg_1333_pp0_iter1_reg <= icmp_ln86_1012_reg_1333;
        icmp_ln86_1012_reg_1333_pp0_iter2_reg <= icmp_ln86_1012_reg_1333_pp0_iter1_reg;
        icmp_ln86_1012_reg_1333_pp0_iter3_reg <= icmp_ln86_1012_reg_1333_pp0_iter2_reg;
        icmp_ln86_1012_reg_1333_pp0_iter4_reg <= icmp_ln86_1012_reg_1333_pp0_iter3_reg;
        icmp_ln86_1013_reg_1339 <= icmp_ln86_1013_fu_342_p2;
        icmp_ln86_1013_reg_1339_pp0_iter1_reg <= icmp_ln86_1013_reg_1339;
        icmp_ln86_1013_reg_1339_pp0_iter2_reg <= icmp_ln86_1013_reg_1339_pp0_iter1_reg;
        icmp_ln86_1013_reg_1339_pp0_iter3_reg <= icmp_ln86_1013_reg_1339_pp0_iter2_reg;
        icmp_ln86_1013_reg_1339_pp0_iter4_reg <= icmp_ln86_1013_reg_1339_pp0_iter3_reg;
        icmp_ln86_1014_reg_1345 <= icmp_ln86_1014_fu_348_p2;
        icmp_ln86_1014_reg_1345_pp0_iter1_reg <= icmp_ln86_1014_reg_1345;
        icmp_ln86_1014_reg_1345_pp0_iter2_reg <= icmp_ln86_1014_reg_1345_pp0_iter1_reg;
        icmp_ln86_1014_reg_1345_pp0_iter3_reg <= icmp_ln86_1014_reg_1345_pp0_iter2_reg;
        icmp_ln86_1014_reg_1345_pp0_iter4_reg <= icmp_ln86_1014_reg_1345_pp0_iter3_reg;
        icmp_ln86_1014_reg_1345_pp0_iter5_reg <= icmp_ln86_1014_reg_1345_pp0_iter4_reg;
        icmp_ln86_1014_reg_1345_pp0_iter6_reg <= icmp_ln86_1014_reg_1345_pp0_iter5_reg;
        icmp_ln86_1015_reg_1351 <= icmp_ln86_1015_fu_354_p2;
        icmp_ln86_1016_reg_1356 <= icmp_ln86_1016_fu_360_p2;
        icmp_ln86_1017_reg_1361 <= icmp_ln86_1017_fu_366_p2;
        icmp_ln86_1017_reg_1361_pp0_iter1_reg <= icmp_ln86_1017_reg_1361;
        icmp_ln86_1018_reg_1366 <= icmp_ln86_1018_fu_372_p2;
        icmp_ln86_1018_reg_1366_pp0_iter1_reg <= icmp_ln86_1018_reg_1366;
        icmp_ln86_1019_reg_1371 <= icmp_ln86_1019_fu_378_p2;
        icmp_ln86_1019_reg_1371_pp0_iter1_reg <= icmp_ln86_1019_reg_1371;
        icmp_ln86_1019_reg_1371_pp0_iter2_reg <= icmp_ln86_1019_reg_1371_pp0_iter1_reg;
        icmp_ln86_1020_reg_1376 <= icmp_ln86_1020_fu_384_p2;
        icmp_ln86_1020_reg_1376_pp0_iter1_reg <= icmp_ln86_1020_reg_1376;
        icmp_ln86_1020_reg_1376_pp0_iter2_reg <= icmp_ln86_1020_reg_1376_pp0_iter1_reg;
        icmp_ln86_1021_reg_1381 <= icmp_ln86_1021_fu_390_p2;
        icmp_ln86_1021_reg_1381_pp0_iter1_reg <= icmp_ln86_1021_reg_1381;
        icmp_ln86_1021_reg_1381_pp0_iter2_reg <= icmp_ln86_1021_reg_1381_pp0_iter1_reg;
        icmp_ln86_1022_reg_1386 <= icmp_ln86_1022_fu_396_p2;
        icmp_ln86_1022_reg_1386_pp0_iter1_reg <= icmp_ln86_1022_reg_1386;
        icmp_ln86_1022_reg_1386_pp0_iter2_reg <= icmp_ln86_1022_reg_1386_pp0_iter1_reg;
        icmp_ln86_1022_reg_1386_pp0_iter3_reg <= icmp_ln86_1022_reg_1386_pp0_iter2_reg;
        icmp_ln86_1023_reg_1391 <= icmp_ln86_1023_fu_402_p2;
        icmp_ln86_1023_reg_1391_pp0_iter1_reg <= icmp_ln86_1023_reg_1391;
        icmp_ln86_1023_reg_1391_pp0_iter2_reg <= icmp_ln86_1023_reg_1391_pp0_iter1_reg;
        icmp_ln86_1023_reg_1391_pp0_iter3_reg <= icmp_ln86_1023_reg_1391_pp0_iter2_reg;
        icmp_ln86_1024_reg_1396 <= icmp_ln86_1024_fu_408_p2;
        icmp_ln86_1024_reg_1396_pp0_iter1_reg <= icmp_ln86_1024_reg_1396;
        icmp_ln86_1024_reg_1396_pp0_iter2_reg <= icmp_ln86_1024_reg_1396_pp0_iter1_reg;
        icmp_ln86_1024_reg_1396_pp0_iter3_reg <= icmp_ln86_1024_reg_1396_pp0_iter2_reg;
        icmp_ln86_1025_reg_1401 <= icmp_ln86_1025_fu_414_p2;
        icmp_ln86_1025_reg_1401_pp0_iter1_reg <= icmp_ln86_1025_reg_1401;
        icmp_ln86_1025_reg_1401_pp0_iter2_reg <= icmp_ln86_1025_reg_1401_pp0_iter1_reg;
        icmp_ln86_1025_reg_1401_pp0_iter3_reg <= icmp_ln86_1025_reg_1401_pp0_iter2_reg;
        icmp_ln86_1025_reg_1401_pp0_iter4_reg <= icmp_ln86_1025_reg_1401_pp0_iter3_reg;
        icmp_ln86_1026_reg_1406 <= icmp_ln86_1026_fu_420_p2;
        icmp_ln86_1026_reg_1406_pp0_iter1_reg <= icmp_ln86_1026_reg_1406;
        icmp_ln86_1026_reg_1406_pp0_iter2_reg <= icmp_ln86_1026_reg_1406_pp0_iter1_reg;
        icmp_ln86_1026_reg_1406_pp0_iter3_reg <= icmp_ln86_1026_reg_1406_pp0_iter2_reg;
        icmp_ln86_1026_reg_1406_pp0_iter4_reg <= icmp_ln86_1026_reg_1406_pp0_iter3_reg;
        icmp_ln86_1027_reg_1411 <= icmp_ln86_1027_fu_426_p2;
        icmp_ln86_1027_reg_1411_pp0_iter1_reg <= icmp_ln86_1027_reg_1411;
        icmp_ln86_1027_reg_1411_pp0_iter2_reg <= icmp_ln86_1027_reg_1411_pp0_iter1_reg;
        icmp_ln86_1027_reg_1411_pp0_iter3_reg <= icmp_ln86_1027_reg_1411_pp0_iter2_reg;
        icmp_ln86_1027_reg_1411_pp0_iter4_reg <= icmp_ln86_1027_reg_1411_pp0_iter3_reg;
        icmp_ln86_1028_reg_1416 <= icmp_ln86_1028_fu_432_p2;
        icmp_ln86_1028_reg_1416_pp0_iter1_reg <= icmp_ln86_1028_reg_1416;
        icmp_ln86_1028_reg_1416_pp0_iter2_reg <= icmp_ln86_1028_reg_1416_pp0_iter1_reg;
        icmp_ln86_1028_reg_1416_pp0_iter3_reg <= icmp_ln86_1028_reg_1416_pp0_iter2_reg;
        icmp_ln86_1028_reg_1416_pp0_iter4_reg <= icmp_ln86_1028_reg_1416_pp0_iter3_reg;
        icmp_ln86_1028_reg_1416_pp0_iter5_reg <= icmp_ln86_1028_reg_1416_pp0_iter4_reg;
        icmp_ln86_1029_reg_1421 <= icmp_ln86_1029_fu_438_p2;
        icmp_ln86_1029_reg_1421_pp0_iter1_reg <= icmp_ln86_1029_reg_1421;
        icmp_ln86_1029_reg_1421_pp0_iter2_reg <= icmp_ln86_1029_reg_1421_pp0_iter1_reg;
        icmp_ln86_1029_reg_1421_pp0_iter3_reg <= icmp_ln86_1029_reg_1421_pp0_iter2_reg;
        icmp_ln86_1029_reg_1421_pp0_iter4_reg <= icmp_ln86_1029_reg_1421_pp0_iter3_reg;
        icmp_ln86_1029_reg_1421_pp0_iter5_reg <= icmp_ln86_1029_reg_1421_pp0_iter4_reg;
        icmp_ln86_1029_reg_1421_pp0_iter6_reg <= icmp_ln86_1029_reg_1421_pp0_iter5_reg;
        icmp_ln86_reg_1256 <= icmp_ln86_fu_264_p2;
        icmp_ln86_reg_1256_pp0_iter1_reg <= icmp_ln86_reg_1256;
        or_ln117_878_reg_1468 <= or_ln117_878_fu_558_p2;
        or_ln117_881_reg_1505 <= or_ln117_881_fu_680_p2;
        or_ln117_883_reg_1515 <= or_ln117_883_fu_701_p2;
        or_ln117_887_reg_1522 <= or_ln117_887_fu_705_p2;
        or_ln117_887_reg_1522_pp0_iter3_reg <= or_ln117_887_reg_1522;
        or_ln117_887_reg_1522_pp0_iter4_reg <= or_ln117_887_reg_1522_pp0_iter3_reg;
        or_ln117_887_reg_1522_pp0_iter5_reg <= or_ln117_887_reg_1522_pp0_iter4_reg;
        or_ln117_887_reg_1522_pp0_iter6_reg <= or_ln117_887_reg_1522_pp0_iter5_reg;
        or_ln117_887_reg_1522_pp0_iter7_reg <= or_ln117_887_reg_1522_pp0_iter6_reg;
        or_ln117_889_reg_1554 <= or_ln117_889_fu_831_p2;
        or_ln117_893_reg_1566 <= or_ln117_893_fu_918_p2;
        or_ln117_895_reg_1576 <= or_ln117_895_fu_940_p2;
        or_ln117_899_reg_1584 <= or_ln117_899_fu_1028_p2;
        or_ln117_901_reg_1595 <= or_ln117_901_fu_1062_p2;
        select_ln117_1004_reg_1590 <= select_ln117_1004_fu_1040_p3;
        select_ln117_1006_reg_1600 <= select_ln117_1006_fu_1074_p3;
        select_ln117_980_reg_1463 <= select_ln117_980_fu_551_p3;
        select_ln117_986_reg_1510 <= select_ln117_986_fu_693_p3;
        select_ln117_992_reg_1549 <= select_ln117_992_fu_824_p3;
        select_ln117_998_reg_1571 <= select_ln117_998_fu_932_p3;
        tmp_reg_1605 <= tmp_fu_1109_p67;
        xor_ln104_reg_1474 <= xor_ln104_fu_563_p2;
        xor_ln104_reg_1474_pp0_iter3_reg <= xor_ln104_reg_1474;
        xor_ln104_reg_1474_pp0_iter4_reg <= xor_ln104_reg_1474_pp0_iter3_reg;
        xor_ln104_reg_1474_pp0_iter5_reg <= xor_ln104_reg_1474_pp0_iter4_reg;
        xor_ln104_reg_1474_pp0_iter6_reg <= xor_ln104_reg_1474_pp0_iter5_reg;
        xor_ln104_reg_1474_pp0_iter7_reg <= xor_ln104_reg_1474_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
    end
end

assign and_ln102_1243_fu_444_p2 = (icmp_ln86_1003_fu_282_p2 & icmp_ln86_1001_fu_270_p2);

assign and_ln102_1244_fu_470_p2 = (icmp_ln86_1004_reg_1284 & and_ln104_fu_455_p2);

assign and_ln102_1245_fu_709_p2 = (icmp_ln86_1005_reg_1290_pp0_iter2_reg & and_ln102_reg_1479);

assign and_ln102_1246_fu_584_p2 = (icmp_ln86_1006_reg_1296_pp0_iter1_reg & and_ln104_180_fu_578_p2);

assign and_ln102_1247_fu_486_p2 = (icmp_ln86_1007_reg_1302 & and_ln102_1243_reg_1426);

assign and_ln102_1248_fu_495_p2 = (icmp_ln86_1008_reg_1308 & and_ln104_181_fu_465_p2);

assign and_ln102_1249_fu_605_p2 = (icmp_ln86_1009_reg_1314_pp0_iter1_reg & and_ln102_1244_reg_1445);

assign and_ln102_1250_fu_609_p2 = (icmp_ln86_1010_reg_1320_pp0_iter1_reg & and_ln104_182_reg_1452);

assign and_ln102_1251_fu_733_p2 = (icmp_ln86_1011_reg_1327_pp0_iter2_reg & and_ln102_1245_fu_709_p2);

assign and_ln102_1252_fu_841_p2 = (icmp_ln86_1012_reg_1333_pp0_iter3_reg & and_ln104_183_reg_1538);

assign and_ln102_1253_fu_845_p2 = (icmp_ln86_1013_reg_1339_pp0_iter3_reg & and_ln102_1246_reg_1486_pp0_iter3_reg);

assign and_ln102_1254_fu_1048_p2 = (icmp_ln86_1014_reg_1345_pp0_iter5_reg & and_ln104_184_reg_1493_pp0_iter5_reg);

assign and_ln102_1255_fu_500_p2 = (icmp_ln86_1015_reg_1351 & and_ln102_1247_fu_486_p2);

assign and_ln102_1256_fu_505_p2 = (xor_ln104_479_fu_490_p2 & icmp_ln86_1016_reg_1356);

assign and_ln102_1257_fu_510_p2 = (and_ln102_1256_fu_505_p2 & and_ln102_1243_reg_1426);

assign and_ln102_1258_fu_613_p2 = (icmp_ln86_1017_reg_1361_pp0_iter1_reg & and_ln102_1248_reg_1458);

assign and_ln102_1259_fu_617_p2 = (xor_ln104_480_fu_600_p2 & icmp_ln86_1018_reg_1366_pp0_iter1_reg);

assign and_ln102_1260_fu_622_p2 = (and_ln104_181_reg_1440 & and_ln102_1259_fu_617_p2);

assign and_ln102_1261_fu_627_p2 = (icmp_ln86_1010_reg_1320_pp0_iter1_reg & and_ln102_1249_fu_605_p2);

assign and_ln102_1262_fu_738_p2 = (xor_ln104_481_fu_723_p2 & icmp_ln86_1019_reg_1371_pp0_iter2_reg);

assign and_ln102_1263_fu_743_p2 = (and_ln102_1262_fu_738_p2 & and_ln102_1244_reg_1445_pp0_iter2_reg);

assign and_ln102_1264_fu_748_p2 = (icmp_ln86_1020_reg_1376_pp0_iter2_reg & and_ln102_1250_reg_1499);

assign and_ln102_1265_fu_752_p2 = (xor_ln104_482_fu_728_p2 & icmp_ln86_1021_reg_1381_pp0_iter2_reg);

assign and_ln102_1266_fu_757_p2 = (and_ln104_182_reg_1452_pp0_iter2_reg & and_ln102_1265_fu_752_p2);

assign and_ln102_1267_fu_849_p2 = (icmp_ln86_1022_reg_1386_pp0_iter3_reg & and_ln102_1251_reg_1544);

assign and_ln102_1268_fu_853_p2 = (xor_ln104_483_fu_836_p2 & icmp_ln86_1023_reg_1391_pp0_iter3_reg);

assign and_ln102_1269_fu_858_p2 = (and_ln102_1268_fu_853_p2 & and_ln102_1245_reg_1532);

assign and_ln102_1270_fu_863_p2 = (icmp_ln86_1024_reg_1396_pp0_iter3_reg & and_ln102_1252_fu_841_p2);

assign and_ln102_1271_fu_954_p2 = (xor_ln104_484_fu_944_p2 & icmp_ln86_1025_reg_1401_pp0_iter4_reg);

assign and_ln102_1272_fu_959_p2 = (and_ln104_183_reg_1538_pp0_iter4_reg & and_ln102_1271_fu_954_p2);

assign and_ln102_1273_fu_964_p2 = (icmp_ln86_1026_reg_1406_pp0_iter4_reg & and_ln102_1253_reg_1560);

assign and_ln102_1274_fu_968_p2 = (xor_ln104_485_fu_949_p2 & icmp_ln86_1027_reg_1411_pp0_iter4_reg);

assign and_ln102_1275_fu_973_p2 = (and_ln102_1274_fu_968_p2 & and_ln102_1246_reg_1486_pp0_iter4_reg);

assign and_ln102_1276_fu_1052_p2 = (icmp_ln86_1028_reg_1416_pp0_iter5_reg & and_ln102_1254_fu_1048_p2);

assign and_ln102_1277_fu_1087_p2 = (xor_ln104_486_fu_1082_p2 & icmp_ln86_1029_reg_1421_pp0_iter6_reg);

assign and_ln102_1278_fu_1092_p2 = (and_ln104_184_reg_1493_pp0_iter6_reg & and_ln102_1277_fu_1087_p2);

assign and_ln102_fu_568_p2 = (xor_ln104_fu_563_p2 & icmp_ln86_1002_reg_1273_pp0_iter1_reg);

assign and_ln104_180_fu_578_p2 = (xor_ln104_fu_563_p2 & xor_ln104_474_fu_573_p2);

assign and_ln104_181_fu_465_p2 = (xor_ln104_475_fu_460_p2 & icmp_ln86_1001_reg_1262);

assign and_ln104_182_fu_480_p2 = (xor_ln104_476_fu_475_p2 & and_ln104_fu_455_p2);

assign and_ln104_183_fu_718_p2 = (xor_ln104_477_fu_713_p2 & and_ln102_reg_1479);

assign and_ln104_184_fu_594_p2 = (xor_ln104_478_fu_589_p2 & and_ln104_180_fu_578_p2);

assign and_ln104_fu_455_p2 = (xor_ln104_473_fu_450_p2 & icmp_ln86_reg_1256);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_903_fu_1245_p2[0:0] == 1'b1) ? tmp_reg_1605 : 13'd0);

assign icmp_ln86_1001_fu_270_p2 = (($signed(p_read3_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1002_fu_276_p2 = (($signed(p_read1_int_reg) < $signed(18'd77)) ? 1'b1 : 1'b0);

assign icmp_ln86_1003_fu_282_p2 = (($signed(p_read4_int_reg) < $signed(18'd359)) ? 1'b1 : 1'b0);

assign icmp_ln86_1004_fu_288_p2 = (($signed(p_read3_int_reg) < $signed(18'd141)) ? 1'b1 : 1'b0);

assign icmp_ln86_1005_fu_294_p2 = (($signed(p_read4_int_reg) < $signed(18'd690)) ? 1'b1 : 1'b0);

assign icmp_ln86_1006_fu_300_p2 = (($signed(p_read1_int_reg) < $signed(18'd121)) ? 1'b1 : 1'b0);

assign icmp_ln86_1007_fu_306_p2 = (($signed(p_read2_int_reg) < $signed(18'd1337)) ? 1'b1 : 1'b0);

assign icmp_ln86_1008_fu_312_p2 = (($signed(p_read1_int_reg) < $signed(18'd261576)) ? 1'b1 : 1'b0);

assign icmp_ln86_1009_fu_318_p2 = (($signed(p_read4_int_reg) < $signed(18'd261936)) ? 1'b1 : 1'b0);

assign icmp_ln86_1010_fu_324_p2 = (($signed(p_read1_int_reg) < $signed(18'd261985)) ? 1'b1 : 1'b0);

assign icmp_ln86_1011_fu_330_p2 = (($signed(p_read3_int_reg) < $signed(18'd221)) ? 1'b1 : 1'b0);

assign icmp_ln86_1012_fu_336_p2 = (($signed(p_read3_int_reg) < $signed(18'd339)) ? 1'b1 : 1'b0);

assign icmp_ln86_1013_fu_342_p2 = (($signed(p_read4_int_reg) < $signed(18'd262031)) ? 1'b1 : 1'b0);

assign icmp_ln86_1014_fu_348_p2 = (($signed(p_read1_int_reg) < $signed(18'd206)) ? 1'b1 : 1'b0);

assign icmp_ln86_1015_fu_354_p2 = (($signed(p_read4_int_reg) < $signed(18'd260803)) ? 1'b1 : 1'b0);

assign icmp_ln86_1016_fu_360_p2 = (($signed(p_read4_int_reg) < $signed(18'd261889)) ? 1'b1 : 1'b0);

assign icmp_ln86_1017_fu_366_p2 = (($signed(p_read4_int_reg) < $signed(18'd879)) ? 1'b1 : 1'b0);

assign icmp_ln86_1018_fu_372_p2 = (($signed(p_read4_int_reg) < $signed(18'd1068)) ? 1'b1 : 1'b0);

assign icmp_ln86_1019_fu_378_p2 = (($signed(p_read3_int_reg) < $signed(18'd118)) ? 1'b1 : 1'b0);

assign icmp_ln86_1020_fu_384_p2 = (($signed(p_read4_int_reg) < $signed(18'd261747)) ? 1'b1 : 1'b0);

assign icmp_ln86_1021_fu_390_p2 = (($signed(p_read1_int_reg) < $signed(18'd262095)) ? 1'b1 : 1'b0);

assign icmp_ln86_1022_fu_396_p2 = (($signed(p_read1_int_reg) < $signed(18'd261994)) ? 1'b1 : 1'b0);

assign icmp_ln86_1023_fu_402_p2 = (($signed(p_read3_int_reg) < $signed(18'd487)) ? 1'b1 : 1'b0);

assign icmp_ln86_1024_fu_408_p2 = (($signed(p_read4_int_reg) < $signed(18'd1257)) ? 1'b1 : 1'b0);

assign icmp_ln86_1025_fu_414_p2 = (($signed(p_read3_int_reg) < $signed(18'd396)) ? 1'b1 : 1'b0);

assign icmp_ln86_1026_fu_420_p2 = (($signed(p_read4_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_1027_fu_426_p2 = (($signed(p_read4_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_1028_fu_432_p2 = (($signed(p_read4_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_1029_fu_438_p2 = (($signed(p_read1_int_reg) < $signed(18'd336)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_264_p2 = (($signed(p_read3_int_reg) < $signed(18'd175)) ? 1'b1 : 1'b0);

assign or_ln117_877_fu_632_p2 = (and_ln102_1258_fu_613_p2 | and_ln102_1243_reg_1426_pp0_iter1_reg);

assign or_ln117_878_fu_558_p2 = (and_ln102_1248_fu_495_p2 | and_ln102_1243_reg_1426);

assign or_ln117_879_fu_644_p2 = (or_ln117_878_reg_1468 | and_ln102_1260_fu_622_p2);

assign or_ln117_880_fu_668_p2 = (icmp_ln86_1001_reg_1262_pp0_iter1_reg | and_ln102_1261_fu_627_p2);

assign or_ln117_881_fu_680_p2 = (icmp_ln86_1001_reg_1262_pp0_iter1_reg | and_ln102_1249_fu_605_p2);

assign or_ln117_882_fu_762_p2 = (or_ln117_881_reg_1505 | and_ln102_1263_fu_743_p2);

assign or_ln117_883_fu_701_p2 = (icmp_ln86_1001_reg_1262_pp0_iter1_reg | and_ln102_1244_reg_1445);

assign or_ln117_884_fu_774_p2 = (or_ln117_883_reg_1515 | and_ln102_1264_fu_748_p2);

assign or_ln117_885_fu_786_p2 = (or_ln117_883_reg_1515 | and_ln102_1250_reg_1499);

assign or_ln117_886_fu_798_p2 = (or_ln117_885_fu_786_p2 | and_ln102_1266_fu_757_p2);

assign or_ln117_887_fu_705_p2 = (icmp_ln86_1001_reg_1262_pp0_iter1_reg | and_ln104_reg_1435);

assign or_ln117_888_fu_868_p2 = (or_ln117_887_reg_1522_pp0_iter3_reg | and_ln102_1267_fu_849_p2);

assign or_ln117_889_fu_831_p2 = (or_ln117_887_reg_1522 | and_ln102_1251_fu_733_p2);

assign or_ln117_890_fu_880_p2 = (or_ln117_889_reg_1554 | and_ln102_1269_fu_858_p2);

assign or_ln117_891_fu_892_p2 = (or_ln117_887_reg_1522_pp0_iter3_reg | and_ln102_1245_reg_1532);

assign or_ln117_892_fu_904_p2 = (or_ln117_891_fu_892_p2 | and_ln102_1270_fu_863_p2);

assign or_ln117_893_fu_918_p2 = (or_ln117_891_fu_892_p2 | and_ln102_1252_fu_841_p2);

assign or_ln117_894_fu_978_p2 = (or_ln117_893_reg_1566 | and_ln102_1272_fu_959_p2);

assign or_ln117_895_fu_940_p2 = (or_ln117_887_reg_1522_pp0_iter3_reg | and_ln102_reg_1479_pp0_iter3_reg);

assign or_ln117_896_fu_990_p2 = (or_ln117_895_reg_1576 | and_ln102_1273_fu_964_p2);

assign or_ln117_897_fu_1002_p2 = (or_ln117_895_reg_1576 | and_ln102_1253_reg_1560);

assign or_ln117_898_fu_1014_p2 = (or_ln117_897_fu_1002_p2 | and_ln102_1275_fu_973_p2);

assign or_ln117_899_fu_1028_p2 = (or_ln117_895_reg_1576 | and_ln102_1246_reg_1486_pp0_iter4_reg);

assign or_ln117_900_fu_1057_p2 = (or_ln117_899_reg_1584 | and_ln102_1276_fu_1052_p2);

assign or_ln117_901_fu_1062_p2 = (or_ln117_899_reg_1584 | and_ln102_1254_fu_1048_p2);

assign or_ln117_902_fu_1097_p2 = (or_ln117_901_reg_1595 | and_ln102_1278_fu_1092_p2);

assign or_ln117_903_fu_1245_p2 = (xor_ln104_reg_1474_pp0_iter7_reg | or_ln117_887_reg_1522_pp0_iter7_reg);

assign or_ln117_fu_525_p2 = (and_ln102_1257_fu_510_p2 | and_ln102_1247_fu_486_p2);

assign select_ln117_1000_fu_995_p3 = ((or_ln117_895_reg_1576[0:0] == 1'b1) ? select_ln117_999_fu_983_p3 : 5'd24);

assign select_ln117_1001_fu_1006_p3 = ((or_ln117_896_fu_990_p2[0:0] == 1'b1) ? select_ln117_1000_fu_995_p3 : 5'd25);

assign select_ln117_1002_fu_1020_p3 = ((or_ln117_897_fu_1002_p2[0:0] == 1'b1) ? select_ln117_1001_fu_1006_p3 : 5'd26);

assign select_ln117_1003_fu_1032_p3 = ((or_ln117_898_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1002_fu_1020_p3 : 5'd27);

assign select_ln117_1004_fu_1040_p3 = ((or_ln117_899_fu_1028_p2[0:0] == 1'b1) ? select_ln117_1003_fu_1032_p3 : 5'd28);

assign select_ln117_1005_fu_1067_p3 = ((or_ln117_900_fu_1057_p2[0:0] == 1'b1) ? select_ln117_1004_reg_1590 : 5'd29);

assign select_ln117_1006_fu_1074_p3 = ((or_ln117_901_fu_1062_p2[0:0] == 1'b1) ? select_ln117_1005_fu_1067_p3 : 5'd30);

assign select_ln117_979_fu_539_p3 = ((or_ln117_fu_525_p2[0:0] == 1'b1) ? select_ln117_fu_531_p3 : 2'd3);

assign select_ln117_980_fu_551_p3 = ((and_ln102_1243_reg_1426[0:0] == 1'b1) ? zext_ln117_103_fu_547_p1 : 3'd4);

assign select_ln117_981_fu_637_p3 = ((or_ln117_877_fu_632_p2[0:0] == 1'b1) ? select_ln117_980_reg_1463 : 3'd5);

assign select_ln117_982_fu_649_p3 = ((or_ln117_878_reg_1468[0:0] == 1'b1) ? select_ln117_981_fu_637_p3 : 3'd6);

assign select_ln117_983_fu_656_p3 = ((or_ln117_879_fu_644_p2[0:0] == 1'b1) ? select_ln117_982_fu_649_p3 : 3'd7);

assign select_ln117_984_fu_673_p3 = ((icmp_ln86_1001_reg_1262_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_104_fu_664_p1 : 4'd8);

assign select_ln117_985_fu_685_p3 = ((or_ln117_880_fu_668_p2[0:0] == 1'b1) ? select_ln117_984_fu_673_p3 : 4'd9);

assign select_ln117_986_fu_693_p3 = ((or_ln117_881_fu_680_p2[0:0] == 1'b1) ? select_ln117_985_fu_685_p3 : 4'd10);

assign select_ln117_987_fu_767_p3 = ((or_ln117_882_fu_762_p2[0:0] == 1'b1) ? select_ln117_986_reg_1510 : 4'd11);

assign select_ln117_988_fu_779_p3 = ((or_ln117_883_reg_1515[0:0] == 1'b1) ? select_ln117_987_fu_767_p3 : 4'd12);

assign select_ln117_989_fu_790_p3 = ((or_ln117_884_fu_774_p2[0:0] == 1'b1) ? select_ln117_988_fu_779_p3 : 4'd13);

assign select_ln117_990_fu_804_p3 = ((or_ln117_885_fu_786_p2[0:0] == 1'b1) ? select_ln117_989_fu_790_p3 : 4'd14);

assign select_ln117_991_fu_812_p3 = ((or_ln117_886_fu_798_p2[0:0] == 1'b1) ? select_ln117_990_fu_804_p3 : 4'd15);

assign select_ln117_992_fu_824_p3 = ((or_ln117_887_reg_1522[0:0] == 1'b1) ? zext_ln117_105_fu_820_p1 : 5'd16);

assign select_ln117_993_fu_873_p3 = ((or_ln117_888_fu_868_p2[0:0] == 1'b1) ? select_ln117_992_reg_1549 : 5'd17);

assign select_ln117_994_fu_885_p3 = ((or_ln117_889_reg_1554[0:0] == 1'b1) ? select_ln117_993_fu_873_p3 : 5'd18);

assign select_ln117_995_fu_896_p3 = ((or_ln117_890_fu_880_p2[0:0] == 1'b1) ? select_ln117_994_fu_885_p3 : 5'd19);

assign select_ln117_996_fu_910_p3 = ((or_ln117_891_fu_892_p2[0:0] == 1'b1) ? select_ln117_995_fu_896_p3 : 5'd20);

assign select_ln117_997_fu_924_p3 = ((or_ln117_892_fu_904_p2[0:0] == 1'b1) ? select_ln117_996_fu_910_p3 : 5'd21);

assign select_ln117_998_fu_932_p3 = ((or_ln117_893_fu_918_p2[0:0] == 1'b1) ? select_ln117_997_fu_924_p3 : 5'd22);

assign select_ln117_999_fu_983_p3 = ((or_ln117_894_fu_978_p2[0:0] == 1'b1) ? select_ln117_998_reg_1571 : 5'd23);

assign select_ln117_fu_531_p3 = ((and_ln102_1247_fu_486_p2[0:0] == 1'b1) ? zext_ln117_fu_521_p1 : 2'd2);

assign tmp_fu_1109_p65 = 'bx;

assign tmp_fu_1109_p66 = ((or_ln117_902_fu_1097_p2[0:0] == 1'b1) ? select_ln117_1006_reg_1600 : 5'd31);

assign xor_ln104_473_fu_450_p2 = (icmp_ln86_1001_reg_1262 ^ 1'd1);

assign xor_ln104_474_fu_573_p2 = (icmp_ln86_1002_reg_1273_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_475_fu_460_p2 = (icmp_ln86_1003_reg_1279 ^ 1'd1);

assign xor_ln104_476_fu_475_p2 = (icmp_ln86_1004_reg_1284 ^ 1'd1);

assign xor_ln104_477_fu_713_p2 = (icmp_ln86_1005_reg_1290_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_478_fu_589_p2 = (icmp_ln86_1006_reg_1296_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_479_fu_490_p2 = (icmp_ln86_1007_reg_1302 ^ 1'd1);

assign xor_ln104_480_fu_600_p2 = (icmp_ln86_1008_reg_1308_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_481_fu_723_p2 = (icmp_ln86_1009_reg_1314_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_482_fu_728_p2 = (icmp_ln86_1010_reg_1320_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_483_fu_836_p2 = (icmp_ln86_1011_reg_1327_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_484_fu_944_p2 = (icmp_ln86_1012_reg_1333_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_485_fu_949_p2 = (icmp_ln86_1013_reg_1339_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_486_fu_1082_p2 = (icmp_ln86_1014_reg_1345_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_563_p2 = (icmp_ln86_reg_1256_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_515_p2 = (1'd1 ^ and_ln102_1255_fu_500_p2);

assign zext_ln117_103_fu_547_p1 = select_ln117_979_fu_539_p3;

assign zext_ln117_104_fu_664_p1 = select_ln117_983_fu_656_p3;

assign zext_ln117_105_fu_820_p1 = select_ln117_991_fu_812_p3;

assign zext_ln117_fu_521_p1 = xor_ln117_fu_515_p2;

endmodule //conifer_jettag_accelerator_decision_function_65
