"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/xilinx_vip
"C:\Program Files\ModelSim\win64/vmap" xilinx_vip D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/xilinx_vip
"C:\Program Files\ModelSim\win64/vlog" -sv -64 +incdir+D:\Xilinx\vivado\Vivado\2018.2\data/xilinx_vip/include -work xilinx_vip -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/xilinx_vip/.cxl.systemverilog.xilinx_vip.xilinx_vip.nt64.cmf
