-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of padframe
--
-- Generated
--  by:  wig
--  on:  Fri Jul 15 11:03:22 2005
--  cmd: h:/work/eclipse/mix/mix_0.pl -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: padframe-struct-a.vhd,v 1.3 2005/10/25 13:15:37 wig Exp $
-- $Date: 2005/10/25 13:15:37 $
-- $Log: padframe-struct-a.vhd,v $
-- Revision 1.3  2005/10/25 13:15:37  wig
-- Testcase result update
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.55 2005/07/13 15:38:34 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.36 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of padframe
--
architecture struct of padframe is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component pads_eastnord	-- 
		-- No Generated Generics

		port (
		-- Generated Port for Entity pads_eastnord
			ramd_i	: in	std_ulogic_vector(31 downto 0);
			ramd_i2	: in	std_ulogic_vector(31 downto 0);
			ramd_o	: out	std_ulogic_vector(31 downto 0);
			ramd_o2	: out	std_ulogic_vector(31 downto 0);
			ramd_o3	: out	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity pads_eastnord
		);
	end component;
	-- ---------

	component pads_eastsouth	-- 
		-- No Generated Generics

		port (
		-- Generated Port for Entity pads_eastsouth
			ramd_i	: in	std_ulogic_vector(31 downto 0);
			ramd_i2	: in	std_ulogic_vector(31 downto 0);
			ramd_o	: out	std_ulogic_vector(31 downto 0);
			ramd_o2	: out	std_ulogic_vector(31 downto 0);
			ramd_o3	: out	std_ulogic_vector(31 downto 0)
		-- End of Generated Port for Entity pads_eastsouth
		);
	end component;
	-- ---------

	component pads_nordeast	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component pads_nordwest	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component pads_southeast	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component pads_southwest	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component pads_westnord	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------

	component pads_westsouth	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	mix_logic0	: std_ulogic; 
			signal	mix_logic0_bus	: std_ulogic_vector(31 downto 0); 
			signal	mm_ramd	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	mm_ramd2	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	mm_ramd3	: std_ulogic_vector(31 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			mix_logic0 <= '0';
			mix_logic0_bus <= ( others => '0' );
			ramd_o <= mm_ramd;  -- __I_O_BUS_PORT
			ramd_o2 <= mm_ramd2;  -- __I_O_BUS_PORT
			ramd_o3 <= mm_ramd3;  -- __I_O_BUS_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for i_pads_en
		i_pads_en: pads_eastnord
		port map (

			ramd_i(10) => mix_logic0, -- __I_BIT_TO_BUSPORT -- padin (X4)
			ramd_i(15 downto 11) => ramd_i(15 downto 11), -- padin (X4)
			ramd_i(23) => mix_logic0, -- __I_BIT_TO_BUSPORT -- padin (X4)
			ramd_i(31 downto 24) => ramd_i(31 downto 24), -- padin (X4)
			ramd_i2(10 downto 0) => mix_logic0_bus(10 downto 0), -- padin (X4)
			ramd_i2(15 downto 11) => ramd_i2(15 downto 11), -- padin (X4)
			ramd_i2(23 downto 16) => mix_logic0_bus(7 downto 0), -- padin (X4)
			ramd_i2(31 downto 24) => ramd_i2(31 downto 24), -- padin (X4)
			ramd_o(10 downto 0)  => open, -- __W_PORT -- padout
			ramd_o(15 downto 11) => ramd_o(15 downto 11), -- padout (X4)
			ramd_o(20 downto 0) => mm_ramd(31 downto 11),
			ramd_o(23 downto 16)  => open, -- __W_PORT -- padout
			ramd_o(31 downto 24) => ramd_o(31 downto 24), -- padout (X4)
			ramd_o2 => mm_ramd2,
			ramd_o2(10 downto 0)  => open, -- __W_PORT -- padout
			ramd_o2(15 downto 11) => ramd_o2(15 downto 11), -- padout (X4)
			ramd_o2(23 downto 16)  => open, -- __W_PORT -- padout
			ramd_o2(31 downto 24) => ramd_o2(31 downto 24), -- padout (X4)
			ramd_o3 => mm_ramd3
		);
		-- End of Generated Instance Port Map for i_pads_en

		-- Generated Instance Port Map for i_pads_es
		i_pads_es: pads_eastsouth
		port map (

			ramd_i(10 downto 0) => ramd_i(10 downto 0), -- padin (X4)
			ramd_i(15) => mix_logic0, -- __I_BIT_TO_BUSPORT -- padin (X4)
			ramd_i(23 downto 16) => ramd_i(23 downto 16), -- padin (X4)
			ramd_i(31) => mix_logic0, -- __I_BIT_TO_BUSPORT -- padin (X4)
			ramd_i2(10 downto 0) => ramd_i2(10 downto 0), -- padin (X4)
			ramd_i2(15 downto 11) => mix_logic0_bus(4 downto 0), -- padin (X4)
			ramd_i2(23 downto 16) => ramd_i2(23 downto 16), -- padin (X4)
			ramd_i2(31 downto 24) => mix_logic0_bus(7 downto 0), -- padin (X4)
			ramd_o(10 downto 0) => mm_ramd(10 downto 0),
			ramd_o(10 downto 0) => ramd_o(10 downto 0), -- padout (X4)
			ramd_o(15 downto 11)  => open, -- __W_PORT -- padout
			ramd_o(23 downto 16) => ramd_o(23 downto 16), -- padout (X4)
			ramd_o(31 downto 24)  => open, -- __W_PORT -- padout
			ramd_o2(10 downto 0) => mm_ramd2(10 downto 0),
			ramd_o2(10 downto 0) => ramd_o2(10 downto 0), -- padout (X4)
			ramd_o2(15 downto 11)  => open, -- __W_PORT -- padout
			ramd_o2(23 downto 16) => ramd_o2(23 downto 16), -- padout (X4)
			ramd_o2(31 downto 24)  => open, -- __W_PORT -- padout
			ramd_o3 => mm_ramd3
		);
		-- End of Generated Instance Port Map for i_pads_es

		-- Generated Instance Port Map for i_pads_ne
		i_pads_ne: pads_nordeast

		;
		-- End of Generated Instance Port Map for i_pads_ne

		-- Generated Instance Port Map for i_pads_nw
		i_pads_nw: pads_nordwest

		;
		-- End of Generated Instance Port Map for i_pads_nw

		-- Generated Instance Port Map for i_pads_se
		i_pads_se: pads_southeast

		;
		-- End of Generated Instance Port Map for i_pads_se

		-- Generated Instance Port Map for i_pads_sw
		i_pads_sw: pads_southwest

		;
		-- End of Generated Instance Port Map for i_pads_sw

		-- Generated Instance Port Map for i_pads_wn
		i_pads_wn: pads_westnord

		;
		-- End of Generated Instance Port Map for i_pads_wn

		-- Generated Instance Port Map for i_pads_ws
		i_pads_ws: pads_westsouth

		;
		-- End of Generated Instance Port Map for i_pads_ws



end struct;


--
--!End of Architecture/s
-- --------------------------------------------------------------
