

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_wrapper'
================================================================
* Date:           Thu Sep 12 16:27:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.067 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1778|     1778|  8.890 us|  8.890 us|  1778|  1778|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+------+------+---------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------+-------------------+---------+---------+----------+----------+------+------+---------+
        |grp_C_drain_IO_L1_out_fu_26  |C_drain_IO_L1_out  |     1777|     1777|  8.885 us|  8.885 us|  1777|  1777|       no|
        +-----------------------------+-------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|     -|      106|      639|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       59|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|      111|      700|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |           Instance          |       Module      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |grp_C_drain_IO_L1_out_fu_26  |C_drain_IO_L1_out  |        4|   0|  106|  639|    0|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+
    |Total                        |                   |        4|   0|  106|  639|    0|
    +-----------------------------+-------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_done                                   |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_0_0_write  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_0_1_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_0_0_read                  |   9|          2|    1|          2|
    |real_start                                |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  59|         13|    6|         13|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  2|   0|    2|          0|
    |ap_done_reg                               |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_fu_26_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                            |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     |  5|   0|    5|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|start_full_n                                       |   in|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|start_out                                          |  out|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|start_write                                        |  out|    1|  ap_ctrl_hs|           C_drain_IO_L1_out_wrapper|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_1_dout            |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_empty_n         |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_1_read            |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_din             |  out|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_num_data_valid  |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_fifo_cap        |   in|    2|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_full_n          |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_0_write           |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_0|       pointer|
|fifo_C_drain_PE_0_0_dout                           |   in|   32|     ap_fifo|                 fifo_C_drain_PE_0_0|       pointer|
|fifo_C_drain_PE_0_0_num_data_valid                 |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_0|       pointer|
|fifo_C_drain_PE_0_0_fifo_cap                       |   in|    2|     ap_fifo|                 fifo_C_drain_PE_0_0|       pointer|
|fifo_C_drain_PE_0_0_empty_n                        |   in|    1|     ap_fifo|                 fifo_C_drain_PE_0_0|       pointer|
|fifo_C_drain_PE_0_0_read                           |  out|    1|     ap_fifo|                 fifo_C_drain_PE_0_0|       pointer|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

