
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

0000c200 <_vector_start>:
    c200:	20002798 	.word	0x20002798
    c204:	0000e65d 	.word	0x0000e65d
    c208:	00015269 	.word	0x00015269
    c20c:	0000e6bd 	.word	0x0000e6bd
    c210:	0000e6bd 	.word	0x0000e6bd
    c214:	0000e6bd 	.word	0x0000e6bd
    c218:	0000e6bd 	.word	0x0000e6bd
    c21c:	0000e6bd 	.word	0x0000e6bd
	...
    c22c:	0000e43d 	.word	0x0000e43d
    c230:	0000e6bd 	.word	0x0000e6bd
    c234:	00000000 	.word	0x00000000
    c238:	0000e3e5 	.word	0x0000e3e5
    c23c:	0000da71 	.word	0x0000da71

0000c240 <_irq_vector_table>:
    c240:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c250:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c260:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c270:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c280:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c290:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c2a0:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c2b0:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c2c0:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c2d0:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c2e0:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c2f0:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c300:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c310:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c320:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c330:	0000e61d 0000e61d 0000e61d 0000e61d     ................
    c340:	0000e61d                                ....

0000c344 <_vector_end>:
	...

0000c400 <m_firmware_info>:
    c400:	281ee6de 8fcebb4c 00005b02 0000003c     ...(L....[..<...
    c410:	0000be00 00000001 0000c200 0000c200     ................
    c420:	9102ffff 00000000 00000000 00000000     ................
	...

Disassembly of section text:

0000c43c <__aeabi_uldivmod>:
    c43c:	b953      	cbnz	r3, c454 <__aeabi_uldivmod+0x18>
    c43e:	b94a      	cbnz	r2, c454 <__aeabi_uldivmod+0x18>
    c440:	2900      	cmp	r1, #0
    c442:	bf08      	it	eq
    c444:	2800      	cmpeq	r0, #0
    c446:	bf1c      	itt	ne
    c448:	f04f 31ff 	movne.w	r1, #4294967295
    c44c:	f04f 30ff 	movne.w	r0, #4294967295
    c450:	f000 b970 	b.w	c734 <__aeabi_idiv0>
    c454:	f1ad 0c08 	sub.w	ip, sp, #8
    c458:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    c45c:	f000 f806 	bl	c46c <__udivmoddi4>
    c460:	f8dd e004 	ldr.w	lr, [sp, #4]
    c464:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c468:	b004      	add	sp, #16
    c46a:	4770      	bx	lr

0000c46c <__udivmoddi4>:
    c46c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c470:	9e08      	ldr	r6, [sp, #32]
    c472:	460d      	mov	r5, r1
    c474:	4604      	mov	r4, r0
    c476:	468a      	mov	sl, r1
    c478:	2b00      	cmp	r3, #0
    c47a:	d17f      	bne.n	c57c <__udivmoddi4+0x110>
    c47c:	428a      	cmp	r2, r1
    c47e:	4617      	mov	r7, r2
    c480:	d941      	bls.n	c506 <__udivmoddi4+0x9a>
    c482:	fab2 f282 	clz	r2, r2
    c486:	b14a      	cbz	r2, c49c <__udivmoddi4+0x30>
    c488:	f1c2 0120 	rsb	r1, r2, #32
    c48c:	fa05 f302 	lsl.w	r3, r5, r2
    c490:	4097      	lsls	r7, r2
    c492:	4094      	lsls	r4, r2
    c494:	fa20 f101 	lsr.w	r1, r0, r1
    c498:	ea41 0a03 	orr.w	sl, r1, r3
    c49c:	ea4f 4817 	mov.w	r8, r7, lsr #16
    c4a0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    c4a4:	fa1f f987 	uxth.w	r9, r7
    c4a8:	fbba fef8 	udiv	lr, sl, r8
    c4ac:	fb08 a31e 	mls	r3, r8, lr, sl
    c4b0:	fb0e f109 	mul.w	r1, lr, r9
    c4b4:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
    c4b8:	4299      	cmp	r1, r3
    c4ba:	d906      	bls.n	c4ca <__udivmoddi4+0x5e>
    c4bc:	18fb      	adds	r3, r7, r3
    c4be:	d202      	bcs.n	c4c6 <__udivmoddi4+0x5a>
    c4c0:	4299      	cmp	r1, r3
    c4c2:	f200 8124 	bhi.w	c70e <__udivmoddi4+0x2a2>
    c4c6:	f10e 3eff 	add.w	lr, lr, #4294967295
    c4ca:	1a59      	subs	r1, r3, r1
    c4cc:	b2a3      	uxth	r3, r4
    c4ce:	fbb1 f0f8 	udiv	r0, r1, r8
    c4d2:	fb08 1110 	mls	r1, r8, r0, r1
    c4d6:	fb00 f909 	mul.w	r9, r0, r9
    c4da:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
    c4de:	45a1      	cmp	r9, r4
    c4e0:	d905      	bls.n	c4ee <__udivmoddi4+0x82>
    c4e2:	193c      	adds	r4, r7, r4
    c4e4:	d202      	bcs.n	c4ec <__udivmoddi4+0x80>
    c4e6:	45a1      	cmp	r9, r4
    c4e8:	f200 810e 	bhi.w	c708 <__udivmoddi4+0x29c>
    c4ec:	3801      	subs	r0, #1
    c4ee:	eba4 0409 	sub.w	r4, r4, r9
    c4f2:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
    c4f6:	2100      	movs	r1, #0
    c4f8:	b11e      	cbz	r6, c502 <__udivmoddi4+0x96>
    c4fa:	40d4      	lsrs	r4, r2
    c4fc:	2300      	movs	r3, #0
    c4fe:	e9c6 4300 	strd	r4, r3, [r6]
    c502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c506:	b902      	cbnz	r2, c50a <__udivmoddi4+0x9e>
    c508:	deff      	udf	#255	; 0xff
    c50a:	fab2 f282 	clz	r2, r2
    c50e:	2a00      	cmp	r2, #0
    c510:	d14f      	bne.n	c5b2 <__udivmoddi4+0x146>
    c512:	1bcb      	subs	r3, r1, r7
    c514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    c518:	fa1f f887 	uxth.w	r8, r7
    c51c:	2101      	movs	r1, #1
    c51e:	0c25      	lsrs	r5, r4, #16
    c520:	fbb3 fcfe 	udiv	ip, r3, lr
    c524:	fb0e 301c 	mls	r0, lr, ip, r3
    c528:	462b      	mov	r3, r5
    c52a:	fb08 f90c 	mul.w	r9, r8, ip
    c52e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
    c532:	45a9      	cmp	r9, r5
    c534:	d90a      	bls.n	c54c <__udivmoddi4+0xe0>
    c536:	197d      	adds	r5, r7, r5
    c538:	bf2c      	ite	cs
    c53a:	2301      	movcs	r3, #1
    c53c:	2300      	movcc	r3, #0
    c53e:	45a9      	cmp	r9, r5
    c540:	d902      	bls.n	c548 <__udivmoddi4+0xdc>
    c542:	2b00      	cmp	r3, #0
    c544:	f000 80d9 	beq.w	c6fa <__udivmoddi4+0x28e>
    c548:	f10c 3cff 	add.w	ip, ip, #4294967295
    c54c:	eba5 0509 	sub.w	r5, r5, r9
    c550:	b2a3      	uxth	r3, r4
    c552:	fbb5 f0fe 	udiv	r0, r5, lr
    c556:	fb0e 5510 	mls	r5, lr, r0, r5
    c55a:	fb08 f800 	mul.w	r8, r8, r0
    c55e:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
    c562:	45a0      	cmp	r8, r4
    c564:	d905      	bls.n	c572 <__udivmoddi4+0x106>
    c566:	193c      	adds	r4, r7, r4
    c568:	d202      	bcs.n	c570 <__udivmoddi4+0x104>
    c56a:	45a0      	cmp	r8, r4
    c56c:	f200 80c9 	bhi.w	c702 <__udivmoddi4+0x296>
    c570:	3801      	subs	r0, #1
    c572:	eba4 0408 	sub.w	r4, r4, r8
    c576:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
    c57a:	e7bd      	b.n	c4f8 <__udivmoddi4+0x8c>
    c57c:	428b      	cmp	r3, r1
    c57e:	d908      	bls.n	c592 <__udivmoddi4+0x126>
    c580:	2e00      	cmp	r6, #0
    c582:	f000 80b1 	beq.w	c6e8 <__udivmoddi4+0x27c>
    c586:	2100      	movs	r1, #0
    c588:	e9c6 0500 	strd	r0, r5, [r6]
    c58c:	4608      	mov	r0, r1
    c58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c592:	fab3 f183 	clz	r1, r3
    c596:	2900      	cmp	r1, #0
    c598:	d146      	bne.n	c628 <__udivmoddi4+0x1bc>
    c59a:	42ab      	cmp	r3, r5
    c59c:	f0c0 80a7 	bcc.w	c6ee <__udivmoddi4+0x282>
    c5a0:	4282      	cmp	r2, r0
    c5a2:	f240 80a4 	bls.w	c6ee <__udivmoddi4+0x282>
    c5a6:	4608      	mov	r0, r1
    c5a8:	2e00      	cmp	r6, #0
    c5aa:	d0aa      	beq.n	c502 <__udivmoddi4+0x96>
    c5ac:	e9c6 4a00 	strd	r4, sl, [r6]
    c5b0:	e7a7      	b.n	c502 <__udivmoddi4+0x96>
    c5b2:	f1c2 0020 	rsb	r0, r2, #32
    c5b6:	4097      	lsls	r7, r2
    c5b8:	fa01 f302 	lsl.w	r3, r1, r2
    c5bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
    c5c0:	40c1      	lsrs	r1, r0
    c5c2:	fa24 f500 	lsr.w	r5, r4, r0
    c5c6:	fa1f f887 	uxth.w	r8, r7
    c5ca:	4094      	lsls	r4, r2
    c5cc:	431d      	orrs	r5, r3
    c5ce:	fbb1 f0fe 	udiv	r0, r1, lr
    c5d2:	0c2b      	lsrs	r3, r5, #16
    c5d4:	fb0e 1110 	mls	r1, lr, r0, r1
    c5d8:	fb00 fc08 	mul.w	ip, r0, r8
    c5dc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    c5e0:	459c      	cmp	ip, r3
    c5e2:	d909      	bls.n	c5f8 <__udivmoddi4+0x18c>
    c5e4:	18fb      	adds	r3, r7, r3
    c5e6:	bf2c      	ite	cs
    c5e8:	2101      	movcs	r1, #1
    c5ea:	2100      	movcc	r1, #0
    c5ec:	459c      	cmp	ip, r3
    c5ee:	d902      	bls.n	c5f6 <__udivmoddi4+0x18a>
    c5f0:	2900      	cmp	r1, #0
    c5f2:	f000 8095 	beq.w	c720 <__udivmoddi4+0x2b4>
    c5f6:	3801      	subs	r0, #1
    c5f8:	eba3 030c 	sub.w	r3, r3, ip
    c5fc:	b2ad      	uxth	r5, r5
    c5fe:	fbb3 f1fe 	udiv	r1, r3, lr
    c602:	fb0e 3311 	mls	r3, lr, r1, r3
    c606:	fb01 fc08 	mul.w	ip, r1, r8
    c60a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
    c60e:	45ac      	cmp	ip, r5
    c610:	d905      	bls.n	c61e <__udivmoddi4+0x1b2>
    c612:	197d      	adds	r5, r7, r5
    c614:	d202      	bcs.n	c61c <__udivmoddi4+0x1b0>
    c616:	45ac      	cmp	ip, r5
    c618:	f200 8089 	bhi.w	c72e <__udivmoddi4+0x2c2>
    c61c:	3901      	subs	r1, #1
    c61e:	eba5 030c 	sub.w	r3, r5, ip
    c622:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    c626:	e77a      	b.n	c51e <__udivmoddi4+0xb2>
    c628:	f1c1 0420 	rsb	r4, r1, #32
    c62c:	408b      	lsls	r3, r1
    c62e:	fa02 f701 	lsl.w	r7, r2, r1
    c632:	fa05 fc01 	lsl.w	ip, r5, r1
    c636:	40e2      	lsrs	r2, r4
    c638:	fa20 f804 	lsr.w	r8, r0, r4
    c63c:	40e5      	lsrs	r5, r4
    c63e:	fa00 fe01 	lsl.w	lr, r0, r1
    c642:	4313      	orrs	r3, r2
    c644:	ea48 020c 	orr.w	r2, r8, ip
    c648:	ea4f 4813 	mov.w	r8, r3, lsr #16
    c64c:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    c650:	fa1f f983 	uxth.w	r9, r3
    c654:	fbb5 faf8 	udiv	sl, r5, r8
    c658:	fb08 551a 	mls	r5, r8, sl, r5
    c65c:	fb0a f009 	mul.w	r0, sl, r9
    c660:	ea4c 4c05 	orr.w	ip, ip, r5, lsl #16
    c664:	4560      	cmp	r0, ip
    c666:	d90a      	bls.n	c67e <__udivmoddi4+0x212>
    c668:	eb13 0c0c 	adds.w	ip, r3, ip
    c66c:	bf2c      	ite	cs
    c66e:	2501      	movcs	r5, #1
    c670:	2500      	movcc	r5, #0
    c672:	4560      	cmp	r0, ip
    c674:	d901      	bls.n	c67a <__udivmoddi4+0x20e>
    c676:	2d00      	cmp	r5, #0
    c678:	d055      	beq.n	c726 <__udivmoddi4+0x2ba>
    c67a:	f10a 3aff 	add.w	sl, sl, #4294967295
    c67e:	ebac 0c00 	sub.w	ip, ip, r0
    c682:	b292      	uxth	r2, r2
    c684:	fbbc f0f8 	udiv	r0, ip, r8
    c688:	fb08 cc10 	mls	ip, r8, r0, ip
    c68c:	fb00 f909 	mul.w	r9, r0, r9
    c690:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
    c694:	45e1      	cmp	r9, ip
    c696:	d905      	bls.n	c6a4 <__udivmoddi4+0x238>
    c698:	eb13 0c0c 	adds.w	ip, r3, ip
    c69c:	d201      	bcs.n	c6a2 <__udivmoddi4+0x236>
    c69e:	45e1      	cmp	r9, ip
    c6a0:	d83b      	bhi.n	c71a <__udivmoddi4+0x2ae>
    c6a2:	3801      	subs	r0, #1
    c6a4:	ea40 400a 	orr.w	r0, r0, sl, lsl #16
    c6a8:	ebac 0c09 	sub.w	ip, ip, r9
    c6ac:	fba0 8907 	umull	r8, r9, r0, r7
    c6b0:	45cc      	cmp	ip, r9
    c6b2:	4645      	mov	r5, r8
    c6b4:	464a      	mov	r2, r9
    c6b6:	d302      	bcc.n	c6be <__udivmoddi4+0x252>
    c6b8:	d106      	bne.n	c6c8 <__udivmoddi4+0x25c>
    c6ba:	45c6      	cmp	lr, r8
    c6bc:	d204      	bcs.n	c6c8 <__udivmoddi4+0x25c>
    c6be:	3801      	subs	r0, #1
    c6c0:	ebb8 0507 	subs.w	r5, r8, r7
    c6c4:	eb69 0203 	sbc.w	r2, r9, r3
    c6c8:	b32e      	cbz	r6, c716 <__udivmoddi4+0x2aa>
    c6ca:	ebbe 0305 	subs.w	r3, lr, r5
    c6ce:	eb6c 0c02 	sbc.w	ip, ip, r2
    c6d2:	fa23 f201 	lsr.w	r2, r3, r1
    c6d6:	fa0c f404 	lsl.w	r4, ip, r4
    c6da:	fa2c f301 	lsr.w	r3, ip, r1
    c6de:	2100      	movs	r1, #0
    c6e0:	4314      	orrs	r4, r2
    c6e2:	e9c6 4300 	strd	r4, r3, [r6]
    c6e6:	e70c      	b.n	c502 <__udivmoddi4+0x96>
    c6e8:	4631      	mov	r1, r6
    c6ea:	4630      	mov	r0, r6
    c6ec:	e709      	b.n	c502 <__udivmoddi4+0x96>
    c6ee:	1a84      	subs	r4, r0, r2
    c6f0:	eb65 0303 	sbc.w	r3, r5, r3
    c6f4:	2001      	movs	r0, #1
    c6f6:	469a      	mov	sl, r3
    c6f8:	e756      	b.n	c5a8 <__udivmoddi4+0x13c>
    c6fa:	f1ac 0c02 	sub.w	ip, ip, #2
    c6fe:	443d      	add	r5, r7
    c700:	e724      	b.n	c54c <__udivmoddi4+0xe0>
    c702:	3802      	subs	r0, #2
    c704:	443c      	add	r4, r7
    c706:	e734      	b.n	c572 <__udivmoddi4+0x106>
    c708:	3802      	subs	r0, #2
    c70a:	443c      	add	r4, r7
    c70c:	e6ef      	b.n	c4ee <__udivmoddi4+0x82>
    c70e:	f1ae 0e02 	sub.w	lr, lr, #2
    c712:	443b      	add	r3, r7
    c714:	e6d9      	b.n	c4ca <__udivmoddi4+0x5e>
    c716:	4631      	mov	r1, r6
    c718:	e6f3      	b.n	c502 <__udivmoddi4+0x96>
    c71a:	3802      	subs	r0, #2
    c71c:	449c      	add	ip, r3
    c71e:	e7c1      	b.n	c6a4 <__udivmoddi4+0x238>
    c720:	3802      	subs	r0, #2
    c722:	443b      	add	r3, r7
    c724:	e768      	b.n	c5f8 <__udivmoddi4+0x18c>
    c726:	f1aa 0a02 	sub.w	sl, sl, #2
    c72a:	449c      	add	ip, r3
    c72c:	e7a7      	b.n	c67e <__udivmoddi4+0x212>
    c72e:	3902      	subs	r1, #2
    c730:	443d      	add	r5, r7
    c732:	e774      	b.n	c61e <__udivmoddi4+0x1b2>

0000c734 <__aeabi_idiv0>:
    c734:	4770      	bx	lr
    c736:	bf00      	nop

0000c738 <__gnu_cmse_nonsecure_call>:
    c738:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
    c73c:	4627      	mov	r7, r4
    c73e:	46a0      	mov	r8, r4
    c740:	46a1      	mov	r9, r4
    c742:	46a2      	mov	sl, r4
    c744:	46a3      	mov	fp, r4
    c746:	46a4      	mov	ip, r4
    c748:	b0a2      	sub	sp, #136	; 0x88
    c74a:	ec2d 0a00 	vlstm	sp
    c74e:	f384 8800 	msr	CPSR_f, r4
    c752:	4625      	mov	r5, r4
    c754:	4626      	mov	r6, r4
    c756:	47a4      	blxns	r4
    c758:	ec3d 0a00 	vlldm	sp
    c75c:	b022      	add	sp, #136	; 0x88
    c75e:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}
	...

0000c764 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    c764:	b538      	push	{r3, r4, r5, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    c766:	6844      	ldr	r4, [r0, #4]
    c768:	4605      	mov	r5, r0

	return method & SYS_NOTIFY_METHOD_MASK;
    c76a:	f004 0403 	and.w	r4, r4, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    c76e:	2c03      	cmp	r4, #3
	notify->result = res;
    c770:	6081      	str	r1, [r0, #8]
	switch (method) {
    c772:	d002      	beq.n	c77a <sys_notify_finalize+0x16>
    c774:	b12c      	cbz	r4, c782 <sys_notify_finalize+0x1e>
    c776:	2000      	movs	r0, #0
    c778:	e000      	b.n	c77c <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    c77a:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    c77c:	2300      	movs	r3, #0
    c77e:	606b      	str	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    c780:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT_NO_MSG(false);
    c782:	2245      	movs	r2, #69	; 0x45
    c784:	4904      	ldr	r1, [pc, #16]	; (c798 <sys_notify_finalize+0x34>)
    c786:	4805      	ldr	r0, [pc, #20]	; (c79c <sys_notify_finalize+0x38>)
    c788:	f008 fb8a 	bl	14ea0 <printk>
    c78c:	2145      	movs	r1, #69	; 0x45
    c78e:	4802      	ldr	r0, [pc, #8]	; (c798 <sys_notify_finalize+0x34>)
    c790:	f008 fc52 	bl	15038 <assert_post_action>
    c794:	e7ef      	b.n	c776 <sys_notify_finalize+0x12>
    c796:	bf00      	nop
    c798:	00015def 	.word	0x00015def
    c79c:	00015e12 	.word	0x00015e12

0000c7a0 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    c7a0:	680b      	ldr	r3, [r1, #0]
    c7a2:	3301      	adds	r3, #1
    c7a4:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    c7a6:	4b01      	ldr	r3, [pc, #4]	; (c7ac <char_out+0xc>)
    c7a8:	681b      	ldr	r3, [r3, #0]
    c7aa:	4718      	bx	r3
    c7ac:	20000000 	.word	0x20000000

0000c7b0 <__printk_hook_install>:
	_char_out = fn;
    c7b0:	4b01      	ldr	r3, [pc, #4]	; (c7b8 <__printk_hook_install+0x8>)
    c7b2:	6018      	str	r0, [r3, #0]
}
    c7b4:	4770      	bx	lr
    c7b6:	bf00      	nop
    c7b8:	20000000 	.word	0x20000000

0000c7bc <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    c7bc:	b507      	push	{r0, r1, r2, lr}
    c7be:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    c7c0:	2100      	movs	r1, #0
{
    c7c2:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    c7c4:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    c7c6:	4803      	ldr	r0, [pc, #12]	; (c7d4 <vprintk+0x18>)
    c7c8:	a901      	add	r1, sp, #4
    c7ca:	f000 fa6d 	bl	cca8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    c7ce:	b003      	add	sp, #12
    c7d0:	f85d fb04 	ldr.w	pc, [sp], #4
    c7d4:	0000c7a1 	.word	0x0000c7a1

0000c7d8 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    c7d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c7dc:	f8b0 a01c 	ldrh.w	sl, [r0, #28]
{
    c7e0:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    c7e2:	f01a 0f08 	tst.w	sl, #8
{
    c7e6:	4693      	mov	fp, r2
	if (processing) {
    c7e8:	d01c      	beq.n	c824 <process_event+0x4c>
		if (evt == EVT_COMPLETE) {
    c7ea:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    c7ec:	bf0c      	ite	eq
    c7ee:	f04a 0a10 	orreq.w	sl, sl, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    c7f2:	f04a 0a20 	orrne.w	sl, sl, #32
    c7f6:	f8a0 a01c 	strh.w	sl, [r0, #28]
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c7fa:	f104 0014 	add.w	r0, r4, #20
    c7fe:	f004 f9eb 	bl	10bd8 <z_spin_unlock_valid>
    c802:	b940      	cbnz	r0, c816 <process_event+0x3e>
    c804:	49ba      	ldr	r1, [pc, #744]	; (caf0 <process_event+0x318>)
    c806:	48bb      	ldr	r0, [pc, #748]	; (caf4 <process_event+0x31c>)
    c808:	22ac      	movs	r2, #172	; 0xac
    c80a:	f008 fb49 	bl	14ea0 <printk>
    c80e:	21ac      	movs	r1, #172	; 0xac
    c810:	48b7      	ldr	r0, [pc, #732]	; (caf0 <process_event+0x318>)
    c812:	f008 fc11 	bl	15038 <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    c816:	f38b 8811 	msr	BASEPRI, fp
    c81a:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
    c81e:	b003      	add	sp, #12
    c820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    c824:	4fb4      	ldr	r7, [pc, #720]	; (caf8 <process_event+0x320>)
    c826:	f8df 82cc 	ldr.w	r8, [pc, #716]	; caf4 <process_event+0x31c>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c82a:	f00a 0a07 	and.w	sl, sl, #7
		if (evt == EVT_RECHECK) {
    c82e:	2902      	cmp	r1, #2
    c830:	d106      	bne.n	c840 <process_event+0x68>
			evt = process_recheck(mgr);
    c832:	4620      	mov	r0, r4
    c834:	f008 fb41 	bl	14eba <process_recheck>
		if (evt == EVT_NOP) {
    c838:	2800      	cmp	r0, #0
    c83a:	d0de      	beq.n	c7fa <process_event+0x22>
		if (evt == EVT_COMPLETE) {
    c83c:	2801      	cmp	r0, #1
    c83e:	d165      	bne.n	c90c <process_event+0x134>
			res = mgr->last_res;
    c840:	f8d4 9018 	ldr.w	r9, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c844:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    c846:	f1b9 0f00 	cmp.w	r9, #0
    c84a:	da19      	bge.n	c880 <process_event+0xa8>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    c84c:	2600      	movs	r6, #0
		*clients = mgr->clients;
    c84e:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c850:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    c854:	e9c4 6600 	strd	r6, r6, [r4]
    c858:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    c85c:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    c85e:	8ba3      	ldrh	r3, [r4, #28]
    c860:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    c864:	4552      	cmp	r2, sl
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    c866:	9200      	str	r2, [sp, #0]
				   && !sys_slist_is_empty(&mgr->monitors);
    c868:	d003      	beq.n	c872 <process_event+0x9a>
		if (do_monitors
    c86a:	68a2      	ldr	r2, [r4, #8]
    c86c:	2a00      	cmp	r2, #0
    c86e:	f040 80f1 	bne.w	ca54 <process_event+0x27c>
		    || !sys_slist_is_empty(&clients)
    c872:	b915      	cbnz	r5, c87a <process_event+0xa2>
		    || (transit != NULL)) {
    c874:	2e00      	cmp	r6, #0
    c876:	f000 812b 	beq.w	cad0 <process_event+0x2f8>
    c87a:	f04f 0a00 	mov.w	sl, #0
    c87e:	e0eb      	b.n	ca58 <process_event+0x280>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    c880:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    c884:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    c886:	2901      	cmp	r1, #1
    c888:	d822      	bhi.n	c8d0 <process_event+0xf8>
	list->head = NULL;
    c88a:	2100      	movs	r1, #0
    c88c:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    c890:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    c892:	6825      	ldr	r5, [r4, #0]
    c894:	b29b      	uxth	r3, r3
	list->tail = NULL;
    c896:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    c89a:	d10c      	bne.n	c8b6 <process_event+0xde>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    c89c:	428d      	cmp	r5, r1
    c89e:	462a      	mov	r2, r5
    c8a0:	bf38      	it	cc
    c8a2:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    c8a4:	b12a      	cbz	r2, c8b2 <process_event+0xda>
				mgr->refs += 1U;
    c8a6:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    c8a8:	6812      	ldr	r2, [r2, #0]
    c8aa:	3101      	adds	r1, #1
    c8ac:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    c8ae:	2a00      	cmp	r2, #0
    c8b0:	d1f8      	bne.n	c8a4 <process_event+0xcc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8b2:	f043 0302 	orr.w	r3, r3, #2
		if (process_recheck(mgr) != EVT_NOP) {
    c8b6:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    c8b8:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    c8ba:	f008 fafe 	bl	14eba <process_recheck>
    c8be:	4606      	mov	r6, r0
    c8c0:	2800      	cmp	r0, #0
    c8c2:	d0cc      	beq.n	c85e <process_event+0x86>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    c8c4:	8ba3      	ldrh	r3, [r4, #28]
    c8c6:	f043 0320 	orr.w	r3, r3, #32
    c8ca:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    c8cc:	2600      	movs	r6, #0
    c8ce:	e7c6      	b.n	c85e <process_event+0x86>
	} else if (state == ONOFF_STATE_TO_OFF) {
    c8d0:	2a04      	cmp	r2, #4
    c8d2:	d10d      	bne.n	c8f0 <process_event+0x118>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c8d4:	f023 0307 	bic.w	r3, r3, #7
    c8d8:	b29a      	uxth	r2, r3
		if (process_recheck(mgr) != EVT_NOP) {
    c8da:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    c8dc:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    c8de:	f008 faec 	bl	14eba <process_recheck>
    c8e2:	4605      	mov	r5, r0
    c8e4:	b180      	cbz	r0, c908 <process_event+0x130>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    c8e6:	f042 0220 	orr.w	r2, r2, #32
    c8ea:	2500      	movs	r5, #0
    c8ec:	83a2      	strh	r2, [r4, #28]
    c8ee:	e7ed      	b.n	c8cc <process_event+0xf4>
		__ASSERT_NO_MSG(false);
    c8f0:	f240 121b 	movw	r2, #283	; 0x11b
    c8f4:	4639      	mov	r1, r7
    c8f6:	4640      	mov	r0, r8
    c8f8:	f008 fad2 	bl	14ea0 <printk>
    c8fc:	f240 111b 	movw	r1, #283	; 0x11b
    c900:	4638      	mov	r0, r7
    c902:	f008 fb99 	bl	15038 <assert_post_action>
    c906:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    c908:	462e      	mov	r6, r5
    c90a:	e7a8      	b.n	c85e <process_event+0x86>
		} else if (evt == EVT_START) {
    c90c:	2803      	cmp	r0, #3
    c90e:	d131      	bne.n	c974 <process_event+0x19c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    c910:	f1ba 0f00 	cmp.w	sl, #0
    c914:	d00a      	beq.n	c92c <process_event+0x154>
    c916:	4639      	mov	r1, r7
    c918:	4640      	mov	r0, r8
    c91a:	f44f 72ab 	mov.w	r2, #342	; 0x156
    c91e:	f008 fabf 	bl	14ea0 <printk>
    c922:	f44f 71ab 	mov.w	r1, #342	; 0x156
    c926:	4638      	mov	r0, r7
    c928:	f008 fb86 	bl	15038 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    c92c:	6823      	ldr	r3, [r4, #0]
    c92e:	b953      	cbnz	r3, c946 <process_event+0x16e>
    c930:	4639      	mov	r1, r7
    c932:	4640      	mov	r0, r8
    c934:	f240 1257 	movw	r2, #343	; 0x157
    c938:	f008 fab2 	bl	14ea0 <printk>
    c93c:	f240 1157 	movw	r1, #343	; 0x157
    c940:	4638      	mov	r0, r7
    c942:	f008 fb79 	bl	15038 <assert_post_action>
			transit = mgr->transitions->start;
    c946:	6923      	ldr	r3, [r4, #16]
    c948:	681e      	ldr	r6, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    c94a:	b956      	cbnz	r6, c962 <process_event+0x18a>
    c94c:	4639      	mov	r1, r7
    c94e:	4640      	mov	r0, r8
    c950:	f44f 72ad 	mov.w	r2, #346	; 0x15a
    c954:	f008 faa4 	bl	14ea0 <printk>
    c958:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    c95c:	4638      	mov	r0, r7
    c95e:	f008 fb6b 	bl	15038 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c962:	8ba3      	ldrh	r3, [r4, #28]
    c964:	f023 0307 	bic.w	r3, r3, #7
    c968:	f043 0306 	orr.w	r3, r3, #6
}
    c96c:	2500      	movs	r5, #0
	mgr->flags = (state & ONOFF_STATE_MASK)
    c96e:	83a3      	strh	r3, [r4, #28]
		res = 0;
    c970:	46a9      	mov	r9, r5
}
    c972:	e774      	b.n	c85e <process_event+0x86>
		} else if (evt == EVT_STOP) {
    c974:	2804      	cmp	r0, #4
    c976:	d12e      	bne.n	c9d6 <process_event+0x1fe>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    c978:	f1ba 0f02 	cmp.w	sl, #2
    c97c:	d00a      	beq.n	c994 <process_event+0x1bc>
    c97e:	4639      	mov	r1, r7
    c980:	4640      	mov	r0, r8
    c982:	f240 125d 	movw	r2, #349	; 0x15d
    c986:	f008 fa8b 	bl	14ea0 <printk>
    c98a:	f240 115d 	movw	r1, #349	; 0x15d
    c98e:	4638      	mov	r0, r7
    c990:	f008 fb52 	bl	15038 <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    c994:	8be3      	ldrh	r3, [r4, #30]
    c996:	b153      	cbz	r3, c9ae <process_event+0x1d6>
    c998:	4639      	mov	r1, r7
    c99a:	4640      	mov	r0, r8
    c99c:	f44f 72af 	mov.w	r2, #350	; 0x15e
    c9a0:	f008 fa7e 	bl	14ea0 <printk>
    c9a4:	f44f 71af 	mov.w	r1, #350	; 0x15e
    c9a8:	4638      	mov	r0, r7
    c9aa:	f008 fb45 	bl	15038 <assert_post_action>
			transit = mgr->transitions->stop;
    c9ae:	6923      	ldr	r3, [r4, #16]
    c9b0:	685e      	ldr	r6, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    c9b2:	b956      	cbnz	r6, c9ca <process_event+0x1f2>
    c9b4:	4639      	mov	r1, r7
    c9b6:	4640      	mov	r0, r8
    c9b8:	f240 1261 	movw	r2, #353	; 0x161
    c9bc:	f008 fa70 	bl	14ea0 <printk>
    c9c0:	f240 1161 	movw	r1, #353	; 0x161
    c9c4:	4638      	mov	r0, r7
    c9c6:	f008 fb37 	bl	15038 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    c9ca:	8ba3      	ldrh	r3, [r4, #28]
    c9cc:	f023 0307 	bic.w	r3, r3, #7
    c9d0:	f043 0304 	orr.w	r3, r3, #4
    c9d4:	e7ca      	b.n	c96c <process_event+0x194>
		} else if (evt == EVT_RESET) {
    c9d6:	2805      	cmp	r0, #5
    c9d8:	d12e      	bne.n	ca38 <process_event+0x260>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    c9da:	f1ba 0f01 	cmp.w	sl, #1
    c9de:	d00a      	beq.n	c9f6 <process_event+0x21e>
    c9e0:	4639      	mov	r1, r7
    c9e2:	4640      	mov	r0, r8
    c9e4:	f44f 72b2 	mov.w	r2, #356	; 0x164
    c9e8:	f008 fa5a 	bl	14ea0 <printk>
    c9ec:	f44f 71b2 	mov.w	r1, #356	; 0x164
    c9f0:	4638      	mov	r0, r7
    c9f2:	f008 fb21 	bl	15038 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    c9f6:	6823      	ldr	r3, [r4, #0]
    c9f8:	b953      	cbnz	r3, ca10 <process_event+0x238>
    c9fa:	4639      	mov	r1, r7
    c9fc:	4640      	mov	r0, r8
    c9fe:	f240 1265 	movw	r2, #357	; 0x165
    ca02:	f008 fa4d 	bl	14ea0 <printk>
    ca06:	f240 1165 	movw	r1, #357	; 0x165
    ca0a:	4638      	mov	r0, r7
    ca0c:	f008 fb14 	bl	15038 <assert_post_action>
			transit = mgr->transitions->reset;
    ca10:	6923      	ldr	r3, [r4, #16]
    ca12:	689e      	ldr	r6, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    ca14:	b956      	cbnz	r6, ca2c <process_event+0x254>
    ca16:	4639      	mov	r1, r7
    ca18:	4640      	mov	r0, r8
    ca1a:	f44f 72b4 	mov.w	r2, #360	; 0x168
    ca1e:	f008 fa3f 	bl	14ea0 <printk>
    ca22:	f44f 71b4 	mov.w	r1, #360	; 0x168
    ca26:	4638      	mov	r0, r7
    ca28:	f008 fb06 	bl	15038 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ca2c:	8ba3      	ldrh	r3, [r4, #28]
    ca2e:	f023 0307 	bic.w	r3, r3, #7
    ca32:	f043 0305 	orr.w	r3, r3, #5
    ca36:	e799      	b.n	c96c <process_event+0x194>
			__ASSERT_NO_MSG(false);
    ca38:	2500      	movs	r5, #0
    ca3a:	f240 126b 	movw	r2, #363	; 0x16b
    ca3e:	4639      	mov	r1, r7
    ca40:	4640      	mov	r0, r8
    ca42:	f008 fa2d 	bl	14ea0 <printk>
    ca46:	f240 116b 	movw	r1, #363	; 0x16b
    ca4a:	4638      	mov	r0, r7
    ca4c:	f008 faf4 	bl	15038 <assert_post_action>
		onoff_transition_fn transit = NULL;
    ca50:	462e      	mov	r6, r5
    ca52:	e78d      	b.n	c970 <process_event+0x198>
				   && !sys_slist_is_empty(&mgr->monitors);
    ca54:	f04f 0a01 	mov.w	sl, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    ca58:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    ca5c:	83a3      	strh	r3, [r4, #28]
			k_spin_unlock(&mgr->lock, key);
    ca5e:	f104 0314 	add.w	r3, r4, #20
    ca62:	4618      	mov	r0, r3
    ca64:	9301      	str	r3, [sp, #4]
    ca66:	f004 f8b7 	bl	10bd8 <z_spin_unlock_valid>
    ca6a:	b940      	cbnz	r0, ca7e <process_event+0x2a6>
    ca6c:	4640      	mov	r0, r8
    ca6e:	4920      	ldr	r1, [pc, #128]	; (caf0 <process_event+0x318>)
    ca70:	22ac      	movs	r2, #172	; 0xac
    ca72:	f008 fa15 	bl	14ea0 <printk>
    ca76:	21ac      	movs	r1, #172	; 0xac
    ca78:	481d      	ldr	r0, [pc, #116]	; (caf0 <process_event+0x318>)
    ca7a:	f008 fadd 	bl	15038 <assert_post_action>
    ca7e:	f38b 8811 	msr	BASEPRI, fp
    ca82:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    ca86:	f1ba 0f00 	cmp.w	sl, #0
    ca8a:	d139      	bne.n	cb00 <process_event+0x328>
	while (!sys_slist_is_empty(list)) {
    ca8c:	2d00      	cmp	r5, #0
    ca8e:	d14c      	bne.n	cb2a <process_event+0x352>
			if (transit != NULL) {
    ca90:	b116      	cbz	r6, ca98 <process_event+0x2c0>
				transit(mgr, transition_complete);
    ca92:	4620      	mov	r0, r4
    ca94:	4919      	ldr	r1, [pc, #100]	; (cafc <process_event+0x324>)
    ca96:	47b0      	blx	r6
	__asm__ volatile(
    ca98:	f04f 0320 	mov.w	r3, #32
    ca9c:	f3ef 8b11 	mrs	fp, BASEPRI
    caa0:	f383 8811 	msr	BASEPRI, r3
    caa4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    caa8:	9801      	ldr	r0, [sp, #4]
    caaa:	f004 f887 	bl	10bbc <z_spin_lock_valid>
    caae:	b940      	cbnz	r0, cac2 <process_event+0x2ea>
    cab0:	4640      	mov	r0, r8
    cab2:	490f      	ldr	r1, [pc, #60]	; (caf0 <process_event+0x318>)
    cab4:	2281      	movs	r2, #129	; 0x81
    cab6:	f008 f9f3 	bl	14ea0 <printk>
    caba:	2181      	movs	r1, #129	; 0x81
    cabc:	480c      	ldr	r0, [pc, #48]	; (caf0 <process_event+0x318>)
    cabe:	f008 fabb 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
    cac2:	9801      	ldr	r0, [sp, #4]
    cac4:	f004 f896 	bl	10bf4 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    cac8:	8ba3      	ldrh	r3, [r4, #28]
    caca:	f023 0308 	bic.w	r3, r3, #8
    cace:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    cad0:	8ba3      	ldrh	r3, [r4, #28]
    cad2:	06da      	lsls	r2, r3, #27
    cad4:	d531      	bpl.n	cb3a <process_event+0x362>
			evt = EVT_COMPLETE;
    cad6:	2101      	movs	r1, #1
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    cad8:	f023 0310 	bic.w	r3, r3, #16
    cadc:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    cade:	f8b4 a01c 	ldrh.w	sl, [r4, #28]
    cae2:	f00a 0a07 	and.w	sl, sl, #7
	} while (evt != EVT_NOP);
    cae6:	2900      	cmp	r1, #0
    cae8:	f47f aea1 	bne.w	c82e <process_event+0x56>
out:
    caec:	e685      	b.n	c7fa <process_event+0x22>
    caee:	bf00      	nop
    caf0:	00015e4c 	.word	0x00015e4c
    caf4:	00015e12 	.word	0x00015e12
    caf8:	00015e2a 	.word	0x00015e2a
    cafc:	0000cb4d 	.word	0x0000cb4d
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    cb00:	68a1      	ldr	r1, [r4, #8]
    cb02:	2900      	cmp	r1, #0
    cb04:	d0c2      	beq.n	ca8c <process_event+0x2b4>
	return node->next;
    cb06:	680b      	ldr	r3, [r1, #0]
    cb08:	2b00      	cmp	r3, #0
    cb0a:	bf38      	it	cc
    cb0c:	2300      	movcc	r3, #0
    cb0e:	469a      	mov	sl, r3
		mon->callback(mgr, mon, state, res);
    cb10:	4620      	mov	r0, r4
    cb12:	464b      	mov	r3, r9
    cb14:	f8d1 b004 	ldr.w	fp, [r1, #4]
    cb18:	9a00      	ldr	r2, [sp, #0]
    cb1a:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    cb1c:	f1ba 0f00 	cmp.w	sl, #0
    cb20:	d0b4      	beq.n	ca8c <process_event+0x2b4>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    cb22:	4651      	mov	r1, sl
    cb24:	f8da 3000 	ldr.w	r3, [sl]
    cb28:	e7ee      	b.n	cb08 <process_event+0x330>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    cb2a:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    cb2c:	464b      	mov	r3, r9
    cb2e:	4620      	mov	r0, r4
    cb30:	9a00      	ldr	r2, [sp, #0]
    cb32:	682d      	ldr	r5, [r5, #0]
    cb34:	f008 f9dd 	bl	14ef2 <notify_one>
    cb38:	e7a8      	b.n	ca8c <process_event+0x2b4>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    cb3a:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    cb3e:	bf1e      	ittt	ne
    cb40:	f023 0320 	bicne.w	r3, r3, #32
			evt = EVT_RECHECK;
    cb44:	2102      	movne	r1, #2
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    cb46:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    cb48:	e7c9      	b.n	cade <process_event+0x306>
    cb4a:	bf00      	nop

0000cb4c <transition_complete>:
{
    cb4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb4e:	4604      	mov	r4, r0
    cb50:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    cb52:	f100 0614 	add.w	r6, r0, #20
    cb56:	f04f 0320 	mov.w	r3, #32
    cb5a:	f3ef 8711 	mrs	r7, BASEPRI
    cb5e:	f383 8811 	msr	BASEPRI, r3
    cb62:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cb66:	4630      	mov	r0, r6
    cb68:	f004 f828 	bl	10bbc <z_spin_lock_valid>
    cb6c:	b940      	cbnz	r0, cb80 <transition_complete+0x34>
    cb6e:	490a      	ldr	r1, [pc, #40]	; (cb98 <transition_complete+0x4c>)
    cb70:	480a      	ldr	r0, [pc, #40]	; (cb9c <transition_complete+0x50>)
    cb72:	2281      	movs	r2, #129	; 0x81
    cb74:	f008 f994 	bl	14ea0 <printk>
    cb78:	2181      	movs	r1, #129	; 0x81
    cb7a:	4807      	ldr	r0, [pc, #28]	; (cb98 <transition_complete+0x4c>)
    cb7c:	f008 fa5c 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
    cb80:	4630      	mov	r0, r6
    cb82:	f004 f837 	bl	10bf4 <z_spin_lock_set_owner>
	process_event(mgr, EVT_COMPLETE, key);
    cb86:	463a      	mov	r2, r7
    cb88:	4620      	mov	r0, r4
	mgr->last_res = res;
    cb8a:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    cb8c:	2101      	movs	r1, #1
}
    cb8e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    cb92:	f7ff be21 	b.w	c7d8 <process_event>
    cb96:	bf00      	nop
    cb98:	00015e4c 	.word	0x00015e4c
    cb9c:	00015e12 	.word	0x00015e12

0000cba0 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    cba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    cba4:	4604      	mov	r4, r0
    cba6:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    cba8:	f008 f9b9 	bl	14f1e <validate_args>

	if (rv < 0) {
    cbac:	1e05      	subs	r5, r0, #0
    cbae:	db54      	blt.n	cc5a <onoff_request+0xba>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    cbb0:	f104 0914 	add.w	r9, r4, #20
    cbb4:	f04f 0320 	mov.w	r3, #32
    cbb8:	f3ef 8a11 	mrs	sl, BASEPRI
    cbbc:	f383 8811 	msr	BASEPRI, r3
    cbc0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cbc4:	4648      	mov	r0, r9
    cbc6:	f003 fff9 	bl	10bbc <z_spin_lock_valid>
    cbca:	b940      	cbnz	r0, cbde <onoff_request+0x3e>
    cbcc:	4933      	ldr	r1, [pc, #204]	; (cc9c <onoff_request+0xfc>)
    cbce:	4834      	ldr	r0, [pc, #208]	; (cca0 <onoff_request+0x100>)
    cbd0:	2281      	movs	r2, #129	; 0x81
    cbd2:	f008 f965 	bl	14ea0 <printk>
    cbd6:	2181      	movs	r1, #129	; 0x81
    cbd8:	4830      	ldr	r0, [pc, #192]	; (cc9c <onoff_request+0xfc>)
    cbda:	f008 fa2d 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
    cbde:	4648      	mov	r0, r9
    cbe0:	f004 f808 	bl	10bf4 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    cbe4:	f64f 71ff 	movw	r1, #65535	; 0xffff
    cbe8:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    cbea:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    cbec:	428b      	cmp	r3, r1
    cbee:	f002 0607 	and.w	r6, r2, #7
    cbf2:	d04a      	beq.n	cc8a <onoff_request+0xea>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    cbf4:	2e02      	cmp	r6, #2
    cbf6:	d11f      	bne.n	cc38 <onoff_request+0x98>
	rv = state;
    cbf8:	4635      	mov	r5, r6
		/* Increment reference count, notify in exit */
		notify = true;
    cbfa:	f04f 0801 	mov.w	r8, #1
		mgr->refs += 1U;
    cbfe:	3301      	adds	r3, #1
    cc00:	83e3      	strh	r3, [r4, #30]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cc02:	4648      	mov	r0, r9
    cc04:	f003 ffe8 	bl	10bd8 <z_spin_unlock_valid>
    cc08:	b940      	cbnz	r0, cc1c <onoff_request+0x7c>
    cc0a:	4924      	ldr	r1, [pc, #144]	; (cc9c <onoff_request+0xfc>)
    cc0c:	4824      	ldr	r0, [pc, #144]	; (cca0 <onoff_request+0x100>)
    cc0e:	22ac      	movs	r2, #172	; 0xac
    cc10:	f008 f946 	bl	14ea0 <printk>
    cc14:	21ac      	movs	r1, #172	; 0xac
    cc16:	4821      	ldr	r0, [pc, #132]	; (cc9c <onoff_request+0xfc>)
    cc18:	f008 fa0e 	bl	15038 <assert_post_action>
	__asm__ volatile(
    cc1c:	f38a 8811 	msr	BASEPRI, sl
    cc20:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    cc24:	f1b8 0f00 	cmp.w	r8, #0
    cc28:	d017      	beq.n	cc5a <onoff_request+0xba>
			notify_one(mgr, cli, state, 0);
    cc2a:	2300      	movs	r3, #0
    cc2c:	4632      	mov	r2, r6
    cc2e:	4639      	mov	r1, r7
    cc30:	4620      	mov	r0, r4
    cc32:	f008 f95e 	bl	14ef2 <notify_one>
    cc36:	e010      	b.n	cc5a <onoff_request+0xba>
	} else if ((state == ONOFF_STATE_OFF)
    cc38:	0793      	lsls	r3, r2, #30
    cc3a:	d001      	beq.n	cc40 <onoff_request+0xa0>
		   || (state == ONOFF_STATE_TO_ON)) {
    cc3c:	2e06      	cmp	r6, #6
    cc3e:	d10f      	bne.n	cc60 <onoff_request+0xc0>
	parent->next = child;
    cc40:	2300      	movs	r3, #0
    cc42:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    cc44:	6863      	ldr	r3, [r4, #4]
    cc46:	b9eb      	cbnz	r3, cc84 <onoff_request+0xe4>
	list->head = node;
    cc48:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    cc4c:	4635      	mov	r5, r6
    cc4e:	b9f6      	cbnz	r6, cc8e <onoff_request+0xee>
		process_event(mgr, EVT_RECHECK, key);
    cc50:	4652      	mov	r2, sl
    cc52:	2102      	movs	r1, #2
    cc54:	4620      	mov	r0, r4
    cc56:	f7ff fdbf 	bl	c7d8 <process_event>
		}
	}

	return rv;
}
    cc5a:	4628      	mov	r0, r5
    cc5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    cc60:	2e05      	cmp	r6, #5
    cc62:	d017      	beq.n	cc94 <onoff_request+0xf4>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    cc64:	2e01      	cmp	r6, #1
    cc66:	d00a      	beq.n	cc7e <onoff_request+0xde>
    cc68:	490e      	ldr	r1, [pc, #56]	; (cca4 <onoff_request+0x104>)
    cc6a:	480d      	ldr	r0, [pc, #52]	; (cca0 <onoff_request+0x100>)
    cc6c:	f240 12c9 	movw	r2, #457	; 0x1c9
    cc70:	f008 f916 	bl	14ea0 <printk>
    cc74:	f240 11c9 	movw	r1, #457	; 0x1c9
    cc78:	480a      	ldr	r0, [pc, #40]	; (cca4 <onoff_request+0x104>)
    cc7a:	f008 f9dd 	bl	15038 <assert_post_action>
		rv = -EIO;
    cc7e:	f06f 0504 	mvn.w	r5, #4
    cc82:	e004      	b.n	cc8e <onoff_request+0xee>
	parent->next = child;
    cc84:	601f      	str	r7, [r3, #0]
	list->tail = node;
    cc86:	6067      	str	r7, [r4, #4]
}
    cc88:	e7e0      	b.n	cc4c <onoff_request+0xac>
		rv = -EAGAIN;
    cc8a:	f06f 050a 	mvn.w	r5, #10
    cc8e:	f04f 0800 	mov.w	r8, #0
    cc92:	e7b6      	b.n	cc02 <onoff_request+0x62>
		rv = -ENOTSUP;
    cc94:	f06f 0585 	mvn.w	r5, #133	; 0x85
    cc98:	e7f9      	b.n	cc8e <onoff_request+0xee>
    cc9a:	bf00      	nop
    cc9c:	00015e4c 	.word	0x00015e4c
    cca0:	00015e12 	.word	0x00015e12
    cca4:	00015e2a 	.word	0x00015e2a

0000cca8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    cca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ccac:	468b      	mov	fp, r1
    ccae:	4692      	mov	sl, r2
    ccb0:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    ccb2:	2500      	movs	r5, #0
{
    ccb4:	b091      	sub	sp, #68	; 0x44
    ccb6:	9002      	str	r0, [sp, #8]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    ccb8:	f89a 0000 	ldrb.w	r0, [sl]
    ccbc:	b908      	cbnz	r0, ccc2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    ccbe:	4628      	mov	r0, r5
    ccc0:	e35e      	b.n	d380 <cbvprintf+0x6d8>
		if (*fp != '%') {
    ccc2:	2825      	cmp	r0, #37	; 0x25
    ccc4:	f10a 0701 	add.w	r7, sl, #1
    ccc8:	d007      	beq.n	ccda <cbvprintf+0x32>
			OUTC('%');
    ccca:	4659      	mov	r1, fp
    cccc:	9b02      	ldr	r3, [sp, #8]
    ccce:	4798      	blx	r3
    ccd0:	2800      	cmp	r0, #0
    ccd2:	f2c0 8355 	blt.w	d380 <cbvprintf+0x6d8>
    ccd6:	3501      	adds	r5, #1
			break;
    ccd8:	e210      	b.n	d0fc <cbvprintf+0x454>
		} state = {
    ccda:	2218      	movs	r2, #24
    ccdc:	2100      	movs	r1, #0
    ccde:	a80a      	add	r0, sp, #40	; 0x28
    cce0:	f008 fb45 	bl	1536e <memset>
	if (*sp == '%') {
    cce4:	f89a 3001 	ldrb.w	r3, [sl, #1]
    cce8:	2b25      	cmp	r3, #37	; 0x25
    ccea:	d078      	beq.n	cdde <cbvprintf+0x136>
    ccec:	2200      	movs	r2, #0
    ccee:	4694      	mov	ip, r2
    ccf0:	4616      	mov	r6, r2
    ccf2:	4696      	mov	lr, r2
    ccf4:	4610      	mov	r0, r2
    ccf6:	4639      	mov	r1, r7
		switch (*sp) {
    ccf8:	f817 3b01 	ldrb.w	r3, [r7], #1
    ccfc:	2b2b      	cmp	r3, #43	; 0x2b
    ccfe:	f000 809d 	beq.w	ce3c <cbvprintf+0x194>
    cd02:	f200 8094 	bhi.w	ce2e <cbvprintf+0x186>
    cd06:	2b20      	cmp	r3, #32
    cd08:	f000 809b 	beq.w	ce42 <cbvprintf+0x19a>
    cd0c:	2b23      	cmp	r3, #35	; 0x23
    cd0e:	f000 809a 	beq.w	ce46 <cbvprintf+0x19e>
    cd12:	b128      	cbz	r0, cd20 <cbvprintf+0x78>
    cd14:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    cd18:	f040 0004 	orr.w	r0, r0, #4
    cd1c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    cd20:	f1be 0f00 	cmp.w	lr, #0
    cd24:	d005      	beq.n	cd32 <cbvprintf+0x8a>
    cd26:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    cd2a:	f040 0008 	orr.w	r0, r0, #8
    cd2e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    cd32:	b12e      	cbz	r6, cd40 <cbvprintf+0x98>
    cd34:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    cd38:	f040 0010 	orr.w	r0, r0, #16
    cd3c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    cd40:	f1bc 0f00 	cmp.w	ip, #0
    cd44:	d005      	beq.n	cd52 <cbvprintf+0xaa>
    cd46:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    cd4a:	f040 0020 	orr.w	r0, r0, #32
    cd4e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    cd52:	b12a      	cbz	r2, cd60 <cbvprintf+0xb8>
    cd54:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    cd58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    cd5c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    cd60:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    cd64:	f002 0044 	and.w	r0, r2, #68	; 0x44
    cd68:	2844      	cmp	r0, #68	; 0x44
    cd6a:	d103      	bne.n	cd74 <cbvprintf+0xcc>
		conv->flag_zero = false;
    cd6c:	f36f 1286 	bfc	r2, #6, #1
    cd70:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    cd74:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    cd78:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    cd7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    cd7e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    cd82:	d17b      	bne.n	ce7c <cbvprintf+0x1d4>
		conv->width_star = true;
    cd84:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    cd88:	1c4b      	adds	r3, r1, #1
    cd8a:	f042 0201 	orr.w	r2, r2, #1
    cd8e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    cd92:	781a      	ldrb	r2, [r3, #0]
    cd94:	2a2e      	cmp	r2, #46	; 0x2e
    cd96:	bf0c      	ite	eq
    cd98:	2101      	moveq	r1, #1
    cd9a:	2100      	movne	r1, #0
    cd9c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    cda0:	f361 0241 	bfi	r2, r1, #1, #1
    cda4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    cda8:	d174      	bne.n	ce94 <cbvprintf+0x1ec>
	if (*sp == '*') {
    cdaa:	785a      	ldrb	r2, [r3, #1]
    cdac:	2a2a      	cmp	r2, #42	; 0x2a
    cdae:	d06a      	beq.n	ce86 <cbvprintf+0x1de>
	size_t val = 0;
    cdb0:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    cdb2:	260a      	movs	r6, #10
    cdb4:	3301      	adds	r3, #1
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    cdb6:	4618      	mov	r0, r3
    cdb8:	f810 2b01 	ldrb.w	r2, [r0], #1
    cdbc:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    cdc0:	2f09      	cmp	r7, #9
    cdc2:	f240 808e 	bls.w	cee2 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    cdc6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    cdca:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    cdcc:	f3c2 0040 	ubfx	r0, r2, #1, #1
    cdd0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    cdd4:	f361 0241 	bfi	r2, r1, #1, #1
    cdd8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    cddc:	e05a      	b.n	ce94 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    cdde:	f10a 0702 	add.w	r7, sl, #2
    cde2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    cde6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    cdea:	07d9      	lsls	r1, r3, #31
    cdec:	f140 8149 	bpl.w	d082 <cbvprintf+0x3da>
			width = va_arg(ap, int);
    cdf0:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    cdf4:	f1b9 0f00 	cmp.w	r9, #0
    cdf8:	da07      	bge.n	ce0a <cbvprintf+0x162>
				conv->flag_dash = true;
    cdfa:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				width = -width;
    cdfe:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
    ce02:	f042 0204 	orr.w	r2, r2, #4
    ce06:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
		if (conv->prec_star) {
    ce0a:	075a      	lsls	r2, r3, #29
    ce0c:	f140 8142 	bpl.w	d094 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    ce10:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    ce14:	f1b8 0f00 	cmp.w	r8, #0
    ce18:	f280 8141 	bge.w	d09e <cbvprintf+0x3f6>
				conv->prec_present = false;
    ce1c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    ce20:	f36f 0341 	bfc	r3, #1, #1
    ce24:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    ce28:	f04f 38ff 	mov.w	r8, #4294967295
    ce2c:	e137      	b.n	d09e <cbvprintf+0x3f6>
		switch (*sp) {
    ce2e:	2b2d      	cmp	r3, #45	; 0x2d
    ce30:	d00c      	beq.n	ce4c <cbvprintf+0x1a4>
    ce32:	2b30      	cmp	r3, #48	; 0x30
    ce34:	f47f af6d 	bne.w	cd12 <cbvprintf+0x6a>
			conv->flag_zero = true;
    ce38:	2201      	movs	r2, #1
	} while (loop);
    ce3a:	e75c      	b.n	ccf6 <cbvprintf+0x4e>
			conv->flag_plus = true;
    ce3c:	f04f 0e01 	mov.w	lr, #1
    ce40:	e759      	b.n	ccf6 <cbvprintf+0x4e>
			conv->flag_space = true;
    ce42:	2601      	movs	r6, #1
    ce44:	e757      	b.n	ccf6 <cbvprintf+0x4e>
			conv->flag_hash = true;
    ce46:	f04f 0c01 	mov.w	ip, #1
    ce4a:	e754      	b.n	ccf6 <cbvprintf+0x4e>
		switch (*sp) {
    ce4c:	2001      	movs	r0, #1
    ce4e:	e752      	b.n	ccf6 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    ce50:	4633      	mov	r3, r6
    ce52:	fb0c 0202 	mla	r2, ip, r2, r0
    ce56:	3a30      	subs	r2, #48	; 0x30
    ce58:	461e      	mov	r6, r3
    ce5a:	f816 0b01 	ldrb.w	r0, [r6], #1
    ce5e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    ce62:	2f09      	cmp	r7, #9
    ce64:	d9f4      	bls.n	ce50 <cbvprintf+0x1a8>
	if (sp != wp) {
    ce66:	4299      	cmp	r1, r3
    ce68:	d093      	beq.n	cd92 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    ce6a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    ce6e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    ce70:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    ce72:	f362 0141 	bfi	r1, r2, #1, #1
    ce76:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    ce7a:	e78a      	b.n	cd92 <cbvprintf+0xea>
    ce7c:	460b      	mov	r3, r1
	size_t val = 0;
    ce7e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    ce80:	f04f 0c0a 	mov.w	ip, #10
    ce84:	e7e8      	b.n	ce58 <cbvprintf+0x1b0>
		conv->prec_star = true;
    ce86:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    ce8a:	3302      	adds	r3, #2
		conv->prec_star = true;
    ce8c:	f042 0204 	orr.w	r2, r2, #4
    ce90:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	switch (*sp) {
    ce94:	461f      	mov	r7, r3
    ce96:	f817 2b01 	ldrb.w	r2, [r7], #1
    ce9a:	2a6c      	cmp	r2, #108	; 0x6c
    ce9c:	d041      	beq.n	cf22 <cbvprintf+0x27a>
    ce9e:	d825      	bhi.n	ceec <cbvprintf+0x244>
    cea0:	2a68      	cmp	r2, #104	; 0x68
    cea2:	d02b      	beq.n	cefc <cbvprintf+0x254>
    cea4:	2a6a      	cmp	r2, #106	; 0x6a
    cea6:	d046      	beq.n	cf36 <cbvprintf+0x28e>
    cea8:	2a4c      	cmp	r2, #76	; 0x4c
    ceaa:	d04c      	beq.n	cf46 <cbvprintf+0x29e>
    ceac:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    ceae:	f817 2b01 	ldrb.w	r2, [r7], #1
    ceb2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	switch (conv->specifier) {
    ceb6:	2a78      	cmp	r2, #120	; 0x78
	conv->specifier = *sp++;
    ceb8:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    cebc:	f200 80d9 	bhi.w	d072 <cbvprintf+0x3ca>
    cec0:	2a57      	cmp	r2, #87	; 0x57
    cec2:	d84d      	bhi.n	cf60 <cbvprintf+0x2b8>
    cec4:	2a41      	cmp	r2, #65	; 0x41
    cec6:	d003      	beq.n	ced0 <cbvprintf+0x228>
    cec8:	3a45      	subs	r2, #69	; 0x45
    ceca:	2a02      	cmp	r2, #2
    cecc:	f200 80d1 	bhi.w	d072 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    ced0:	2204      	movs	r2, #4
    ced2:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    ced6:	f362 0302 	bfi	r3, r2, #0, #3
    ceda:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    cede:	2301      	movs	r3, #1
			break;
    cee0:	e09e      	b.n	d020 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    cee2:	fb06 2101 	mla	r1, r6, r1, r2
    cee6:	4603      	mov	r3, r0
    cee8:	3930      	subs	r1, #48	; 0x30
    ceea:	e764      	b.n	cdb6 <cbvprintf+0x10e>
	switch (*sp) {
    ceec:	2a74      	cmp	r2, #116	; 0x74
    ceee:	d026      	beq.n	cf3e <cbvprintf+0x296>
    cef0:	2a7a      	cmp	r2, #122	; 0x7a
    cef2:	d1db      	bne.n	ceac <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    cef4:	2206      	movs	r2, #6
    cef6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    cefa:	e00d      	b.n	cf18 <cbvprintf+0x270>
		if (*++sp == 'h') {
    cefc:	785a      	ldrb	r2, [r3, #1]
    cefe:	2a68      	cmp	r2, #104	; 0x68
    cf00:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    cf04:	d106      	bne.n	cf14 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    cf06:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    cf08:	f361 02c6 	bfi	r2, r1, #3, #4
    cf0c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    cf10:	1c9f      	adds	r7, r3, #2
    cf12:	e7cc      	b.n	ceae <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    cf14:	4613      	mov	r3, r2
    cf16:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    cf18:	f362 03c6 	bfi	r3, r2, #3, #4
    cf1c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    cf20:	e7c5      	b.n	ceae <cbvprintf+0x206>
		if (*++sp == 'l') {
    cf22:	785a      	ldrb	r2, [r3, #1]
    cf24:	2a6c      	cmp	r2, #108	; 0x6c
    cf26:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    cf2a:	d101      	bne.n	cf30 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    cf2c:	2104      	movs	r1, #4
    cf2e:	e7eb      	b.n	cf08 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    cf30:	4613      	mov	r3, r2
    cf32:	2203      	movs	r2, #3
    cf34:	e7f0      	b.n	cf18 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    cf36:	2205      	movs	r2, #5
    cf38:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    cf3c:	e7ec      	b.n	cf18 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    cf3e:	2207      	movs	r2, #7
    cf40:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    cf44:	e7e8      	b.n	cf18 <cbvprintf+0x270>
		conv->unsupported = true;
    cf46:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    cf4a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    cf4e:	f023 0302 	bic.w	r3, r3, #2
    cf52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    cf56:	f043 0302 	orr.w	r3, r3, #2
    cf5a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    cf5e:	e7a6      	b.n	ceae <cbvprintf+0x206>
    cf60:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    cf64:	2920      	cmp	r1, #32
    cf66:	f200 8084 	bhi.w	d072 <cbvprintf+0x3ca>
    cf6a:	a001      	add	r0, pc, #4	; (adr r0, cf70 <cbvprintf+0x2c8>)
    cf6c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    cf70:	0000d035 	.word	0x0000d035
    cf74:	0000d073 	.word	0x0000d073
    cf78:	0000d073 	.word	0x0000d073
    cf7c:	0000d073 	.word	0x0000d073
    cf80:	0000d073 	.word	0x0000d073
    cf84:	0000d073 	.word	0x0000d073
    cf88:	0000d073 	.word	0x0000d073
    cf8c:	0000d073 	.word	0x0000d073
    cf90:	0000d073 	.word	0x0000d073
    cf94:	0000ced1 	.word	0x0000ced1
    cf98:	0000d073 	.word	0x0000d073
    cf9c:	0000d035 	.word	0x0000d035
    cfa0:	0000cff5 	.word	0x0000cff5
    cfa4:	0000ced1 	.word	0x0000ced1
    cfa8:	0000ced1 	.word	0x0000ced1
    cfac:	0000ced1 	.word	0x0000ced1
    cfb0:	0000d073 	.word	0x0000d073
    cfb4:	0000cff5 	.word	0x0000cff5
    cfb8:	0000d073 	.word	0x0000d073
    cfbc:	0000d073 	.word	0x0000d073
    cfc0:	0000d073 	.word	0x0000d073
    cfc4:	0000d073 	.word	0x0000d073
    cfc8:	0000d03d 	.word	0x0000d03d
    cfcc:	0000d035 	.word	0x0000d035
    cfd0:	0000d059 	.word	0x0000d059
    cfd4:	0000d073 	.word	0x0000d073
    cfd8:	0000d073 	.word	0x0000d073
    cfdc:	0000d059 	.word	0x0000d059
    cfe0:	0000d073 	.word	0x0000d073
    cfe4:	0000d035 	.word	0x0000d035
    cfe8:	0000d073 	.word	0x0000d073
    cfec:	0000d073 	.word	0x0000d073
    cff0:	0000d035 	.word	0x0000d035
		conv->specifier_cat = SPECIFIER_SINT;
    cff4:	2001      	movs	r0, #1
    cff6:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    cffa:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    cffe:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d002:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    d004:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    d008:	bf02      	ittt	eq
    d00a:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    d00e:	f041 0101 	orreq.w	r1, r1, #1
    d012:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    d016:	2a63      	cmp	r2, #99	; 0x63
    d018:	d131      	bne.n	d07e <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    d01a:	3b00      	subs	r3, #0
    d01c:	bf18      	it	ne
    d01e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    d020:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    d024:	f3c2 0140 	ubfx	r1, r2, #1, #1
    d028:	430b      	orrs	r3, r1
    d02a:	f363 0241 	bfi	r2, r3, #1, #1
    d02e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    d032:	e6d8      	b.n	cde6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    d034:	2002      	movs	r0, #2
    d036:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    d03a:	e7de      	b.n	cffa <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    d03c:	2103      	movs	r1, #3
    d03e:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    d042:	f003 0378 	and.w	r3, r3, #120	; 0x78
    d046:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    d04a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d04e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    d050:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    d054:	4143      	adcs	r3, r0
    d056:	e7e3      	b.n	d020 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    d058:	2103      	movs	r1, #3
    d05a:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    d05e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    d062:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod != LENGTH_NONE) {
    d066:	bf14      	ite	ne
    d068:	2301      	movne	r3, #1
    d06a:	2300      	moveq	r3, #0
		conv->specifier_cat = SPECIFIER_PTR;
    d06c:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    d070:	e7d6      	b.n	d020 <cbvprintf+0x378>
		conv->invalid = true;
    d072:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    d076:	f043 0301 	orr.w	r3, r3, #1
    d07a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    d07e:	2300      	movs	r3, #0
    d080:	e7ce      	b.n	d020 <cbvprintf+0x378>
		} else if (conv->width_present) {
    d082:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    d086:	2a00      	cmp	r2, #0
		int width = -1;
    d088:	bfac      	ite	ge
    d08a:	f04f 39ff 	movge.w	r9, #4294967295
			width = conv->width_value;
    d08e:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
    d092:	e6ba      	b.n	ce0a <cbvprintf+0x162>
		} else if (conv->prec_present) {
    d094:	079b      	lsls	r3, r3, #30
    d096:	f57f aec7 	bpl.w	ce28 <cbvprintf+0x180>
			precision = conv->prec_value;
    d09a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
		conv->pad0_value = 0;
    d09e:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    d0a0:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    d0a4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
			= (enum length_mod_enum)conv->length_mod;
    d0a8:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		enum specifier_cat_enum specifier_cat
    d0ac:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    d0b0:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    d0b2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    d0b6:	d136      	bne.n	d126 <cbvprintf+0x47e>
			switch (length_mod) {
    d0b8:	1ed3      	subs	r3, r2, #3
    d0ba:	2b04      	cmp	r3, #4
    d0bc:	d820      	bhi.n	d100 <cbvprintf+0x458>
    d0be:	e8df f003 	tbb	[pc, r3]
    d0c2:	0703      	.short	0x0703
    d0c4:	1f07      	.short	0x1f07
    d0c6:	1f          	.byte	0x1f
    d0c7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    d0c8:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    d0cc:	17c1      	asrs	r1, r0, #31
    d0ce:	e004      	b.n	d0da <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
    d0d0:	3407      	adds	r4, #7
    d0d2:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    d0d6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    d0da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    d0de:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    d0e2:	f013 0603 	ands.w	r6, r3, #3
    d0e6:	d054      	beq.n	d192 <cbvprintf+0x4ea>
			OUTS(sp, fp);
    d0e8:	463b      	mov	r3, r7
    d0ea:	4652      	mov	r2, sl
    d0ec:	4659      	mov	r1, fp
    d0ee:	9802      	ldr	r0, [sp, #8]
    d0f0:	f007 ff8c 	bl	1500c <outs>
    d0f4:	2800      	cmp	r0, #0
    d0f6:	f2c0 8143 	blt.w	d380 <cbvprintf+0x6d8>
    d0fa:	4405      	add	r5, r0
			continue;
    d0fc:	46ba      	mov	sl, r7
    d0fe:	e5db      	b.n	ccb8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    d100:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    d104:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    d106:	ea4f 71e0 	mov.w	r1, r0, asr #31
    d10a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    d10e:	d105      	bne.n	d11c <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
    d110:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    d114:	930a      	str	r3, [sp, #40]	; 0x28
    d116:	2300      	movs	r3, #0
    d118:	930b      	str	r3, [sp, #44]	; 0x2c
    d11a:	e7e0      	b.n	d0de <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
    d11c:	2a02      	cmp	r2, #2
    d11e:	d1de      	bne.n	d0de <cbvprintf+0x436>
				value->sint = (short)value->sint;
    d120:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    d124:	e7d2      	b.n	d0cc <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    d126:	2b02      	cmp	r3, #2
    d128:	d123      	bne.n	d172 <cbvprintf+0x4ca>
			switch (length_mod) {
    d12a:	1ed3      	subs	r3, r2, #3
    d12c:	2b04      	cmp	r3, #4
    d12e:	d813      	bhi.n	d158 <cbvprintf+0x4b0>
    d130:	e8df f003 	tbb	[pc, r3]
    d134:	120a0a03 	.word	0x120a0a03
    d138:	12          	.byte	0x12
    d139:	00          	.byte	0x00
				if ((!WCHAR_IS_SIGNED)
    d13a:	2100      	movs	r1, #0
					value->uint = (wchar_t)va_arg(ap,
    d13c:	6820      	ldr	r0, [r4, #0]
    d13e:	1d23      	adds	r3, r4, #4
    d140:	900a      	str	r0, [sp, #40]	; 0x28
    d142:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    d144:	461c      	mov	r4, r3
    d146:	e7ca      	b.n	d0de <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
    d148:	3407      	adds	r4, #7
    d14a:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    d14e:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    d152:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    d156:	e7f5      	b.n	d144 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
    d158:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    d15c:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    d15e:	930a      	str	r3, [sp, #40]	; 0x28
    d160:	f04f 0300 	mov.w	r3, #0
    d164:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    d166:	d0d3      	beq.n	d110 <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
    d168:	2a02      	cmp	r2, #2
    d16a:	d1b8      	bne.n	d0de <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
    d16c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    d170:	e7d0      	b.n	d114 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
    d172:	2b04      	cmp	r3, #4
    d174:	d107      	bne.n	d186 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
    d176:	3407      	adds	r4, #7
    d178:	f024 0407 	bic.w	r4, r4, #7
    d17c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    d180:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    d184:	e7ab      	b.n	d0de <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
    d186:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    d188:	bf04      	itt	eq
    d18a:	f854 3b04 	ldreq.w	r3, [r4], #4
    d18e:	930a      	streq	r3, [sp, #40]	; 0x28
    d190:	e7a5      	b.n	d0de <cbvprintf+0x436>
		switch (conv->specifier) {
    d192:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    d196:	2878      	cmp	r0, #120	; 0x78
    d198:	d8b0      	bhi.n	d0fc <cbvprintf+0x454>
    d19a:	2862      	cmp	r0, #98	; 0x62
    d19c:	d822      	bhi.n	d1e4 <cbvprintf+0x53c>
    d19e:	2825      	cmp	r0, #37	; 0x25
    d1a0:	f43f ad93 	beq.w	ccca <cbvprintf+0x22>
    d1a4:	2858      	cmp	r0, #88	; 0x58
    d1a6:	d1a9      	bne.n	d0fc <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
    d1a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    d1ac:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    d1b0:	9300      	str	r3, [sp, #0]
    d1b2:	aa0c      	add	r2, sp, #48	; 0x30
    d1b4:	ab04      	add	r3, sp, #16
    d1b6:	f007 fede 	bl	14f76 <encode_uint>
    d1ba:	4682      	mov	sl, r0
			if (precision >= 0) {
    d1bc:	f1b8 0f00 	cmp.w	r8, #0
    d1c0:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    d1c4:	db0c      	blt.n	d1e0 <cbvprintf+0x538>
				conv->flag_zero = false;
    d1c6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    d1ca:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    d1ce:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    d1d2:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    d1d4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    d1d8:	d902      	bls.n	d1e0 <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
    d1da:	eba8 0303 	sub.w	r3, r8, r3
    d1de:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    d1e0:	4680      	mov	r8, r0
    d1e2:	e03d      	b.n	d260 <cbvprintf+0x5b8>
    d1e4:	3863      	subs	r0, #99	; 0x63
    d1e6:	2815      	cmp	r0, #21
    d1e8:	d888      	bhi.n	d0fc <cbvprintf+0x454>
    d1ea:	a101      	add	r1, pc, #4	; (adr r1, d1f0 <cbvprintf+0x548>)
    d1ec:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    d1f0:	0000d271 	.word	0x0000d271
    d1f4:	0000d2d5 	.word	0x0000d2d5
    d1f8:	0000d0fd 	.word	0x0000d0fd
    d1fc:	0000d0fd 	.word	0x0000d0fd
    d200:	0000d0fd 	.word	0x0000d0fd
    d204:	0000d0fd 	.word	0x0000d0fd
    d208:	0000d2d5 	.word	0x0000d2d5
    d20c:	0000d0fd 	.word	0x0000d0fd
    d210:	0000d0fd 	.word	0x0000d0fd
    d214:	0000d0fd 	.word	0x0000d0fd
    d218:	0000d0fd 	.word	0x0000d0fd
    d21c:	0000d333 	.word	0x0000d333
    d220:	0000d301 	.word	0x0000d301
    d224:	0000d305 	.word	0x0000d305
    d228:	0000d0fd 	.word	0x0000d0fd
    d22c:	0000d0fd 	.word	0x0000d0fd
    d230:	0000d249 	.word	0x0000d249
    d234:	0000d0fd 	.word	0x0000d0fd
    d238:	0000d301 	.word	0x0000d301
    d23c:	0000d0fd 	.word	0x0000d0fd
    d240:	0000d0fd 	.word	0x0000d0fd
    d244:	0000d301 	.word	0x0000d301
			if (precision >= 0) {
    d248:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    d24c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    d250:	db0a      	blt.n	d268 <cbvprintf+0x5c0>
				len = strnlen(bps, precision);
    d252:	4641      	mov	r1, r8
    d254:	4650      	mov	r0, sl
    d256:	f008 f823 	bl	152a0 <strnlen>
		char sign = 0;
    d25a:	2600      	movs	r6, #0
			bpe = bps + len;
    d25c:	eb0a 0800 	add.w	r8, sl, r0
		if (bps == NULL) {
    d260:	f1ba 0f00 	cmp.w	sl, #0
    d264:	d10c      	bne.n	d280 <cbvprintf+0x5d8>
    d266:	e749      	b.n	d0fc <cbvprintf+0x454>
				len = strlen(bps);
    d268:	4650      	mov	r0, sl
    d26a:	f008 f812 	bl	15292 <strlen>
    d26e:	e7f4      	b.n	d25a <cbvprintf+0x5b2>
			break;
    d270:	2600      	movs	r6, #0
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    d272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
			bpe = buf + 1;
    d274:	f10d 0811 	add.w	r8, sp, #17
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    d278:	f88d 3010 	strb.w	r3, [sp, #16]
			bps = buf;
    d27c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    d280:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    d284:	b106      	cbz	r6, d288 <cbvprintf+0x5e0>
			nj_len += 1U;
    d286:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    d288:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    d28c:	06d0      	lsls	r0, r2, #27
    d28e:	d56b      	bpl.n	d368 <cbvprintf+0x6c0>
			nj_len += 2U;
    d290:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    d292:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    d294:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    d296:	bf48      	it	mi
    d298:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    d29a:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    d29c:	bf48      	it	mi
    d29e:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    d2a0:	f1b9 0f00 	cmp.w	r9, #0
    d2a4:	dd79      	ble.n	d39a <cbvprintf+0x6f2>
			if (!conv->flag_dash) {
    d2a6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    d2aa:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    d2ae:	f3c2 0380 	ubfx	r3, r2, #2, #1
    d2b2:	9303      	str	r3, [sp, #12]
    d2b4:	0753      	lsls	r3, r2, #29
    d2b6:	d470      	bmi.n	d39a <cbvprintf+0x6f2>
				if (conv->flag_zero) {
    d2b8:	0650      	lsls	r0, r2, #25
    d2ba:	d564      	bpl.n	d386 <cbvprintf+0x6de>
					if (sign != 0) {
    d2bc:	b146      	cbz	r6, d2d0 <cbvprintf+0x628>
						OUTC(sign);
    d2be:	4659      	mov	r1, fp
    d2c0:	4630      	mov	r0, r6
    d2c2:	9b02      	ldr	r3, [sp, #8]
    d2c4:	4798      	blx	r3
    d2c6:	2800      	cmp	r0, #0
    d2c8:	db5a      	blt.n	d380 <cbvprintf+0x6d8>
						sign = 0;
    d2ca:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    d2cc:	3501      	adds	r5, #1
						sign = 0;
    d2ce:	461e      	mov	r6, r3
					pad = '0';
    d2d0:	2330      	movs	r3, #48	; 0x30
    d2d2:	e059      	b.n	d388 <cbvprintf+0x6e0>
			if (conv->flag_plus) {
    d2d4:	071e      	lsls	r6, r3, #28
    d2d6:	d411      	bmi.n	d2fc <cbvprintf+0x654>
				sign = ' ';
    d2d8:	f013 0610 	ands.w	r6, r3, #16
    d2dc:	bf18      	it	ne
    d2de:	2620      	movne	r6, #32
			sint = value->sint;
    d2e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    d2e4:	2a00      	cmp	r2, #0
    d2e6:	f173 0100 	sbcs.w	r1, r3, #0
    d2ea:	f6bf af5d 	bge.w	d1a8 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    d2ee:	4252      	negs	r2, r2
    d2f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
    d2f4:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
    d2f6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    d2fa:	e755      	b.n	d1a8 <cbvprintf+0x500>
				sign = '+';
    d2fc:	262b      	movs	r6, #43	; 0x2b
    d2fe:	e7ef      	b.n	d2e0 <cbvprintf+0x638>
		switch (conv->specifier) {
    d300:	2600      	movs	r6, #0
    d302:	e751      	b.n	d1a8 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    d304:	980a      	ldr	r0, [sp, #40]	; 0x28
    d306:	b348      	cbz	r0, d35c <cbvprintf+0x6b4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    d308:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    d30c:	9300      	str	r3, [sp, #0]
    d30e:	2100      	movs	r1, #0
    d310:	ab04      	add	r3, sp, #16
    d312:	aa0c      	add	r2, sp, #48	; 0x30
    d314:	f007 fe2f 	bl	14f76 <encode_uint>
				conv->altform_0c = true;
    d318:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
				bps = encode_uint((uintptr_t)value->ptr, conv,
    d31c:	4682      	mov	sl, r0
				conv->altform_0c = true;
    d31e:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    d322:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    d326:	f043 0310 	orr.w	r3, r3, #16
		char sign = 0;
    d32a:	2600      	movs	r6, #0
				conv->altform_0c = true;
    d32c:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
				goto prec_int_pad0;
    d330:	e744      	b.n	d1bc <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    d332:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    d334:	2a07      	cmp	r2, #7
    d336:	f63f aee1 	bhi.w	d0fc <cbvprintf+0x454>
    d33a:	e8df f002 	tbb	[pc, r2]
    d33e:	040d      	.short	0x040d
    d340:	08080d06 	.word	0x08080d06
    d344:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    d346:	701d      	strb	r5, [r3, #0]
		break;
    d348:	e6d8      	b.n	d0fc <cbvprintf+0x454>
		*(short *)dp = (short)count;
    d34a:	801d      	strh	r5, [r3, #0]
		break;
    d34c:	e6d6      	b.n	d0fc <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    d34e:	4628      	mov	r0, r5
    d350:	17e9      	asrs	r1, r5, #31
    d352:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    d356:	e6d1      	b.n	d0fc <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    d358:	601d      	str	r5, [r3, #0]
		break;
    d35a:	e6cf      	b.n	d0fc <cbvprintf+0x454>
			bpe = bps + 5;
    d35c:	f8df 80c4 	ldr.w	r8, [pc, #196]	; d424 <cbvprintf+0x77c>
    d360:	4606      	mov	r6, r0
			bps = "(nil)";
    d362:	f1a8 0a05 	sub.w	sl, r8, #5
    d366:	e78b      	b.n	d280 <cbvprintf+0x5d8>
		} else if (conv->altform_0) {
    d368:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    d36a:	bf48      	it	mi
    d36c:	3301      	addmi	r3, #1
    d36e:	e790      	b.n	d292 <cbvprintf+0x5ea>
					OUTC(pad);
    d370:	4618      	mov	r0, r3
    d372:	9303      	str	r3, [sp, #12]
    d374:	4659      	mov	r1, fp
    d376:	9b02      	ldr	r3, [sp, #8]
    d378:	4798      	blx	r3
    d37a:	2800      	cmp	r0, #0
    d37c:	9b03      	ldr	r3, [sp, #12]
    d37e:	da04      	bge.n	d38a <cbvprintf+0x6e2>
#undef OUTS
#undef OUTC
}
    d380:	b011      	add	sp, #68	; 0x44
    d382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    d386:	2320      	movs	r3, #32
    d388:	444d      	add	r5, r9
    d38a:	464a      	mov	r2, r9
				while (width-- > 0) {
    d38c:	2a00      	cmp	r2, #0
    d38e:	eba5 0109 	sub.w	r1, r5, r9
    d392:	f109 39ff 	add.w	r9, r9, #4294967295
    d396:	dceb      	bgt.n	d370 <cbvprintf+0x6c8>
    d398:	460d      	mov	r5, r1
		if (sign != 0) {
    d39a:	b136      	cbz	r6, d3aa <cbvprintf+0x702>
			OUTC(sign);
    d39c:	4659      	mov	r1, fp
    d39e:	4630      	mov	r0, r6
    d3a0:	9b02      	ldr	r3, [sp, #8]
    d3a2:	4798      	blx	r3
    d3a4:	2800      	cmp	r0, #0
    d3a6:	dbeb      	blt.n	d380 <cbvprintf+0x6d8>
    d3a8:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    d3aa:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    d3ae:	06d9      	lsls	r1, r3, #27
    d3b0:	d401      	bmi.n	d3b6 <cbvprintf+0x70e>
    d3b2:	071a      	lsls	r2, r3, #28
    d3b4:	d506      	bpl.n	d3c4 <cbvprintf+0x71c>
				OUTC('0');
    d3b6:	4659      	mov	r1, fp
    d3b8:	2030      	movs	r0, #48	; 0x30
    d3ba:	9b02      	ldr	r3, [sp, #8]
    d3bc:	4798      	blx	r3
    d3be:	2800      	cmp	r0, #0
    d3c0:	dbde      	blt.n	d380 <cbvprintf+0x6d8>
    d3c2:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    d3c4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    d3c8:	06db      	lsls	r3, r3, #27
    d3ca:	d507      	bpl.n	d3dc <cbvprintf+0x734>
				OUTC(conv->specifier);
    d3cc:	4659      	mov	r1, fp
    d3ce:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    d3d2:	9b02      	ldr	r3, [sp, #8]
    d3d4:	4798      	blx	r3
    d3d6:	2800      	cmp	r0, #0
    d3d8:	dbd2      	blt.n	d380 <cbvprintf+0x6d8>
    d3da:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    d3dc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    d3de:	442e      	add	r6, r5
    d3e0:	1b73      	subs	r3, r6, r5
    d3e2:	2b00      	cmp	r3, #0
    d3e4:	dc16      	bgt.n	d414 <cbvprintf+0x76c>
			OUTS(bps, bpe);
    d3e6:	4643      	mov	r3, r8
    d3e8:	4652      	mov	r2, sl
    d3ea:	4659      	mov	r1, fp
    d3ec:	9802      	ldr	r0, [sp, #8]
    d3ee:	f007 fe0d 	bl	1500c <outs>
    d3f2:	2800      	cmp	r0, #0
    d3f4:	dbc4      	blt.n	d380 <cbvprintf+0x6d8>
    d3f6:	4405      	add	r5, r0
		while (width > 0) {
    d3f8:	44a9      	add	r9, r5
    d3fa:	eba9 0305 	sub.w	r3, r9, r5
    d3fe:	2b00      	cmp	r3, #0
    d400:	f77f ae7c 	ble.w	d0fc <cbvprintf+0x454>
			OUTC(' ');
    d404:	4659      	mov	r1, fp
    d406:	2020      	movs	r0, #32
    d408:	9b02      	ldr	r3, [sp, #8]
    d40a:	4798      	blx	r3
    d40c:	2800      	cmp	r0, #0
    d40e:	dbb7      	blt.n	d380 <cbvprintf+0x6d8>
    d410:	3501      	adds	r5, #1
			--width;
    d412:	e7f2      	b.n	d3fa <cbvprintf+0x752>
				OUTC('0');
    d414:	4659      	mov	r1, fp
    d416:	2030      	movs	r0, #48	; 0x30
    d418:	9b02      	ldr	r3, [sp, #8]
    d41a:	4798      	blx	r3
    d41c:	2800      	cmp	r0, #0
    d41e:	dbaf      	blt.n	d380 <cbvprintf+0x6d8>
    d420:	3501      	adds	r5, #1
    d422:	e7dd      	b.n	d3e0 <cbvprintf+0x738>
    d424:	00015e77 	.word	0x00015e77

0000d428 <sys_reboot>:

extern void sys_arch_reboot(int type);
extern void sys_clock_disable(void);

void sys_reboot(int type)
{
    d428:	4604      	mov	r4, r0
    d42a:	b508      	push	{r3, lr}
	__asm__ volatile(
    d42c:	f04f 0220 	mov.w	r2, #32
    d430:	f3ef 8311 	mrs	r3, BASEPRI
    d434:	f382 8811 	msr	BASEPRI, r2
    d438:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
#ifdef CONFIG_SYS_CLOCK_EXISTS
	sys_clock_disable();
    d43c:	f007 fe81 	bl	15142 <sys_clock_disable>
#endif

	sys_arch_reboot(type);
    d440:	4620      	mov	r0, r4
    d442:	f001 fbb5 	bl	ebb0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    d446:	4803      	ldr	r0, [pc, #12]	; (d454 <sys_reboot+0x2c>)
    d448:	f007 fd2a 	bl	14ea0 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    d44c:	f001 f880 	bl	e550 <arch_cpu_idle>
    d450:	e7fc      	b.n	d44c <sys_reboot+0x24>
    d452:	bf00      	nop
    d454:	00015e78 	.word	0x00015e78

0000d458 <nordicsemi_nrf91_init>:
    d458:	f04f 0220 	mov.w	r2, #32
    d45c:	f3ef 8311 	mrs	r3, BASEPRI
    d460:	f382 8811 	msr	BASEPRI, r2
    d464:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    d468:	2101      	movs	r1, #1
    d46a:	4a04      	ldr	r2, [pc, #16]	; (d47c <nordicsemi_nrf91_init+0x24>)
    d46c:	f8c2 1540 	str.w	r1, [r2, #1344]	; 0x540
	__asm__ volatile(
    d470:	f383 8811 	msr	BASEPRI, r3
    d474:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    d478:	2000      	movs	r0, #0
    d47a:	4770      	bx	lr
    d47c:	50039000 	.word	0x50039000

0000d480 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    d480:	b120      	cbz	r0, d48c <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    d482:	4b03      	ldr	r3, [pc, #12]	; (d490 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    d484:	0180      	lsls	r0, r0, #6
    d486:	f043 0301 	orr.w	r3, r3, #1
    d48a:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    d48c:	4770      	bx	lr
    d48e:	bf00      	nop
    d490:	00015a50 	.word	0x00015a50

0000d494 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
void pm_power_state_set(struct pm_state_info info)
{
    d494:	b084      	sub	sp, #16
    d496:	ab04      	add	r3, sp, #16
    d498:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    d49c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    d4a0:	2b06      	cmp	r3, #6
    d4a2:	d107      	bne.n	d4b4 <pm_power_state_set+0x20>
#endif
}

NRF_STATIC_INLINE void nrf_regulators_system_off(NRF_REGULATORS_Type * p_reg)
{
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
    d4a4:	2201      	movs	r2, #1
    d4a6:	4b04      	ldr	r3, [pc, #16]	; (d4b8 <pm_power_state_set+0x24>)
    d4a8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    d4ac:	f3bf 8f4f 	dsb	sy
    __DSB();

    /* Solution for simulated System OFF in debug mode */
    while (true)
    {
        __WFE();
    d4b0:	bf20      	wfe
    while (true)
    d4b2:	e7fd      	b.n	d4b0 <pm_power_state_set+0x1c>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    d4b4:	b004      	add	sp, #16
    d4b6:	4770      	bx	lr
    d4b8:	50004000 	.word	0x50004000

0000d4bc <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    d4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d4be:	4605      	mov	r5, r0
	__asm__ volatile(
    d4c0:	f04f 0320 	mov.w	r3, #32
    d4c4:	f3ef 8611 	mrs	r6, BASEPRI
    d4c8:	f383 8811 	msr	BASEPRI, r3
    d4cc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d4d0:	4819      	ldr	r0, [pc, #100]	; (d538 <pm_state_notify+0x7c>)
    d4d2:	f003 fb73 	bl	10bbc <z_spin_lock_valid>
    d4d6:	b940      	cbnz	r0, d4ea <pm_state_notify+0x2e>
    d4d8:	4918      	ldr	r1, [pc, #96]	; (d53c <pm_state_notify+0x80>)
    d4da:	4819      	ldr	r0, [pc, #100]	; (d540 <pm_state_notify+0x84>)
    d4dc:	2281      	movs	r2, #129	; 0x81
    d4de:	f007 fcdf 	bl	14ea0 <printk>
    d4e2:	2181      	movs	r1, #129	; 0x81
    d4e4:	4815      	ldr	r0, [pc, #84]	; (d53c <pm_state_notify+0x80>)
    d4e6:	f007 fda7 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
    d4ea:	4813      	ldr	r0, [pc, #76]	; (d538 <pm_state_notify+0x7c>)
    d4ec:	f003 fb82 	bl	10bf4 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    d4f0:	4b14      	ldr	r3, [pc, #80]	; (d544 <pm_state_notify+0x88>)
    d4f2:	681c      	ldr	r4, [r3, #0]
    d4f4:	2c00      	cmp	r4, #0
    d4f6:	bf38      	it	cc
    d4f8:	2400      	movcc	r4, #0
    d4fa:	b15c      	cbz	r4, d514 <pm_state_notify+0x58>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_state.state);
    d4fc:	4f12      	ldr	r7, [pc, #72]	; (d548 <pm_state_notify+0x8c>)
			callback = notifier->state_exit;
    d4fe:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    d502:	2d00      	cmp	r5, #0
    d504:	bf08      	it	eq
    d506:	4613      	moveq	r3, r2
		if (callback) {
    d508:	b10b      	cbz	r3, d50e <pm_state_notify+0x52>
			callback(z_power_state.state);
    d50a:	7838      	ldrb	r0, [r7, #0]
    d50c:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    d50e:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    d510:	2c00      	cmp	r4, #0
    d512:	d1f4      	bne.n	d4fe <pm_state_notify+0x42>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d514:	4808      	ldr	r0, [pc, #32]	; (d538 <pm_state_notify+0x7c>)
    d516:	f003 fb5f 	bl	10bd8 <z_spin_unlock_valid>
    d51a:	b940      	cbnz	r0, d52e <pm_state_notify+0x72>
    d51c:	4907      	ldr	r1, [pc, #28]	; (d53c <pm_state_notify+0x80>)
    d51e:	4808      	ldr	r0, [pc, #32]	; (d540 <pm_state_notify+0x84>)
    d520:	22ac      	movs	r2, #172	; 0xac
    d522:	f007 fcbd 	bl	14ea0 <printk>
    d526:	21ac      	movs	r1, #172	; 0xac
    d528:	4804      	ldr	r0, [pc, #16]	; (d53c <pm_state_notify+0x80>)
    d52a:	f007 fd85 	bl	15038 <assert_post_action>
	__asm__ volatile(
    d52e:	f386 8811 	msr	BASEPRI, r6
    d532:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    d536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d538:	200002e8 	.word	0x200002e8
    d53c:	00015e4c 	.word	0x00015e4c
    d540:	00015e12 	.word	0x00015e12
    d544:	200002ec 	.word	0x200002ec
    d548:	200002f4 	.word	0x200002f4

0000d54c <pm_system_resume>:
	 * and it may schedule another thread.
	 *
	 * Call pm_idle_exit_notification_disable() if this
	 * notification is not required.
	 */
	if (!post_ops_done) {
    d54c:	4b08      	ldr	r3, [pc, #32]	; (d570 <pm_system_resume+0x24>)
{
    d54e:	b510      	push	{r4, lr}
	if (!post_ops_done) {
    d550:	681c      	ldr	r4, [r3, #0]
    d552:	b95c      	cbnz	r4, d56c <pm_system_resume+0x20>
		post_ops_done = 1;
    d554:	2201      	movs	r2, #1
    d556:	601a      	str	r2, [r3, #0]
		pm_power_state_exit_post_ops(z_power_state);
    d558:	4b06      	ldr	r3, [pc, #24]	; (d574 <pm_system_resume+0x28>)
    d55a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    d55e:	f007 fd75 	bl	1504c <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    d562:	4620      	mov	r0, r4
	}
}
    d564:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		pm_state_notify(false);
    d568:	f7ff bfa8 	b.w	d4bc <pm_state_notify>
}
    d56c:	bd10      	pop	{r4, pc}
    d56e:	bf00      	nop
    d570:	20000004 	.word	0x20000004
    d574:	200002f4 	.word	0x200002f4

0000d578 <pm_system_suspend>:
	return PM_STATE_ACTIVE;
}
#endif

enum pm_state pm_system_suspend(int32_t ticks)
{
    d578:	b5f0      	push	{r4, r5, r6, r7, lr}
    d57a:	b085      	sub	sp, #20
	z_power_state = pm_policy_next_state(ticks);
    d57c:	466e      	mov	r6, sp
    d57e:	4c1d      	ldr	r4, [pc, #116]	; (d5f4 <pm_system_suspend+0x7c>)
    d580:	4601      	mov	r1, r0
{
    d582:	4605      	mov	r5, r0
	z_power_state = pm_policy_next_state(ticks);
    d584:	4630      	mov	r0, r6
    d586:	f007 fd79 	bl	1507c <pm_policy_next_state>
    d58a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    d58e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	if (z_power_state.state == PM_STATE_ACTIVE) {
    d592:	7820      	ldrb	r0, [r4, #0]
    d594:	b360      	cbz	r0, d5f0 <pm_system_suspend+0x78>
		LOG_DBG("No PM operations done.");
		return z_power_state.state;
	}
	post_ops_done = 0;
    d596:	2000      	movs	r0, #0
    d598:	4b17      	ldr	r3, [pc, #92]	; (d5f8 <pm_system_suspend+0x80>)
    d59a:	6018      	str	r0, [r3, #0]

	if (ticks != K_TICKS_FOREVER) {
    d59c:	1c6b      	adds	r3, r5, #1
    d59e:	d019      	beq.n	d5d4 <pm_system_suspend+0x5c>
		/*
		 * Just a sanity check in case the policy manager does not
		 * handle this error condition properly.
		 */
		__ASSERT(z_power_state.min_residency_us >=
    d5a0:	4291      	cmp	r1, r2
    d5a2:	d208      	bcs.n	d5b6 <pm_system_suspend+0x3e>
    d5a4:	4915      	ldr	r1, [pc, #84]	; (d5fc <pm_system_suspend+0x84>)
    d5a6:	4816      	ldr	r0, [pc, #88]	; (d600 <pm_system_suspend+0x88>)
    d5a8:	22bd      	movs	r2, #189	; 0xbd
    d5aa:	f007 fc79 	bl	14ea0 <printk>
    d5ae:	21bd      	movs	r1, #189	; 0xbd
    d5b0:	4812      	ldr	r0, [pc, #72]	; (d5fc <pm_system_suspend+0x84>)
    d5b2:	f007 fd41 	bl	15038 <assert_post_action>
		} else {
			return t * (to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    d5b6:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    d5ba:	2100      	movs	r1, #0
    d5bc:	68a7      	ldr	r7, [r4, #8]
    d5be:	4811      	ldr	r0, [pc, #68]	; (d604 <pm_system_suspend+0x8c>)
    d5c0:	2300      	movs	r3, #0
    d5c2:	fbe6 0107 	umlal	r0, r1, r6, r7
    d5c6:	4a10      	ldr	r2, [pc, #64]	; (d608 <pm_system_suspend+0x90>)
    d5c8:	f7fe ff38 	bl	c43c <__aeabi_uldivmod>

		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    d5cc:	2101      	movs	r1, #1
    d5ce:	1a28      	subs	r0, r5, r0
    d5d0:	f004 fe34 	bl	1223c <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    d5d4:	f003 fdda 	bl	1118c <k_sched_lock>
	pm_debug_start_timer();
	/* Enter power state */
	pm_state_notify(true);
    d5d8:	2001      	movs	r0, #1
    d5da:	f7ff ff6f 	bl	d4bc <pm_state_notify>
	pm_power_state_set(z_power_state);
    d5de:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    d5e2:	f7ff ff57 	bl	d494 <pm_power_state_set>
		/* Turn on peripherals and restore device states as necessary */
		pm_resume_devices();
	}
#endif
	pm_log_debug_info(z_power_state.state);
	pm_system_resume();
    d5e6:	f7ff ffb1 	bl	d54c <pm_system_resume>
	k_sched_unlock();
    d5ea:	f003 ffb7 	bl	1155c <k_sched_unlock>

	return z_power_state.state;
    d5ee:	7820      	ldrb	r0, [r4, #0]
}
    d5f0:	b005      	add	sp, #20
    d5f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d5f4:	200002f4 	.word	0x200002f4
    d5f8:	20000004 	.word	0x20000004
    d5fc:	00015ea5 	.word	0x00015ea5
    d600:	00015e12 	.word	0x00015e12
    d604:	000f423f 	.word	0x000f423f
    d608:	000f4240 	.word	0x000f4240

0000d60c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    d60c:	b510      	push	{r4, lr}
	if (z_syscall_trap()) {
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    d60e:	4807      	ldr	r0, [pc, #28]	; (d62c <uart_console_init+0x20>)
    d610:	f002 ffde 	bl	105d0 <z_impl_device_get_binding>
	__stdout_hook_install(console_out);
    d614:	4c06      	ldr	r4, [pc, #24]	; (d630 <uart_console_init+0x24>)

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = device_get_binding(CONFIG_UART_CONSOLE_ON_DEV_NAME);
    d616:	4b07      	ldr	r3, [pc, #28]	; (d634 <uart_console_init+0x28>)
    d618:	6018      	str	r0, [r3, #0]
	__stdout_hook_install(console_out);
    d61a:	4620      	mov	r0, r4
    d61c:	f001 fd8e 	bl	f13c <__stdout_hook_install>
	__printk_hook_install(console_out);
    d620:	4620      	mov	r0, r4
    d622:	f7ff f8c5 	bl	c7b0 <__printk_hook_install>

	uart_console_hook_install();

	return 0;
}
    d626:	2000      	movs	r0, #0
    d628:	bd10      	pop	{r4, pc}
    d62a:	bf00      	nop
    d62c:	00015ed0 	.word	0x00015ed0
    d630:	0000d639 	.word	0x0000d639
    d634:	20000300 	.word	0x20000300

0000d638 <console_out>:
	if ('\n' == c) {
    d638:	280a      	cmp	r0, #10
{
    d63a:	b538      	push	{r3, r4, r5, lr}
    d63c:	4604      	mov	r4, r0
    d63e:	4d07      	ldr	r5, [pc, #28]	; (d65c <console_out+0x24>)
	if ('\n' == c) {
    d640:	d104      	bne.n	d64c <console_out+0x14>
    d642:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    d644:	6883      	ldr	r3, [r0, #8]
    d646:	210d      	movs	r1, #13
    d648:	685b      	ldr	r3, [r3, #4]
    d64a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    d64c:	6828      	ldr	r0, [r5, #0]
    d64e:	6883      	ldr	r3, [r0, #8]
    d650:	b2e1      	uxtb	r1, r4
    d652:	685b      	ldr	r3, [r3, #4]
    d654:	4798      	blx	r3
}
    d656:	4620      	mov	r0, r4
    d658:	bd38      	pop	{r3, r4, r5, pc}
    d65a:	bf00      	nop
    d65c:	20000300 	.word	0x20000300

0000d660 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    d660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    d664:	4c0e      	ldr	r4, [pc, #56]	; (d6a0 <onoff_start+0x40>)
{
    d666:	4607      	mov	r7, r0
	size_t offset = (size_t)(mgr - data->mgr);
    d668:	1b05      	subs	r5, r0, r4
    d66a:	f3c5 1347 	ubfx	r3, r5, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    d66e:	250c      	movs	r5, #12
    d670:	435d      	muls	r5, r3
    d672:	f105 0048 	add.w	r0, r5, #72	; 0x48
{
    d676:	460e      	mov	r6, r1
	err = set_starting_state(&subdata->flags, ctx);
    d678:	4420      	add	r0, r4
    d67a:	2140      	movs	r1, #64	; 0x40
    d67c:	f007 fd03 	bl	15086 <set_starting_state>
	if (err < 0) {
    d680:	1e01      	subs	r1, r0, #0
    d682:	db08      	blt.n	d696 <onoff_start+0x36>
	subdata->cb = cb;
    d684:	4b07      	ldr	r3, [pc, #28]	; (d6a4 <onoff_start+0x44>)
    d686:	442c      	add	r4, r5
	subdata->user_data = user_data;
    d688:	e9c4 3610 	strd	r3, r6, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    d68c:	4b06      	ldr	r3, [pc, #24]	; (d6a8 <onoff_start+0x48>)
    d68e:	595b      	ldr	r3, [r3, r5]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    d690:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    d694:	4718      	bx	r3
		notify(mgr, err);
    d696:	4638      	mov	r0, r7
    d698:	4633      	mov	r3, r6
}
    d69a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    d69e:	4718      	bx	r3
    d6a0:	20000318 	.word	0x20000318
    d6a4:	000150e9 	.word	0x000150e9
    d6a8:	00015a6c 	.word	0x00015a6c

0000d6ac <get_status>:
{
    d6ac:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    d6ae:	b2cc      	uxtb	r4, r1
    d6b0:	2c01      	cmp	r4, #1
{
    d6b2:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    d6b4:	d908      	bls.n	d6c8 <get_status+0x1c>
    d6b6:	4908      	ldr	r1, [pc, #32]	; (d6d8 <get_status+0x2c>)
    d6b8:	4808      	ldr	r0, [pc, #32]	; (d6dc <get_status+0x30>)
    d6ba:	227e      	movs	r2, #126	; 0x7e
    d6bc:	f007 fbf0 	bl	14ea0 <printk>
    d6c0:	217e      	movs	r1, #126	; 0x7e
    d6c2:	4805      	ldr	r0, [pc, #20]	; (d6d8 <get_status+0x2c>)
    d6c4:	f007 fcb8 	bl	15038 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    d6c8:	210c      	movs	r1, #12
    d6ca:	692b      	ldr	r3, [r5, #16]
    d6cc:	fb04 3401 	mla	r4, r4, r1, r3
    d6d0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    d6d2:	f000 0007 	and.w	r0, r0, #7
    d6d6:	bd38      	pop	{r3, r4, r5, pc}
    d6d8:	00015ed7 	.word	0x00015ed7
    d6dc:	00015e12 	.word	0x00015e12

0000d6e0 <stop>:
{
    d6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d6e2:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    d6e4:	2c01      	cmp	r4, #1
{
    d6e6:	4605      	mov	r5, r0
    d6e8:	4616      	mov	r6, r2
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    d6ea:	6907      	ldr	r7, [r0, #16]
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    d6ec:	d90a      	bls.n	d704 <stop+0x24>
    d6ee:	4918      	ldr	r1, [pc, #96]	; (d750 <stop+0x70>)
    d6f0:	4818      	ldr	r0, [pc, #96]	; (d754 <stop+0x74>)
    d6f2:	f240 1253 	movw	r2, #339	; 0x153
    d6f6:	f007 fbd3 	bl	14ea0 <printk>
    d6fa:	f240 1153 	movw	r1, #339	; 0x153
    d6fe:	4814      	ldr	r0, [pc, #80]	; (d750 <stop+0x70>)
    d700:	f007 fc9a 	bl	15038 <assert_post_action>
	__asm__ volatile(
    d704:	f04f 0320 	mov.w	r3, #32
    d708:	f3ef 8211 	mrs	r2, BASEPRI
    d70c:	f383 8811 	msr	BASEPRI, r3
    d710:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    d714:	230c      	movs	r3, #12
    d716:	fb03 7104 	mla	r1, r3, r4, r7
    d71a:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    d71c:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    d720:	d001      	beq.n	d726 <stop+0x46>
    d722:	428e      	cmp	r6, r1
    d724:	d111      	bne.n	d74a <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    d726:	2101      	movs	r1, #1
	int err = 0;
    d728:	2000      	movs	r0, #0
		*flags = CLOCK_CONTROL_STATUS_OFF;
    d72a:	fb03 7304 	mla	r3, r3, r4, r7
    d72e:	6499      	str	r1, [r3, #72]	; 0x48
	__asm__ volatile(
    d730:	f382 8811 	msr	BASEPRI, r2
    d734:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    d738:	b930      	cbnz	r0, d748 <stop+0x68>
	get_sub_config(dev, type)->stop();
    d73a:	230c      	movs	r3, #12
    d73c:	6869      	ldr	r1, [r5, #4]
    d73e:	fb03 1404 	mla	r4, r3, r4, r1
    d742:	6863      	ldr	r3, [r4, #4]
    d744:	4798      	blx	r3
	return 0;
    d746:	2000      	movs	r0, #0
}
    d748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    d74a:	f04f 30ff 	mov.w	r0, #4294967295
    d74e:	e7ef      	b.n	d730 <stop+0x50>
    d750:	00015ed7 	.word	0x00015ed7
    d754:	00015e12 	.word	0x00015e12

0000d758 <onoff_stop>:
{
    d758:	b570      	push	{r4, r5, r6, lr}
    d75a:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    d75c:	4906      	ldr	r1, [pc, #24]	; (d778 <onoff_stop+0x20>)
{
    d75e:	4604      	mov	r4, r0
	size_t offset = (size_t)(mgr - data->mgr);
    d760:	1a41      	subs	r1, r0, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    d762:	1149      	asrs	r1, r1, #5
    d764:	2240      	movs	r2, #64	; 0x40
    d766:	4805      	ldr	r0, [pc, #20]	; (d77c <onoff_stop+0x24>)
    d768:	f7ff ffba 	bl	d6e0 <stop>
	notify(mgr, res);
    d76c:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    d76e:	4601      	mov	r1, r0
	notify(mgr, res);
    d770:	4620      	mov	r0, r4
}
    d772:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    d776:	4718      	bx	r3
    d778:	20000318 	.word	0x20000318
    d77c:	20000100 	.word	0x20000100

0000d780 <clk_init>:
		break;
	}
}

static int clk_init(const struct device *dev)
{
    d780:	b570      	push	{r4, r5, r6, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    d782:	2200      	movs	r2, #0
    d784:	2101      	movs	r1, #1
{
    d786:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    d788:	2005      	movs	r0, #5
    d78a:	f000 fe85 	bl	e498 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    d78e:	2005      	movs	r0, #5
    d790:	f000 fe64 	bl	e45c <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    d794:	480f      	ldr	r0, [pc, #60]	; (d7d4 <clk_init+0x54>)
    d796:	f002 f983 	bl	faa0 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    d79a:	4b0f      	ldr	r3, [pc, #60]	; (d7d8 <clk_init+0x58>)
    d79c:	4298      	cmp	r0, r3
    d79e:	d115      	bne.n	d7cc <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    d7a0:	f002 f99e 	bl	fae0 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    d7a4:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    d7a6:	490d      	ldr	r1, [pc, #52]	; (d7dc <clk_init+0x5c>)
    d7a8:	4630      	mov	r0, r6
    d7aa:	f007 fbc7 	bl	14f3c <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    d7ae:	2800      	cmp	r0, #0
    d7b0:	db0b      	blt.n	d7ca <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    d7b2:	2501      	movs	r5, #1
    d7b4:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    d7b6:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    d7b8:	4908      	ldr	r1, [pc, #32]	; (d7dc <clk_init+0x5c>)
    d7ba:	f104 0020 	add.w	r0, r4, #32
    d7be:	f007 fbbd 	bl	14f3c <onoff_manager_init>
		if (err < 0) {
    d7c2:	2800      	cmp	r0, #0
    d7c4:	db01      	blt.n	d7ca <clk_init+0x4a>
	}

	return 0;
    d7c6:	2000      	movs	r0, #0
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    d7c8:	6565      	str	r5, [r4, #84]	; 0x54
}
    d7ca:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    d7cc:	f06f 0004 	mvn.w	r0, #4
    d7d0:	e7fb      	b.n	d7ca <clk_init+0x4a>
    d7d2:	bf00      	nop
    d7d4:	0000d815 	.word	0x0000d815
    d7d8:	0bad0000 	.word	0x0bad0000
    d7dc:	00015a84 	.word	0x00015a84

0000d7e0 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    d7e0:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    d7e2:	230c      	movs	r3, #12
	sub_data->cb = NULL;
    d7e4:	2200      	movs	r2, #0
	clock_control_cb_t callback = sub_data->cb;
    d7e6:	434b      	muls	r3, r1
    d7e8:	4808      	ldr	r0, [pc, #32]	; (d80c <clkstarted_handle.constprop.0+0x2c>)
static void clkstarted_handle(const struct device *dev,
    d7ea:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    d7ec:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
    d7ee:	3348      	adds	r3, #72	; 0x48
	void *user_data = sub_data->user_data;
    d7f0:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    d7f4:	4418      	add	r0, r3
	sub_data->cb = NULL;
    d7f6:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    d7f8:	f007 fc63 	bl	150c2 <set_on_state>
	if (callback) {
    d7fc:	b12d      	cbz	r5, d80a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    d7fe:	4632      	mov	r2, r6
    d800:	462b      	mov	r3, r5
}
    d802:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    d806:	4802      	ldr	r0, [pc, #8]	; (d810 <clkstarted_handle.constprop.0+0x30>)
    d808:	4718      	bx	r3
}
    d80a:	bd70      	pop	{r4, r5, r6, pc}
    d80c:	20000318 	.word	0x20000318
    d810:	20000100 	.word	0x20000100

0000d814 <clock_event_handler>:
	switch (event) {
    d814:	2801      	cmp	r0, #1
{
    d816:	b508      	push	{r3, lr}
	switch (event) {
    d818:	d006      	beq.n	d828 <clock_event_handler+0x14>
    d81a:	2803      	cmp	r0, #3
    d81c:	d008      	beq.n	d830 <clock_event_handler+0x1c>
    d81e:	b9a0      	cbnz	r0, d84a <clock_event_handler+0x36>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    d820:	4b0f      	ldr	r3, [pc, #60]	; (d860 <clock_event_handler+0x4c>)
    d822:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    d824:	075b      	lsls	r3, r3, #29
    d826:	d119      	bne.n	d85c <clock_event_handler+0x48>
}
    d828:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    d82c:	f7ff bfd8 	b.w	d7e0 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    d830:	490c      	ldr	r1, [pc, #48]	; (d864 <clock_event_handler+0x50>)
    d832:	f240 2266 	movw	r2, #614	; 0x266
    d836:	480c      	ldr	r0, [pc, #48]	; (d868 <clock_event_handler+0x54>)
    d838:	f007 fb32 	bl	14ea0 <printk>
    d83c:	f240 2166 	movw	r1, #614	; 0x266
}
    d840:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    d844:	4807      	ldr	r0, [pc, #28]	; (d864 <clock_event_handler+0x50>)
    d846:	f007 bbf7 	b.w	15038 <assert_post_action>
    d84a:	4906      	ldr	r1, [pc, #24]	; (d864 <clock_event_handler+0x50>)
    d84c:	f240 226a 	movw	r2, #618	; 0x26a
    d850:	4805      	ldr	r0, [pc, #20]	; (d868 <clock_event_handler+0x54>)
    d852:	f007 fb25 	bl	14ea0 <printk>
    d856:	f240 216a 	movw	r1, #618	; 0x26a
    d85a:	e7f1      	b.n	d840 <clock_event_handler+0x2c>
}
    d85c:	bd08      	pop	{r3, pc}
    d85e:	bf00      	nop
    d860:	20000318 	.word	0x20000318
    d864:	00015ed7 	.word	0x00015ed7
    d868:	00015e12 	.word	0x00015e12

0000d86c <generic_hfclk_start>:
{
    d86c:	b508      	push	{r3, lr}
	__asm__ volatile(
    d86e:	f04f 0320 	mov.w	r3, #32
    d872:	f3ef 8111 	mrs	r1, BASEPRI
    d876:	f383 8811 	msr	BASEPRI, r3
    d87a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    d87e:	4a12      	ldr	r2, [pc, #72]	; (d8c8 <generic_hfclk_start+0x5c>)
    d880:	6813      	ldr	r3, [r2, #0]
    d882:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    d886:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    d88a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    d88c:	d00c      	beq.n	d8a8 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    d88e:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d892:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    d896:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    d89a:	f013 0301 	ands.w	r3, r3, #1
    d89e:	d003      	beq.n	d8a8 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    d8a0:	480a      	ldr	r0, [pc, #40]	; (d8cc <generic_hfclk_start+0x60>)
    d8a2:	f007 fc0e 	bl	150c2 <set_on_state>
			already_started = true;
    d8a6:	2301      	movs	r3, #1
	__asm__ volatile(
    d8a8:	f381 8811 	msr	BASEPRI, r1
    d8ac:	f3bf 8f6f 	isb	sy
	if (already_started) {
    d8b0:	b123      	cbz	r3, d8bc <generic_hfclk_start+0x50>
}
    d8b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    d8b6:	2000      	movs	r0, #0
    d8b8:	f7ff bf92 	b.w	d7e0 <clkstarted_handle.constprop.0>
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    d8bc:	2001      	movs	r0, #1
}
    d8be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    d8c2:	f002 b92b 	b.w	fb1c <nrfx_clock_start>
    d8c6:	bf00      	nop
    d8c8:	20000370 	.word	0x20000370
    d8cc:	20000360 	.word	0x20000360

0000d8d0 <generic_hfclk_stop>:
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    d8d0:	4b07      	ldr	r3, [pc, #28]	; (d8f0 <generic_hfclk_stop+0x20>)
    d8d2:	e8d3 2fef 	ldaex	r2, [r3]
    d8d6:	f022 0102 	bic.w	r1, r2, #2
    d8da:	e8c3 1fe0 	stlex	r0, r1, [r3]
    d8de:	2800      	cmp	r0, #0
    d8e0:	d1f7      	bne.n	d8d2 <generic_hfclk_stop+0x2>
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    d8e2:	07d3      	lsls	r3, r2, #31
    d8e4:	d402      	bmi.n	d8ec <generic_hfclk_stop+0x1c>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    d8e6:	2001      	movs	r0, #1
    d8e8:	f002 b968 	b.w	fbbc <nrfx_clock_stop>
}
    d8ec:	4770      	bx	lr
    d8ee:	bf00      	nop
    d8f0:	20000370 	.word	0x20000370

0000d8f4 <api_blocking_start>:
{
    d8f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    d8f6:	2200      	movs	r2, #0
    d8f8:	2301      	movs	r3, #1
    d8fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    d8fe:	466b      	mov	r3, sp
    d900:	4a08      	ldr	r2, [pc, #32]	; (d924 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    d902:	f8cd d000 	str.w	sp, [sp]
    d906:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    d90a:	f007 fbff 	bl	1510c <api_start>
	if (err < 0) {
    d90e:	2800      	cmp	r0, #0
    d910:	db05      	blt.n	d91e <api_blocking_start+0x2a>
		parm0.val = timeout;
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    d912:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    d916:	2300      	movs	r3, #0
    d918:	4668      	mov	r0, sp
    d91a:	f003 fb2d 	bl	10f78 <z_impl_k_sem_take>
}
    d91e:	b005      	add	sp, #20
    d920:	f85d fb04 	ldr.w	pc, [sp], #4
    d924:	00015107 	.word	0x00015107

0000d928 <z_nrf_clock_control_lf_on>:
{
    d928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    d92c:	2201      	movs	r2, #1
    d92e:	4605      	mov	r5, r0
    d930:	4946      	ldr	r1, [pc, #280]	; (da4c <z_nrf_clock_control_lf_on+0x124>)
    d932:	e8d1 3fef 	ldaex	r3, [r1]
    d936:	e8c1 2fe0 	stlex	r0, r2, [r1]
    d93a:	2800      	cmp	r0, #0
    d93c:	d1f9      	bne.n	d932 <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
    d93e:	b99b      	cbnz	r3, d968 <z_nrf_clock_control_lf_on+0x40>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    d940:	4943      	ldr	r1, [pc, #268]	; (da50 <z_nrf_clock_control_lf_on+0x128>)
		err = onoff_request(mgr, &cli);
    d942:	4844      	ldr	r0, [pc, #272]	; (da54 <z_nrf_clock_control_lf_on+0x12c>)
    d944:	604b      	str	r3, [r1, #4]
    d946:	60cb      	str	r3, [r1, #12]
    d948:	608a      	str	r2, [r1, #8]
    d94a:	f7ff f929 	bl	cba0 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    d94e:	2800      	cmp	r0, #0
    d950:	da0a      	bge.n	d968 <z_nrf_clock_control_lf_on+0x40>
    d952:	4941      	ldr	r1, [pc, #260]	; (da58 <z_nrf_clock_control_lf_on+0x130>)
    d954:	4841      	ldr	r0, [pc, #260]	; (da5c <z_nrf_clock_control_lf_on+0x134>)
    d956:	f240 2226 	movw	r2, #550	; 0x226
    d95a:	f007 faa1 	bl	14ea0 <printk>
    d95e:	f240 2126 	movw	r1, #550	; 0x226
    d962:	483d      	ldr	r0, [pc, #244]	; (da58 <z_nrf_clock_control_lf_on+0x130>)
    d964:	f007 fb68 	bl	15038 <assert_post_action>
	switch (start_mode) {
    d968:	b3ad      	cbz	r5, d9d6 <z_nrf_clock_control_lf_on+0xae>
    d96a:	1e6b      	subs	r3, r5, #1
    d96c:	2b01      	cmp	r3, #1
    d96e:	d859      	bhi.n	da24 <z_nrf_clock_control_lf_on+0xfc>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    d970:	2d01      	cmp	r5, #1
    d972:	d107      	bne.n	d984 <z_nrf_clock_control_lf_on+0x5c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    d974:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    d978:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    d97c:	f003 0303 	and.w	r3, r3, #3
    d980:	2b02      	cmp	r3, #2
    d982:	d028      	beq.n	d9d6 <z_nrf_clock_control_lf_on+0xae>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    d984:	f007 fe7c 	bl	15680 <k_is_in_isr>
    d988:	4604      	mov	r4, r0
    d98a:	b918      	cbnz	r0, d994 <z_nrf_clock_control_lf_on+0x6c>
	return !z_sys_post_kernel;
    d98c:	4b34      	ldr	r3, [pc, #208]	; (da60 <z_nrf_clock_control_lf_on+0x138>)
	int key = isr_mode ? irq_lock() : 0;
    d98e:	781b      	ldrb	r3, [r3, #0]
    d990:	2b00      	cmp	r3, #0
    d992:	d154      	bne.n	da3e <z_nrf_clock_control_lf_on+0x116>
	__asm__ volatile(
    d994:	f04f 0320 	mov.w	r3, #32
    d998:	f3ef 8611 	mrs	r6, BASEPRI
    d99c:	f383 8811 	msr	BASEPRI, r3
    d9a0:	f3bf 8f6f 	isb	sy
    d9a4:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    d9a6:	4f2f      	ldr	r7, [pc, #188]	; (da64 <z_nrf_clock_control_lf_on+0x13c>)
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d9a8:	f8df 80bc 	ldr.w	r8, [pc, #188]	; da68 <z_nrf_clock_control_lf_on+0x140>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    d9ac:	f8df 90bc 	ldr.w	r9, [pc, #188]	; da6c <z_nrf_clock_control_lf_on+0x144>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    d9b0:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d9b4:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    d9b8:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    d9bc:	03d2      	lsls	r2, r2, #15
    d9be:	d50c      	bpl.n	d9da <z_nrf_clock_control_lf_on+0xb2>
	while (!(nrfx_clock_is_running(d, (void *)&type)
    d9c0:	f003 0303 	and.w	r3, r3, #3
    d9c4:	2b02      	cmp	r3, #2
    d9c6:	d001      	beq.n	d9cc <z_nrf_clock_control_lf_on+0xa4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    d9c8:	2d01      	cmp	r5, #1
    d9ca:	d106      	bne.n	d9da <z_nrf_clock_control_lf_on+0xb2>
	if (isr_mode) {
    d9cc:	b324      	cbz	r4, da18 <z_nrf_clock_control_lf_on+0xf0>
	__asm__ volatile(
    d9ce:	f386 8811 	msr	BASEPRI, r6
    d9d2:	f3bf 8f6f 	isb	sy
}
    d9d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    d9da:	b1c4      	cbz	r4, da0e <z_nrf_clock_control_lf_on+0xe6>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    d9dc:	4630      	mov	r0, r6
    d9de:	f000 fdc5 	bl	e56c <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    d9e2:	f04f 2250 	mov.w	r2, #1342197760	; 0x50005000
    d9e6:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    d9ea:	b2db      	uxtb	r3, r3
    d9ec:	2b01      	cmp	r3, #1
    d9ee:	d1df      	bne.n	d9b0 <z_nrf_clock_control_lf_on+0x88>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    d9f0:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    d9f2:	2900      	cmp	r1, #0
    d9f4:	d0dc      	beq.n	d9b0 <z_nrf_clock_control_lf_on+0x88>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    d9f6:	2100      	movs	r1, #0
    d9f8:	6039      	str	r1, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    d9fa:	6839      	ldr	r1, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    d9fc:	2102      	movs	r1, #2
    d9fe:	f8c2 1518 	str.w	r1, [r2, #1304]	; 0x518
    da02:	2220      	movs	r2, #32
    da04:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    da08:	f8c9 3000 	str.w	r3, [r9]
}
    da0c:	e7d0      	b.n	d9b0 <z_nrf_clock_control_lf_on+0x88>
	return z_impl_k_sleep(timeout);
    da0e:	2100      	movs	r1, #0
    da10:	2021      	movs	r0, #33	; 0x21
    da12:	f004 f9b3 	bl	11d7c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    da16:	e7e4      	b.n	d9e2 <z_nrf_clock_control_lf_on+0xba>
    p_reg->INTENSET = mask;
    da18:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    da1c:	2202      	movs	r2, #2
    da1e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    da22:	e7d8      	b.n	d9d6 <z_nrf_clock_control_lf_on+0xae>
		__ASSERT_NO_MSG(false);
    da24:	490c      	ldr	r1, [pc, #48]	; (da58 <z_nrf_clock_control_lf_on+0x130>)
    da26:	480d      	ldr	r0, [pc, #52]	; (da5c <z_nrf_clock_control_lf_on+0x134>)
    da28:	f44f 720e 	mov.w	r2, #568	; 0x238
    da2c:	f007 fa38 	bl	14ea0 <printk>
}
    da30:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    da34:	f44f 710e 	mov.w	r1, #568	; 0x238
    da38:	4807      	ldr	r0, [pc, #28]	; (da58 <z_nrf_clock_control_lf_on+0x130>)
    da3a:	f007 bafd 	b.w	15038 <assert_post_action>
    p_reg->INTENCLR = mask;
    da3e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    da42:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
    da44:	4606      	mov	r6, r0
    da46:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
    da4a:	e7ac      	b.n	d9a6 <z_nrf_clock_control_lf_on+0x7e>
    da4c:	20000374 	.word	0x20000374
    da50:	20000308 	.word	0x20000308
    da54:	20000338 	.word	0x20000338
    da58:	00015ed7 	.word	0x00015ed7
    da5c:	00015e12 	.word	0x00015e12
    da60:	20001795 	.word	0x20001795
    da64:	50005104 	.word	0x50005104
    da68:	e000e100 	.word	0xe000e100
    da6c:	50005008 	.word	0x50005008

0000da70 <sys_clock_isr>:
#include <drivers/timer/system_timer.h>

/* Weak-linked noop defaults for optional driver interfaces*/

void __weak sys_clock_isr(void *arg)
{
    da70:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(false);
    da72:	4c06      	ldr	r4, [pc, #24]	; (da8c <sys_clock_isr+0x1c>)
    da74:	4806      	ldr	r0, [pc, #24]	; (da90 <sys_clock_isr+0x20>)
    da76:	4621      	mov	r1, r4
    da78:	2217      	movs	r2, #23
    da7a:	f007 fa11 	bl	14ea0 <printk>
    da7e:	4620      	mov	r0, r4
}
    da80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__ASSERT_NO_MSG(false);
    da84:	2117      	movs	r1, #23
    da86:	f007 bad7 	b.w	15038 <assert_post_action>
    da8a:	bf00      	nop
    da8c:	00015f2e 	.word	0x00015f2e
    da90:	00015e12 	.word	0x00015e12

0000da94 <sys_clock_timeout_handler>:

static void sys_clock_timeout_handler(int32_t chan,
				      uint32_t cc_value,
				      void *user_data)
{
	uint32_t dticks = counter_sub(cc_value, last_count) / CYC_PER_TICK;
    da94:	4a04      	ldr	r2, [pc, #16]	; (daa8 <sys_clock_timeout_handler+0x14>)
    da96:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
    da98:	1ac8      	subs	r0, r1, r3
    da9a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
    da9e:	4403      	add	r3, r0
    daa0:	6013      	str	r3, [r2, #0]
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    daa2:	f004 bc09 	b.w	122b8 <sys_clock_announce>
    daa6:	bf00      	nop
    daa8:	20000388 	.word	0x20000388

0000daac <set_absolute_alarm>:
{
    daac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    dab0:	f44f 3780 	mov.w	r7, #65536	; 0x10000
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE void nrf_rtc_event_clear(NRF_RTC_Type * p_reg, nrf_rtc_event_t event)
{
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    dab4:	f04f 0900 	mov.w	r9, #0
    dab8:	0086      	lsls	r6, r0, #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    daba:	f100 0450 	add.w	r4, r0, #80	; 0x50
    dabe:	f106 2650 	add.w	r6, r6, #1342197760	; 0x50005000
    dac2:	00a4      	lsls	r4, r4, #2
    dac4:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
    dac8:	b2a4      	uxth	r4, r4
    daca:	f104 2450 	add.w	r4, r4, #1342197760	; 0x50005000
    return p_reg->CC[ch];
    dace:	f8d6 3540 	ldr.w	r3, [r6, #1344]	; 0x540
    nrf_event_readback((uint8_t *)p_reg + (uint32_t)event);
}

NRF_STATIC_INLINE uint32_t nrf_rtc_counter_get(NRF_RTC_Type const * p_reg)
{
     return p_reg->COUNTER;
    dad2:	f8df 806c 	ldr.w	r8, [pc, #108]	; db40 <set_absolute_alarm+0x94>
	uint32_t cc_val = abs_val & COUNTER_MAX;
    dad6:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    dada:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    dade:	4087      	lsls	r7, r0
     return p_reg->COUNTER;
    dae0:	f8d8 a504 	ldr.w	sl, [r8, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    dae4:	eba3 030a 	sub.w	r3, r3, sl
    dae8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    daec:	f02a 427f 	bic.w	r2, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    daf0:	2b01      	cmp	r3, #1
    p_reg->CC[ch] = cc_val;
    daf2:	f8c6 2540 	str.w	r2, [r6, #1344]	; 0x540
    daf6:	d102      	bne.n	dafe <set_absolute_alarm+0x52>
	z_impl_k_busy_wait(usec_to_wait);
    daf8:	2013      	movs	r0, #19
    dafa:	f007 fdfb 	bl	156f4 <z_impl_k_busy_wait>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    dafe:	f10a 0202 	add.w	r2, sl, #2
	return (a - b) & COUNTER_MAX;
    db02:	1aab      	subs	r3, r5, r2
    db04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
			cc_val = now + 2;
    db08:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    db0c:	bf88      	it	hi
    db0e:	4615      	movhi	r5, r2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    db10:	f8c4 9000 	str.w	r9, [r4]
    db14:	6823      	ldr	r3, [r4, #0]
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    db16:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    db1a:	f8c8 7344 	str.w	r7, [r8, #836]	; 0x344
    p_reg->CC[ch] = cc_val;
    db1e:	f8c6 3540 	str.w	r3, [r6, #1344]	; 0x540
     return p_reg->COUNTER;
    db22:	f8d8 3504 	ldr.w	r3, [r8, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    db26:	459a      	cmp	sl, r3
    db28:	d006      	beq.n	db38 <set_absolute_alarm+0x8c>
	return (a - b) & COUNTER_MAX;
    db2a:	1aeb      	subs	r3, r5, r3
    db2c:	3b02      	subs	r3, #2
    db2e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    db32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    db36:	d801      	bhi.n	db3c <set_absolute_alarm+0x90>
}
    db38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		prev_cc = cc_val;
    db3c:	462b      	mov	r3, r5
    db3e:	e7cf      	b.n	dae0 <set_absolute_alarm+0x34>
    db40:	50015000 	.word	0x50015000

0000db44 <rtc_nrf_isr>:
 * probably better abstract that at some point (e.g. query and reset
 * it by pointer at runtime, maybe?) so we don't have this leaky
 * symbol.
 */
void rtc_nrf_isr(const void *arg)
{
    db44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(arg);

	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    db46:	2400      	movs	r4, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    db48:	4627      	mov	r7, r4
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    db4a:	4e0f      	ldr	r6, [pc, #60]	; (db88 <rtc_nrf_isr+0x44>)
    db4c:	4b0f      	ldr	r3, [pc, #60]	; (db8c <rtc_nrf_isr+0x48>)
    return p_reg->INTENSET & mask;
    db4e:	4a10      	ldr	r2, [pc, #64]	; (db90 <rtc_nrf_isr+0x4c>)
    db50:	4618      	mov	r0, r3
    db52:	681d      	ldr	r5, [r3, #0]
    db54:	b104      	cbz	r4, db58 <rtc_nrf_isr+0x14>
				handler(chan, cc_val,
					cc_data[chan].user_context);
			}
		}
	}
}
    db56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    db58:	f8d2 1304 	ldr.w	r1, [r2, #772]	; 0x304
		if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan)) &&
    db5c:	03c9      	lsls	r1, r1, #15
    db5e:	d5fa      	bpl.n	db56 <rtc_nrf_isr+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    db60:	6831      	ldr	r1, [r6, #0]
    db62:	2900      	cmp	r1, #0
    db64:	d0f7      	beq.n	db56 <rtc_nrf_isr+0x12>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    db66:	6034      	str	r4, [r6, #0]
    db68:	6831      	ldr	r1, [r6, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    db6a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    db6e:	f8c2 1348 	str.w	r1, [r2, #840]	; 0x348
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    db72:	2401      	movs	r4, #1
    return p_reg->CC[ch];
    db74:	f8d2 1540 	ldr.w	r1, [r2, #1344]	; 0x540
			if (handler) {
    db78:	b125      	cbz	r5, db84 <rtc_nrf_isr+0x40>
				handler(chan, cc_val,
    db7a:	2000      	movs	r0, #0
    db7c:	685a      	ldr	r2, [r3, #4]
    db7e:	601f      	str	r7, [r3, #0]
    db80:	47a8      	blx	r5
    db82:	e7e3      	b.n	db4c <rtc_nrf_isr+0x8>
    db84:	6005      	str	r5, [r0, #0]
}
    db86:	e7e6      	b.n	db56 <rtc_nrf_isr+0x12>
    db88:	50015140 	.word	0x50015140
    db8c:	2000037c 	.word	0x2000037c
    db90:	50015000 	.word	0x50015000

0000db94 <sys_clock_driver_init>:

	atomic_or(&alloc_mask, BIT(chan));
}

int sys_clock_driver_init(const struct device *dev)
{
    db94:	b538      	push	{r3, r4, r5, lr}
    p_reg->PRESCALER = val;
    db96:	2400      	movs	r4, #0
    p_reg->INTENSET = mask;
    db98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    db9c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    p_reg->PRESCALER = val;
    dba0:	4d0d      	ldr	r5, [pc, #52]	; (dbd8 <sys_clock_driver_init+0x44>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
	}

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    dba2:	2101      	movs	r1, #1
    dba4:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    p_reg->INTENSET = mask;
    dba8:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    dbac:	4b0b      	ldr	r3, [pc, #44]	; (dbdc <sys_clock_driver_init+0x48>)
    dbae:	2015      	movs	r0, #21
    dbb0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    dbb4:	4622      	mov	r2, r4
    dbb6:	f000 fc6f 	bl	e498 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    dbba:	2015      	movs	r0, #21
    dbbc:	f000 fc4e 	bl	e45c <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    dbc0:	2301      	movs	r3, #1
    dbc2:	4a07      	ldr	r2, [pc, #28]	; (dbe0 <sys_clock_driver_init+0x4c>)
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		compare_set(0, counter() + CYC_PER_TICK,
			    sys_clock_timeout_handler, NULL);
	}

	z_nrf_clock_control_lf_on(mode);
    dbc4:	2002      	movs	r0, #2
    dbc6:	6013      	str	r3, [r2, #0]
	int_mask = BIT_MASK(CHAN_COUNT);
    dbc8:	4a06      	ldr	r2, [pc, #24]	; (dbe4 <sys_clock_driver_init+0x50>)
    dbca:	602b      	str	r3, [r5, #0]
    dbcc:	6013      	str	r3, [r2, #0]
	z_nrf_clock_control_lf_on(mode);
    dbce:	f7ff feab 	bl	d928 <z_nrf_clock_control_lf_on>

	return 0;
}
    dbd2:	4620      	mov	r0, r4
    dbd4:	bd38      	pop	{r3, r4, r5, pc}
    dbd6:	bf00      	nop
    dbd8:	50015000 	.word	0x50015000
    dbdc:	e000e100 	.word	0xe000e100
    dbe0:	50015008 	.word	0x50015008
    dbe4:	20000384 	.word	0x20000384

0000dbe8 <sys_clock_set_timeout>:

	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return;
	}

	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    dbe8:	4b13      	ldr	r3, [pc, #76]	; (dc38 <sys_clock_set_timeout+0x50>)
    dbea:	f1b0 3fff 	cmp.w	r0, #4294967295
    dbee:	bf08      	it	eq
    dbf0:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    dbf2:	3801      	subs	r0, #1
    dbf4:	2800      	cmp	r0, #0
    dbf6:	dd1c      	ble.n	dc32 <sys_clock_set_timeout+0x4a>
    dbf8:	4298      	cmp	r0, r3
    dbfa:	bfa8      	it	ge
    dbfc:	4618      	movge	r0, r3
     return p_reg->COUNTER;
    dbfe:	4b0f      	ldr	r3, [pc, #60]	; (dc3c <sys_clock_set_timeout+0x54>)
    dc00:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504

	uint32_t unannounced = counter_sub(counter(), last_count);
    dc04:	4b0e      	ldr	r3, [pc, #56]	; (dc40 <sys_clock_set_timeout+0x58>)
    dc06:	6819      	ldr	r1, [r3, #0]
	return (a - b) & COUNTER_MAX;
    dc08:	1a52      	subs	r2, r2, r1
	 * duration, then force an announce to avoid loss of a wrap
	 * event.  This can happen if new timeouts keep being set
	 * before the existing one triggers the interrupt.
	 */
	if (unannounced >= COUNTER_HALF_SPAN) {
		ticks = 0;
    dc0a:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
    dc0e:	bf18      	it	ne
    dc10:	2000      	movne	r0, #0
	return (a - b) & COUNTER_MAX;
    dc12:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
	}

	/* Get the cycles from last_count to the tick boundary after
	 * the requested ticks have passed starting now.
	 */
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    dc16:	3301      	adds	r3, #1
	cc_data[chan].callback = handler;
    dc18:	4a0a      	ldr	r2, [pc, #40]	; (dc44 <sys_clock_set_timeout+0x5c>)
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    dc1a:	4403      	add	r3, r0
	cc_data[chan].callback = handler;
    dc1c:	480a      	ldr	r0, [pc, #40]	; (dc48 <sys_clock_set_timeout+0x60>)
    dc1e:	6010      	str	r0, [r2, #0]
	cc_data[chan].user_context = user_data;
    dc20:	2000      	movs	r0, #0
    dc22:	6050      	str	r0, [r2, #4]
	set_absolute_alarm(chan, cc_value);
    dc24:	4a04      	ldr	r2, [pc, #16]	; (dc38 <sys_clock_set_timeout+0x50>)
    dc26:	4293      	cmp	r3, r2
    dc28:	bf94      	ite	ls
    dc2a:	18c9      	addls	r1, r1, r3
    dc2c:	1889      	addhi	r1, r1, r2
    dc2e:	f7ff bf3d 	b.w	daac <set_absolute_alarm>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    dc32:	2000      	movs	r0, #0
    dc34:	e7e3      	b.n	dbfe <sys_clock_set_timeout+0x16>
    dc36:	bf00      	nop
    dc38:	007fffff 	.word	0x007fffff
    dc3c:	50015000 	.word	0x50015000
    dc40:	20000388 	.word	0x20000388
    dc44:	2000037c 	.word	0x2000037c
    dc48:	0000da95 	.word	0x0000da95

0000dc4c <sys_clock_elapsed>:
    dc4c:	4b04      	ldr	r3, [pc, #16]	; (dc60 <sys_clock_elapsed+0x14>)
    dc4e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
{
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		return 0;
	}

	return counter_sub(counter(), last_count) / CYC_PER_TICK;
    dc52:	4b04      	ldr	r3, [pc, #16]	; (dc64 <sys_clock_elapsed+0x18>)
	return (a - b) & COUNTER_MAX;
    dc54:	681b      	ldr	r3, [r3, #0]
    dc56:	1ac0      	subs	r0, r0, r3
}
    dc58:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    dc5c:	4770      	bx	lr
    dc5e:	bf00      	nop
    dc60:	50015000 	.word	0x50015000
    dc64:	20000388 	.word	0x20000388

0000dc68 <adp536x_reg_read>:


static const struct device *i2c_dev;

static int adp536x_reg_read(uint8_t reg, uint8_t *buff)
{
    dc68:	4603      	mov	r3, r0
    dc6a:	b510      	push	{r4, lr}
    dc6c:	b088      	sub	sp, #32
    dc6e:	f88d 3007 	strb.w	r3, [sp, #7]
				 const void *write_buf, size_t num_write,
				 void *read_buf, size_t num_read)
{
	struct i2c_msg msg[2];

	msg[0].buf = (uint8_t *)write_buf;
    dc72:	f10d 0307 	add.w	r3, sp, #7
    dc76:	9302      	str	r3, [sp, #8]
	msg[0].len = num_write;
    dc78:	2301      	movs	r3, #1
	return i2c_reg_read_byte(i2c_dev, ADP536X_I2C_ADDR, reg, buff);
    dc7a:	4a09      	ldr	r2, [pc, #36]	; (dca0 <adp536x_reg_read+0x38>)
	msg[0].flags = I2C_MSG_WRITE;

	msg[1].buf = (uint8_t *)read_buf;
	msg[1].len = num_read;
    dc7c:	e9cd 1305 	strd	r1, r3, [sp, #20]
    dc80:	6810      	ldr	r0, [r2, #0]
	msg[0].len = num_write;
    dc82:	9303      	str	r3, [sp, #12]
	msg[0].flags = I2C_MSG_WRITE;
    dc84:	2200      	movs	r2, #0
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    dc86:	2307      	movs	r3, #7
	msg[0].flags = I2C_MSG_WRITE;
    dc88:	f88d 2010 	strb.w	r2, [sp, #16]
	msg[1].flags = I2C_MSG_RESTART | I2C_MSG_READ | I2C_MSG_STOP;
    dc8c:	f88d 301c 	strb.w	r3, [sp, #28]
	return api->transfer(dev, msgs, num_msgs, addr);
    dc90:	6883      	ldr	r3, [r0, #8]
    dc92:	2202      	movs	r2, #2
    dc94:	685c      	ldr	r4, [r3, #4]
    dc96:	a902      	add	r1, sp, #8
    dc98:	2346      	movs	r3, #70	; 0x46
    dc9a:	47a0      	blx	r4
}
    dc9c:	b008      	add	sp, #32
    dc9e:	bd10      	pop	{r4, pc}
    dca0:	2000038c 	.word	0x2000038c

0000dca4 <adp536x_reg_write_mask>:
}

static int adp536x_reg_write_mask(uint8_t reg_addr,
			       uint32_t mask,
			       uint8_t data)
{
    dca4:	b570      	push	{r4, r5, r6, lr}
    dca6:	b086      	sub	sp, #24
    dca8:	460e      	mov	r6, r1
	int err;
	uint8_t tmp;

	err = adp536x_reg_read(reg_addr, &tmp);
    dcaa:	f10d 0107 	add.w	r1, sp, #7
{
    dcae:	4605      	mov	r5, r0
    dcb0:	4614      	mov	r4, r2
	err = adp536x_reg_read(reg_addr, &tmp);
    dcb2:	f7ff ffd9 	bl	dc68 <adp536x_reg_read>
	if (err) {
    dcb6:	b9c0      	cbnz	r0, dcea <adp536x_reg_write_mask+0x46>
	return i2c_reg_write_byte(i2c_dev, ADP536X_I2C_ADDR, reg, val);
    dcb8:	4b0d      	ldr	r3, [pc, #52]	; (dcf0 <adp536x_reg_write_mask+0x4c>)
		return err;
	}

	tmp &= ~mask;
    dcba:	f89d 2007 	ldrb.w	r2, [sp, #7]
	return i2c_reg_write_byte(i2c_dev, ADP536X_I2C_ADDR, reg, val);
    dcbe:	6818      	ldr	r0, [r3, #0]
	msg.buf = (uint8_t *)buf;
    dcc0:	ab02      	add	r3, sp, #8
    dcc2:	9303      	str	r3, [sp, #12]
	msg.len = num_bytes;
    dcc4:	2302      	movs	r3, #2
	tmp &= ~mask;
    dcc6:	ea22 0206 	bic.w	r2, r2, r6
	tmp |= data;
    dcca:	4322      	orrs	r2, r4
    dccc:	f88d 2007 	strb.w	r2, [sp, #7]
 */
static inline int i2c_reg_write_byte(const struct device *dev,
				     uint16_t dev_addr,
				     uint8_t reg_addr, uint8_t value)
{
	uint8_t tx_buf[2] = {reg_addr, value};
    dcd0:	f88d 5008 	strb.w	r5, [sp, #8]
    dcd4:	f88d 2009 	strb.w	r2, [sp, #9]
	msg.len = num_bytes;
    dcd8:	9304      	str	r3, [sp, #16]
	msg.flags = I2C_MSG_WRITE | I2C_MSG_STOP;
    dcda:	f88d 3014 	strb.w	r3, [sp, #20]
	return api->transfer(dev, msgs, num_msgs, addr);
    dcde:	6883      	ldr	r3, [r0, #8]
    dce0:	2201      	movs	r2, #1
    dce2:	685c      	ldr	r4, [r3, #4]
    dce4:	a903      	add	r1, sp, #12
    dce6:	2346      	movs	r3, #70	; 0x46
    dce8:	47a0      	blx	r4

	return adp536x_reg_write(reg_addr, tmp);
}
    dcea:	b006      	add	sp, #24
    dcec:	bd70      	pop	{r4, r5, r6, pc}
    dcee:	bf00      	nop
    dcf0:	2000038c 	.word	0x2000038c

0000dcf4 <adp536x_init>:

	return 0;
}

int adp536x_init(const char *dev_name)
{
    dcf4:	b508      	push	{r3, lr}
    dcf6:	f002 fc6b 	bl	105d0 <z_impl_device_get_binding>
	i2c_dev = device_get_binding(dev_name);
    dcfa:	4b04      	ldr	r3, [pc, #16]	; (dd0c <adp536x_init+0x18>)
	if (i2c_dev == NULL) {
    dcfc:	2800      	cmp	r0, #0
	i2c_dev = device_get_binding(dev_name);
    dcfe:	6018      	str	r0, [r3, #0]
		return -ENODEV;
	}

	return 0;
}
    dd00:	bf0c      	ite	eq
    dd02:	f06f 0012 	mvneq.w	r0, #18
    dd06:	2000      	movne	r0, #0
    dd08:	bd08      	pop	{r3, pc}
    dd0a:	bf00      	nop
    dd0c:	2000038c 	.word	0x2000038c

0000dd10 <__NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
    dd10:	2800      	cmp	r0, #0
    dd12:	db0d      	blt.n	dd30 <__NVIC_DisableIRQ+0x20>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    dd14:	2201      	movs	r2, #1
    dd16:	0943      	lsrs	r3, r0, #5
    dd18:	f000 001f 	and.w	r0, r0, #31
    dd1c:	fa02 f000 	lsl.w	r0, r2, r0
    dd20:	4a04      	ldr	r2, [pc, #16]	; (dd34 <__NVIC_DisableIRQ+0x24>)
    dd22:	3320      	adds	r3, #32
    dd24:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    dd28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    dd2c:	f3bf 8f6f 	isb	sy
}
    dd30:	4770      	bx	lr
    dd32:	bf00      	nop
    dd34:	e000e100 	.word	0xe000e100

0000dd38 <config_regions>:
}
#endif /* CONFIG_ARM_FIRMWARE_HAS_SECURE_ENTRY_FUNCS */


static void config_regions(bool ram, size_t start, size_t end, uint32_t perm)
{
    dd38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	const size_t region_size = ram ? RAM_SECURE_ATTRIBUTION_REGION_SIZE
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    dd3a:	2800      	cmp	r0, #0
{
    dd3c:	461c      	mov	r4, r3
					: FLASH_SECURE_ATTRIBUTION_REGION_SIZE;
    dd3e:	bf14      	ite	ne
    dd40:	f44f 5300 	movne.w	r3, #8192	; 0x2000
    dd44:	f44f 4300 	moveq.w	r3, #32768	; 0x8000

	__ASSERT_NO_MSG(end >= start);
    dd48:	428a      	cmp	r2, r1
    dd4a:	d20b      	bcs.n	dd64 <config_regions+0x2c>
    dd4c:	2294      	movs	r2, #148	; 0x94
    dd4e:	4927      	ldr	r1, [pc, #156]	; (ddec <config_regions+0xb4>)
    dd50:	4827      	ldr	r0, [pc, #156]	; (ddf0 <config_regions+0xb8>)
    dd52:	f007 f8a5 	bl	14ea0 <printk>
    dd56:	2194      	movs	r1, #148	; 0x94
    dd58:	4824      	ldr	r0, [pc, #144]	; (ddec <config_regions+0xb4>)
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
	PRINT("\n");
}
    dd5a:	b003      	add	sp, #12
    dd5c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	__ASSERT_NO_MSG(end >= start);
    dd60:	f007 b96a 	b.w	15038 <assert_post_action>
	if (end <= start) {
    dd64:	d040      	beq.n	dde8 <config_regions+0xb0>
    dd66:	460d      	mov	r5, r1
    dd68:	4e22      	ldr	r6, [pc, #136]	; (ddf4 <config_regions+0xbc>)
		if (ram) {
    dd6a:	2800      	cmp	r0, #0
    dd6c:	d039      	beq.n	dde2 <config_regions+0xaa>
			NRF_SPU->RAMREGION[i].PERM = perm;
    dd6e:	f505 77e0 	add.w	r7, r5, #448	; 0x1c0
	for (size_t i = start; i < end; i++) {
    dd72:	3501      	adds	r5, #1
    dd74:	42aa      	cmp	r2, r5
			NRF_SPU->FLASHREGION[i].PERM = perm;
    dd76:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
	for (size_t i = start; i < end; i++) {
    dd7a:	d8f6      	bhi.n	dd6a <config_regions+0x32>
	PRINT("%02u %02u 0x%05x 0x%05x \t", start, end - 1,
    dd7c:	fb02 f003 	mul.w	r0, r2, r3
    dd80:	3a01      	subs	r2, #1
    dd82:	434b      	muls	r3, r1
    dd84:	9000      	str	r0, [sp, #0]
    dd86:	481c      	ldr	r0, [pc, #112]	; (ddf8 <config_regions+0xc0>)
    dd88:	f007 f88a 	bl	14ea0 <printk>
	PRINT("%s", perm & (ram ? SRAM_SECURE : FLASH_SECURE) ? "Secure\t\t" :
    dd8c:	4b1b      	ldr	r3, [pc, #108]	; (ddfc <config_regions+0xc4>)
    dd8e:	f014 0f10 	tst.w	r4, #16
    dd92:	491b      	ldr	r1, [pc, #108]	; (de00 <config_regions+0xc8>)
    dd94:	481b      	ldr	r0, [pc, #108]	; (de04 <config_regions+0xcc>)
    dd96:	bf08      	it	eq
    dd98:	4619      	moveq	r1, r3
    dd9a:	f007 f881 	bl	14ea0 <printk>
	PRINT("%c", perm & (ram ? SRAM_READ : FLASH_READ)  ? 'r' : '-');
    dd9e:	f014 0f04 	tst.w	r4, #4
    dda2:	bf14      	ite	ne
    dda4:	2172      	movne	r1, #114	; 0x72
    dda6:	212d      	moveq	r1, #45	; 0x2d
    dda8:	4817      	ldr	r0, [pc, #92]	; (de08 <config_regions+0xd0>)
    ddaa:	f007 f879 	bl	14ea0 <printk>
	PRINT("%c", perm & (ram ? SRAM_WRITE : FLASH_WRITE) ? 'w' : '-');
    ddae:	f014 0f02 	tst.w	r4, #2
    ddb2:	bf14      	ite	ne
    ddb4:	2177      	movne	r1, #119	; 0x77
    ddb6:	212d      	moveq	r1, #45	; 0x2d
    ddb8:	4813      	ldr	r0, [pc, #76]	; (de08 <config_regions+0xd0>)
    ddba:	f007 f871 	bl	14ea0 <printk>
	PRINT("%c", perm & (ram ? SRAM_EXEC : FLASH_EXEC)  ? 'x' : '-');
    ddbe:	f014 0f01 	tst.w	r4, #1
    ddc2:	bf0c      	ite	eq
    ddc4:	212d      	moveq	r1, #45	; 0x2d
    ddc6:	2178      	movne	r1, #120	; 0x78
    ddc8:	480f      	ldr	r0, [pc, #60]	; (de08 <config_regions+0xd0>)
    ddca:	f007 f869 	bl	14ea0 <printk>
	PRINT("%c", perm & (ram ? SRAM_LOCK : FLASH_LOCK)  ? 'l' : '-');
    ddce:	216c      	movs	r1, #108	; 0x6c
    ddd0:	480d      	ldr	r0, [pc, #52]	; (de08 <config_regions+0xd0>)
    ddd2:	f007 f865 	bl	14ea0 <printk>
	PRINT("\n");
    ddd6:	480d      	ldr	r0, [pc, #52]	; (de0c <config_regions+0xd4>)
}
    ddd8:	b003      	add	sp, #12
    ddda:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	PRINT("\n");
    ddde:	f007 b85f 	b.w	14ea0 <printk>
			NRF_SPU->FLASHREGION[i].PERM = perm;
    dde2:	f505 77c0 	add.w	r7, r5, #384	; 0x180
    dde6:	e7c4      	b.n	dd72 <config_regions+0x3a>
}
    dde8:	b003      	add	sp, #12
    ddea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ddec:	00015f7f 	.word	0x00015f7f
    ddf0:	00015e12 	.word	0x00015e12
    ddf4:	50003000 	.word	0x50003000
    ddf8:	00015fa0 	.word	0x00015fa0
    ddfc:	00015f73 	.word	0x00015f73
    de00:	00015f6a 	.word	0x00015f6a
    de04:	00016151 	.word	0x00016151
    de08:	00015fba 	.word	0x00015fba
    de0c:	00016ae5 	.word	0x00016ae5

0000de10 <spm_jump>:
	tz_nonsecure_fpu_access_enable();
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */
}

void spm_jump(void)
{
    de10:	b530      	push	{r4, r5, lr}
	 * The assumption is that the MSP is located at VTOR_NS[0].
	 */
	uint32_t *vtor_ns = (uint32_t *)NON_SECURE_APP_ADDRESS;

	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    de12:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
{
    de16:	b085      	sub	sp, #20
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
    de18:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    de1c:	4825      	ldr	r0, [pc, #148]	; (deb4 <spm_jump+0xa4>)
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    de1e:	4d26      	ldr	r5, [pc, #152]	; (deb8 <spm_jump+0xa8>)
	PRINT("SPM: NS image at 0x%x\n", (uint32_t)vtor_ns);
    de20:	f007 f83e 	bl	14ea0 <printk>
	PRINT("SPM: NS MSP at 0x%x\n", vtor_ns[0]);
    de24:	6821      	ldr	r1, [r4, #0]
    de26:	4825      	ldr	r0, [pc, #148]	; (debc <spm_jump+0xac>)
    de28:	f007 f83a 	bl	14ea0 <printk>
	PRINT("SPM: NS reset vector at 0x%x\n", vtor_ns[1]);
    de2c:	6829      	ldr	r1, [r5, #0]
    de2e:	4824      	ldr	r0, [pc, #144]	; (dec0 <spm_jump+0xb0>)
    de30:	f007 f836 	bl	14ea0 <printk>

	/* Configure Non-Secure stack */
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    de34:	2210      	movs	r2, #16
    de36:	2100      	movs	r1, #0
    de38:	4668      	mov	r0, sp
    de3a:	f007 fa98 	bl	1536e <memset>
		.vtor_ns = (uint32_t)vtor_ns,
		.msp_ns = vtor_ns[0],
    de3e:	6823      	ldr	r3, [r4, #0]
	tz_nonsecure_state_setup(spm_ns_conf);
    de40:	4668      	mov	r0, sp
	tz_nonsecure_setup_conf_t spm_ns_conf = {
    de42:	9300      	str	r3, [sp, #0]
    de44:	9402      	str	r4, [sp, #8]
	tz_nonsecure_state_setup(spm_ns_conf);
    de46:	f000 ff19 	bl	ec7c <tz_nonsecure_state_setup>
	tz_nonsecure_exception_prio_config(1);
    de4a:	2001      	movs	r0, #1
    de4c:	f000 ff46 	bl	ecdc <tz_nonsecure_exception_prio_config>
	tz_nbanked_exception_target_state_set(0);
    de50:	2000      	movs	r0, #0
    de52:	f000 ff2f 	bl	ecb4 <tz_nbanked_exception_target_state_set>
	tz_nonsecure_system_reset_req_block(
    de56:	2000      	movs	r0, #0
    de58:	f000 ff54 	bl	ed04 <tz_nonsecure_system_reset_req_block>
	tz_sau_configure(0, 1);
    de5c:	2101      	movs	r1, #1
    de5e:	2000      	movs	r0, #0
    de60:	f000 ff6e 	bl	ed40 <tz_sau_configure>
	tz_nonsecure_fpu_access_enable();
    de64:	f000 ff62 	bl	ed2c <tz_nonsecure_fpu_access_enable>
	/* Generate function pointer for Non-Secure function call. */
	TZ_NONSECURE_FUNC_PTR_DECLARE(reset_ns);
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);

	if (TZ_NONSECURE_FUNC_PTR_IS_NS(reset_ns)) {
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    de68:	4816      	ldr	r0, [pc, #88]	; (dec4 <spm_jump+0xb4>)
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    de6a:	682c      	ldr	r4, [r5, #0]
		PRINT("SPM: prepare to jump to Non-Secure image.\n");
    de6c:	f007 f818 	bl	14ea0 <printk>
	NVIC_DisableIRQ(id);
    de70:	2008      	movs	r0, #8
    de72:	f7ff ff4d 	bl	dd10 <__NVIC_DisableIRQ>
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    de76:	4a14      	ldr	r2, [pc, #80]	; (dec8 <spm_jump+0xb8>)
	reset_ns = TZ_NONSECURE_FUNC_PTR_CREATE(vtor_ns[1]);
    de78:	f024 0401 	bic.w	r4, r4, #1
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    de7c:	f8d2 3820 	ldr.w	r3, [r2, #2080]	; 0x820
	return present && (usel || split);
    de80:	2b00      	cmp	r3, #0
    de82:	da07      	bge.n	de94 <spm_jump+0x84>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    de84:	f003 0303 	and.w	r3, r3, #3
	return present && (usel || split);
    de88:	3b02      	subs	r3, #2
    de8a:	2b01      	cmp	r3, #1
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    de8c:	bf9c      	itt	ls
    de8e:	4b0f      	ldrls	r3, [pc, #60]	; (decc <spm_jump+0xbc>)
    de90:	f8c2 3820 	strls.w	r3, [r2, #2080]	; 0x820
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
    de94:	2101      	movs	r1, #1
    de96:	2008      	movs	r0, #8
    de98:	f007 f9af 	bl	151fa <irq_target_state_set>
  __ASM volatile ("dsb 0xF":::"memory");
    de9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    dea0:	f3bf 8f6f 	isb	sy

		__DSB();
		__ISB();

		/* Jump to Non-Secure firmware */
		reset_ns();
    dea4:	0864      	lsrs	r4, r4, #1
    dea6:	0064      	lsls	r4, r4, #1
    dea8:	4620      	mov	r0, r4
    deaa:	4621      	mov	r1, r4
    deac:	4622      	mov	r2, r4
    deae:	4623      	mov	r3, r4
    deb0:	f7fe fc42 	bl	c738 <__gnu_cmse_nonsecure_call>

		CODE_UNREACHABLE;
    deb4:	00015fbd 	.word	0x00015fbd
    deb8:	0001c204 	.word	0x0001c204
    debc:	00015fd4 	.word	0x00015fd4
    dec0:	00015fe9 	.word	0x00015fe9
    dec4:	00016007 	.word	0x00016007
    dec8:	50003000 	.word	0x50003000
    decc:	80000100 	.word	0x80000100

0000ded0 <spm_config>:
		      (uint32_t)reset_ns);
	}
}

void spm_config(void)
{
    ded0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("Flash regions\t\tDomain\t\tPermissions\n");
    ded4:	485e      	ldr	r0, [pc, #376]	; (e050 <spm_config+0x180>)
    ded6:	f006 ffe3 	bl	14ea0 <printk>
	config_regions(false, 0, NON_SECURE_FLASH_REGION_INDEX,
    deda:	2100      	movs	r1, #0
    dedc:	f240 1317 	movw	r3, #279	; 0x117
    dee0:	4608      	mov	r0, r1
    dee2:	2203      	movs	r2, #3
    dee4:	f7ff ff28 	bl	dd38 <config_regions>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    dee8:	4d5a      	ldr	r5, [pc, #360]	; (e054 <spm_config+0x184>)
	config_regions(false, NON_SECURE_FLASH_REGION_INDEX,
    deea:	f240 1307 	movw	r3, #263	; 0x107
    deee:	2220      	movs	r2, #32
    def0:	2103      	movs	r1, #3
    def2:	2000      	movs	r0, #0
    def4:	f7ff ff20 	bl	dd38 <config_regions>
	PRINT("\n");
    def8:	4857      	ldr	r0, [pc, #348]	; (e058 <spm_config+0x188>)
    defa:	f006 ffd1 	bl	14ea0 <printk>
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    defe:	f3c5 040e 	ubfx	r4, r5, #0, #15
	__ASSERT((uint32_t)__sg_size <= nsc_size,
    df02:	4b56      	ldr	r3, [pc, #344]	; (e05c <spm_config+0x18c>)
	uint32_t nsc_size = FLASH_NSC_SIZE_FROM_ADDR(__sg_start);
    df04:	f5c4 4400 	rsb	r4, r4, #32768	; 0x8000
	__ASSERT((uint32_t)__sg_size <= nsc_size,
    df08:	429c      	cmp	r4, r3
    df0a:	d208      	bcs.n	df1e <spm_config+0x4e>
    df0c:	4954      	ldr	r1, [pc, #336]	; (e060 <spm_config+0x190>)
    df0e:	4855      	ldr	r0, [pc, #340]	; (e064 <spm_config+0x194>)
    df10:	2282      	movs	r2, #130	; 0x82
    df12:	f006 ffc5 	bl	14ea0 <printk>
    df16:	2182      	movs	r1, #130	; 0x82
    df18:	4851      	ldr	r0, [pc, #324]	; (e060 <spm_config+0x190>)
    df1a:	f007 f88d 	bl	15038 <assert_post_action>
                                            uint8_t            flash_nsc_id,
                                            nrf_spu_nsc_size_t flash_nsc_size,
                                            uint8_t            region_number,
                                            bool               lock_conf)
{
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].REGION & SPU_FLASHNSC_REGION_LOCK_Msk));
    df1e:	4e52      	ldr	r6, [pc, #328]	; (e068 <spm_config+0x198>)
	nrf_spu_flashnsc_set(NRF_SPU, 0, FLASH_NSC_SIZE_REG(nsc_size),
    df20:	f3c4 1443 	ubfx	r4, r4, #5, #4
    df24:	f8d6 2500 	ldr.w	r2, [r6, #1280]	; 0x500
    df28:	f3c5 35c4 	ubfx	r5, r5, #15, #5
    df2c:	05d2      	lsls	r2, r2, #23
    df2e:	d50a      	bpl.n	df46 <spm_config+0x76>
    df30:	494e      	ldr	r1, [pc, #312]	; (e06c <spm_config+0x19c>)
    df32:	484c      	ldr	r0, [pc, #304]	; (e064 <spm_config+0x194>)
    df34:	f44f 72bd 	mov.w	r2, #378	; 0x17a
    df38:	f006 ffb2 	bl	14ea0 <printk>
    df3c:	f44f 71bd 	mov.w	r1, #378	; 0x17a
    df40:	484a      	ldr	r0, [pc, #296]	; (e06c <spm_config+0x19c>)
    df42:	f007 f879 	bl	15038 <assert_post_action>
    NRFX_ASSERT(!(p_reg->FLASHNSC[flash_nsc_id].SIZE & SPU_FLASHNSC_SIZE_LOCK_Msk));
    df46:	f8d6 3504 	ldr.w	r3, [r6, #1284]	; 0x504
    df4a:	05db      	lsls	r3, r3, #23
    df4c:	d50a      	bpl.n	df64 <spm_config+0x94>
    df4e:	4947      	ldr	r1, [pc, #284]	; (e06c <spm_config+0x19c>)
    df50:	4844      	ldr	r0, [pc, #272]	; (e064 <spm_config+0x194>)
    df52:	f240 127b 	movw	r2, #379	; 0x17b
    df56:	f006 ffa3 	bl	14ea0 <printk>
    df5a:	f240 117b 	movw	r1, #379	; 0x17b
    df5e:	4843      	ldr	r0, [pc, #268]	; (e06c <spm_config+0x19c>)
    df60:	f007 f86a 	bl	15038 <assert_post_action>

    p_reg->FLASHNSC[flash_nsc_id].REGION = (uint32_t)region_number |
    df64:	4b40      	ldr	r3, [pc, #256]	; (e068 <spm_config+0x198>)
	PRINT("Non-secure callable region 0 placed in flash region %d with size %d.\n",
    df66:	4842      	ldr	r0, [pc, #264]	; (e070 <spm_config+0x1a0>)
    df68:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
        (lock_conf ? SPU_FLASHNSC_REGION_LOCK_Msk : 0);
    p_reg->FLASHNSC[flash_nsc_id].SIZE = (uint32_t)flash_nsc_size |
    df6c:	f8c3 4504 	str.w	r4, [r3, #1284]	; 0x504
    df70:	f8d3 1500 	ldr.w	r1, [r3, #1280]	; 0x500
    df74:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
    df78:	0152      	lsls	r2, r2, #5
    df7a:	f006 ff91 	bl	14ea0 <printk>
	PRINT("\n");
    df7e:	4836      	ldr	r0, [pc, #216]	; (e058 <spm_config+0x188>)
    df80:	f006 ff8e 	bl	14ea0 <printk>
	int err = spm_secure_services_init();
    df84:	f000 f8ae 	bl	e0e4 <spm_secure_services_init>
	if (err != 0) {
    df88:	4601      	mov	r1, r0
    df8a:	b110      	cbz	r0, df92 <spm_config+0xc2>
		PRINT("Could not initialize secure services (err %d).\n", err);
    df8c:	4839      	ldr	r0, [pc, #228]	; (e074 <spm_config+0x1a4>)
    df8e:	f006 ff87 	bl	14ea0 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    df92:	2400      	movs	r4, #0
	PRINT("SRAM region\t\tDomain\t\tPermissions\n");
    df94:	4838      	ldr	r0, [pc, #224]	; (e078 <spm_config+0x1a8>)
    df96:	f006 ff83 	bl	14ea0 <printk>
	config_regions(true, 0, NON_SECURE_RAM_REGION_INDEX,
    df9a:	f240 1317 	movw	r3, #279	; 0x117
    df9e:	2208      	movs	r2, #8
    dfa0:	2100      	movs	r1, #0
    dfa2:	2001      	movs	r0, #1
    dfa4:	f7ff fec8 	bl	dd38 <config_regions>
	NRF_SPU->DPPI[0].PERM = mask;
    dfa8:	4d2f      	ldr	r5, [pc, #188]	; (e068 <spm_config+0x198>)
	config_regions(true, NON_SECURE_RAM_REGION_INDEX,
    dfaa:	f240 1307 	movw	r3, #263	; 0x107
    dfae:	2220      	movs	r2, #32
    dfb0:	2108      	movs	r1, #8
    dfb2:	2001      	movs	r0, #1
    dfb4:	f7ff fec0 	bl	dd38 <config_regions>
	PRINT("\n");
    dfb8:	4827      	ldr	r0, [pc, #156]	; (e058 <spm_config+0x188>)
    dfba:	f006 ff71 	bl	14ea0 <printk>
	NRF_SPU->DPPI[0].PERM = mask;
    dfbe:	f8c5 4480 	str.w	r4, [r5, #1152]	; 0x480
	PRINT("Peripheral\t\tDomain\t\tStatus\n");
    dfc2:	482e      	ldr	r0, [pc, #184]	; (e07c <spm_config+0x1ac>)
    dfc4:	f006 ff6c 	bl	14ea0 <printk>
		PRINT("%02u %-21s%s", i, periph[i].name,
    dfc8:	4e2d      	ldr	r6, [pc, #180]	; (e080 <spm_config+0x1b0>)
		NRF_SPU->GPIOPORT[0].PERM = 0;
    dfca:	f8c5 44c0 	str.w	r4, [r5, #1216]	; 0x4c0
		PRINT("%02u %-21s%s", i, periph[i].name,
    dfce:	4f2d      	ldr	r7, [pc, #180]	; (e084 <spm_config+0x1b4>)
    dfd0:	4d2d      	ldr	r5, [pc, #180]	; (e088 <spm_config+0x1b8>)
    dfd2:	f8df 80c4 	ldr.w	r8, [pc, #196]	; e098 <spm_config+0x1c8>
    dfd6:	f895 9005 	ldrb.w	r9, [r5, #5]
    dfda:	4621      	mov	r1, r4
    dfdc:	f1b9 0f00 	cmp.w	r9, #0
    dfe0:	bf14      	ite	ne
    dfe2:	4633      	movne	r3, r6
    dfe4:	463b      	moveq	r3, r7
    dfe6:	4640      	mov	r0, r8
    dfe8:	682a      	ldr	r2, [r5, #0]
    dfea:	f006 ff59 	bl	14ea0 <printk>
		if (!periph[i].nonsecure) {
    dfee:	f1b9 0f00 	cmp.w	r9, #0
    dff2:	d10c      	bne.n	e00e <spm_config+0x13e>
			PRINT("\tSKIP\n");
    dff4:	4825      	ldr	r0, [pc, #148]	; (e08c <spm_config+0x1bc>)
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    dff6:	3401      	adds	r4, #1
			PRINT("\tOK\n");
    dff8:	f006 ff52 	bl	14ea0 <printk>
	for (size_t i = 0; i < ARRAY_SIZE(periph); i++) {
    dffc:	2c1c      	cmp	r4, #28
    dffe:	f105 0508 	add.w	r5, r5, #8
    e002:	d1e8      	bne.n	dfd6 <spm_config+0x106>
	PRINT("\n");
    e004:	4814      	ldr	r0, [pc, #80]	; (e058 <spm_config+0x188>)
	spm_config_flash();
	spm_config_sram();
	spm_config_peripherals();
}
    e006:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	PRINT("\n");
    e00a:	f006 bf49 	b.w	14ea0 <printk>
		err = spm_config_peripheral(periph[i].id, false);
    e00e:	f895 9004 	ldrb.w	r9, [r5, #4]
	NVIC_DisableIRQ(id);
    e012:	f995 0004 	ldrsb.w	r0, [r5, #4]
    e016:	f7ff fe7b 	bl	dd10 <__NVIC_DisableIRQ>
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    e01a:	ea4f 0389 	mov.w	r3, r9, lsl #2
    e01e:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
    e022:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    e026:	f1b9 0f31 	cmp.w	r9, #49	; 0x31
	const uint32_t perm = NRF_SPU->PERIPHID[id].PERM;
    e02a:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
	if (id == NRFX_PERIPHERAL_ID_GET(NRF_GPIOTE1_NS)) {
    e02e:	d006      	beq.n	e03e <spm_config+0x16e>
	return present && (usel || split);
    e030:	2a00      	cmp	r2, #0
    e032:	da07      	bge.n	e044 <spm_config+0x174>
	bool usel = (perm & SPU_PERIPHID_PERM_SECUREMAPPING_Msk) ==
    e034:	f002 0203 	and.w	r2, r2, #3
	return present && (usel || split);
    e038:	3a02      	subs	r2, #2
    e03a:	2a01      	cmp	r2, #1
    e03c:	d802      	bhi.n	e044 <spm_config+0x174>
		NRF_SPU->PERIPHID[id].PERM = PERIPH_PRESENT | PERIPH_NONSEC |
    e03e:	4a14      	ldr	r2, [pc, #80]	; (e090 <spm_config+0x1c0>)
    e040:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	irq_target_state_set(id, IRQ_TARGET_STATE_NON_SECURE);
    e044:	2101      	movs	r1, #1
    e046:	4648      	mov	r0, r9
    e048:	f007 f8d7 	bl	151fa <irq_target_state_set>
			PRINT("\tOK\n");
    e04c:	4811      	ldr	r0, [pc, #68]	; (e094 <spm_config+0x1c4>)
    e04e:	e7d2      	b.n	dff6 <spm_config+0x126>
    e050:	0001603d 	.word	0x0001603d
    e054:	00017fe0 	.word	0x00017fe0
    e058:	00016ae5 	.word	0x00016ae5
    e05c:	00000020 	.word	0x00000020
    e060:	00015f7f 	.word	0x00015f7f
    e064:	00015e12 	.word	0x00015e12
    e068:	50003000 	.word	0x50003000
    e06c:	00016061 	.word	0x00016061
    e070:	00016093 	.word	0x00016093
    e074:	000160d9 	.word	0x000160d9
    e078:	00016109 	.word	0x00016109
    e07c:	0001612b 	.word	0x0001612b
    e080:	00016032 	.word	0x00016032
    e084:	00015f77 	.word	0x00015f77
    e088:	00015a90 	.word	0x00015a90
    e08c:	00016154 	.word	0x00016154
    e090:	80000100 	.word	0x80000100
    e094:	0001615b 	.word	0x0001615b
    e098:	00016147 	.word	0x00016147

0000e09c <fw_info_find>:
 *                              at the allowed offsets from firmware_address.
 *
 * @return  A pointer to the fw_info struct if found. Otherwise NULL.
 */
static inline const struct fw_info *fw_info_find(uint32_t firmware_address)
{
    e09c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e0a0:	4607      	mov	r7, r0
	const struct fw_info *finfo;

	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    e0a2:	2600      	movs	r6, #0
{
    e0a4:	b085      	sub	sp, #20
    e0a6:	f8df 9034 	ldr.w	r9, [pc, #52]	; e0dc <fw_info_find+0x40>
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    e0aa:	f8df 8034 	ldr.w	r8, [pc, #52]	; e0e0 <fw_info_find+0x44>
    e0ae:	ad01      	add	r5, sp, #4
		finfo = fw_info_check(firmware_address +
						fw_info_allowed_offsets[i]);
    e0b0:	f859 4b04 	ldr.w	r4, [r9], #4
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    e0b4:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
	finfo = (const struct fw_info *)(fw_info_addr);
    e0b8:	443c      	add	r4, r7
	const uint32_t fw_info_magic[] = {FIRMWARE_INFO_MAGIC};
    e0ba:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	if (memcmp(finfo->magic, fw_info_magic, CONFIG_FW_INFO_MAGIC_LEN)
    e0be:	220c      	movs	r2, #12
    e0c0:	4629      	mov	r1, r5
    e0c2:	4620      	mov	r0, r4
    e0c4:	f007 f901 	bl	152ca <memcmp>
    e0c8:	b900      	cbnz	r0, e0cc <fw_info_find+0x30>
		if (finfo) {
    e0ca:	b91c      	cbnz	r4, e0d4 <fw_info_find+0x38>
	for (uint32_t i = 0; i < FW_INFO_OFFSET_COUNT; i++) {
    e0cc:	3601      	adds	r6, #1
    e0ce:	2e05      	cmp	r6, #5
    e0d0:	d1ee      	bne.n	e0b0 <fw_info_find+0x14>
			return finfo;
		}
	}
	return NULL;
    e0d2:	2400      	movs	r4, #0
}
    e0d4:	4620      	mov	r0, r4
    e0d6:	b005      	add	sp, #20
    e0d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    e0dc:	00015b70 	.word	0x00015b70
    e0e0:	00015a00 	.word	0x00015a00

0000e0e4 <spm_secure_services_init>:
int spm_secure_services_init(void)
{
	int err = 0;

#ifdef CONFIG_SPM_SERVICE_RNG
	err = nrf_cc3xx_platform_ctr_drbg_init(&ctr_drbg_ctx, NULL, 0);
    e0e4:	2200      	movs	r2, #0
    e0e6:	4802      	ldr	r0, [pc, #8]	; (e0f0 <spm_secure_services_init+0xc>)
    e0e8:	4611      	mov	r1, r2
    e0ea:	f004 ba3b 	b.w	12564 <nrf_cc3xx_platform_ctr_drbg_init>
    e0ee:	bf00      	nop
    e0f0:	20000390 	.word	0x20000390

0000e0f4 <__acle_se_spm_request_read_nse>:
};


__TZ_NONSECURE_ENTRY_FUNC
int spm_request_read_nse(void *destination, uint32_t addr, size_t len)
{
    e0f4:	b570      	push	{r4, r5, r6, lr}
    e0f6:	460c      	mov	r4, r1
    e0f8:	4615      	mov	r5, r2
		 .size = FICR_PUBLIC_SIZE},
		{.start = FICR_RESTRICTED_ADDR,
		 .size = FICR_RESTRICTED_SIZE},
	};

	if (destination == NULL || len <= 0) {
    e0fa:	4606      	mov	r6, r0
    e0fc:	b950      	cbnz	r0, e114 <__acle_se_spm_request_read_nse+0x20>
		return -EINVAL;
    e0fe:	f06f 0015 	mvn.w	r0, #21
			return 0;
		}
	}

	return -EPERM;
}
    e102:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    e106:	4671      	mov	r1, lr
    e108:	4672      	mov	r2, lr
    e10a:	4673      	mov	r3, lr
    e10c:	46f4      	mov	ip, lr
    e10e:	f38e 8c00 	msr	CPSR_fs, lr
    e112:	4774      	bxns	lr
	if (destination == NULL || len <= 0) {
    e114:	2a00      	cmp	r2, #0
    e116:	d0f2      	beq.n	e0fe <__acle_se_spm_request_read_nse+0xa>
	return arm_cmse_addr_is_secure(ptr) == 1;
    e118:	f007 f8b6 	bl	15288 <arm_cmse_addr_is_secure>
	if (ptr_in_secure_area((intptr_t)destination)) {
    e11c:	2801      	cmp	r0, #1
    e11e:	d0ee      	beq.n	e0fe <__acle_se_spm_request_read_nse+0xa>
		if (addr >= start && addr + len <= start + size) {
    e120:	f5b4 4f40 	cmp.w	r4, #49152	; 0xc000
    e124:	d317      	bcc.n	e156 <__acle_se_spm_request_read_nse+0x62>
    e126:	192b      	adds	r3, r5, r4
    e128:	f5b3 4f42 	cmp.w	r3, #49664	; 0xc200
    e12c:	d906      	bls.n	e13c <__acle_se_spm_request_read_nse+0x48>
    e12e:	4a0b      	ldr	r2, [pc, #44]	; (e15c <__acle_se_spm_request_read_nse+0x68>)
    e130:	4294      	cmp	r4, r2
    e132:	d90a      	bls.n	e14a <__acle_se_spm_request_read_nse+0x56>
    e134:	f602 221d 	addw	r2, r2, #2589	; 0xa1d
    e138:	4293      	cmp	r3, r2
    e13a:	d809      	bhi.n	e150 <__acle_se_spm_request_read_nse+0x5c>
			memcpy(destination, (const void *)addr, len);
    e13c:	462a      	mov	r2, r5
    e13e:	4621      	mov	r1, r4
    e140:	4630      	mov	r0, r6
    e142:	f007 f8e9 	bl	15318 <memcpy>
			return 0;
    e146:	2000      	movs	r0, #0
    e148:	e7db      	b.n	e102 <__acle_se_spm_request_read_nse+0xe>
		if (addr >= start && addr + len <= start + size) {
    e14a:	4a05      	ldr	r2, [pc, #20]	; (e160 <__acle_se_spm_request_read_nse+0x6c>)
    e14c:	4294      	cmp	r4, r2
    e14e:	d902      	bls.n	e156 <__acle_se_spm_request_read_nse+0x62>
    e150:	4a04      	ldr	r2, [pc, #16]	; (e164 <__acle_se_spm_request_read_nse+0x70>)
    e152:	4293      	cmp	r3, r2
    e154:	d9f2      	bls.n	e13c <__acle_se_spm_request_read_nse+0x48>
	return -EPERM;
    e156:	f04f 30ff 	mov.w	r0, #4294967295
    e15a:	e7d2      	b.n	e102 <__acle_se_spm_request_read_nse+0xe>
    e15c:	00ff0203 	.word	0x00ff0203
    e160:	00ff012f 	.word	0x00ff012f
    e164:	00ff0138 	.word	0x00ff0138

0000e168 <__acle_se_spm_request_random_number_nse>:


#ifdef CONFIG_SPM_SERVICE_RNG
__TZ_NONSECURE_ENTRY_FUNC
int spm_request_random_number_nse(uint8_t *output, size_t len, size_t *olen)
{
    e168:	b570      	push	{r4, r5, r6, lr}
    e16a:	4606      	mov	r6, r0
    e16c:	460d      	mov	r5, r1
    e16e:	4614      	mov	r4, r2
	return arm_cmse_addr_is_secure(ptr) == 1;
    e170:	f007 f88a 	bl	15288 <arm_cmse_addr_is_secure>
	int err = -EINVAL;

	if (ptr_in_secure_area((intptr_t)output) ||
    e174:	2801      	cmp	r0, #1
    e176:	d00d      	beq.n	e194 <__acle_se_spm_request_random_number_nse+0x2c>
	return arm_cmse_addr_is_secure(ptr) == 1;
    e178:	4620      	mov	r0, r4
    e17a:	f007 f885 	bl	15288 <arm_cmse_addr_is_secure>
	if (ptr_in_secure_area((intptr_t)output) ||
    e17e:	2801      	cmp	r0, #1
    e180:	d008      	beq.n	e194 <__acle_se_spm_request_random_number_nse+0x2c>
	    ptr_in_secure_area((intptr_t)olen)) {
		return -EINVAL;
	}

	err = nrf_cc3xx_platform_ctr_drbg_get(&ctr_drbg_ctx, output, len, olen);
    e182:	4623      	mov	r3, r4
    e184:	462a      	mov	r2, r5
    e186:	4631      	mov	r1, r6
    e188:	4808      	ldr	r0, [pc, #32]	; (e1ac <__acle_se_spm_request_random_number_nse+0x44>)
    e18a:	f004 fa1f 	bl	125cc <nrf_cc3xx_platform_ctr_drbg_get>
	if (*olen != len) {
    e18e:	6823      	ldr	r3, [r4, #0]
    e190:	42ab      	cmp	r3, r5
    e192:	d001      	beq.n	e198 <__acle_se_spm_request_random_number_nse+0x30>
		return -EINVAL;
    e194:	f06f 0015 	mvn.w	r0, #21
	}

	return err;
}
    e198:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    e19c:	4671      	mov	r1, lr
    e19e:	4672      	mov	r2, lr
    e1a0:	4673      	mov	r3, lr
    e1a2:	46f4      	mov	ip, lr
    e1a4:	f38e 8c00 	msr	CPSR_fs, lr
    e1a8:	4774      	bxns	lr
    e1aa:	bf00      	nop
    e1ac:	20000390 	.word	0x20000390

0000e1b0 <__acle_se_spm_s0_active>:
#endif /* CONFIG_SPM_SERVICE_RNG */

#ifdef CONFIG_SPM_SERVICE_S0_ACTIVE
__TZ_NONSECURE_ENTRY_FUNC
int spm_s0_active(uint32_t s0_address, uint32_t s1_address, bool *s0_active)
{
    e1b0:	b570      	push	{r4, r5, r6, lr}
    e1b2:	4605      	mov	r5, r0
	return arm_cmse_addr_is_secure(ptr) == 1;
    e1b4:	4610      	mov	r0, r2
{
    e1b6:	460e      	mov	r6, r1
    e1b8:	4614      	mov	r4, r2
	return arm_cmse_addr_is_secure(ptr) == 1;
    e1ba:	f007 f865 	bl	15288 <arm_cmse_addr_is_secure>
	const struct fw_info *s0;
	const struct fw_info *s1;
	bool s0_valid;
	bool s1_valid;

	if (ptr_in_secure_area((intptr_t)s0_active)) {
    e1be:	2801      	cmp	r0, #1
    e1c0:	d10a      	bne.n	e1d8 <__acle_se_spm_s0_active+0x28>
		return -EINVAL;
    e1c2:	f06f 0015 	mvn.w	r0, #21
	} else {
		*s0_active = s0->version >= s1->version;
	}

	return 0;
}
    e1c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    e1ca:	4671      	mov	r1, lr
    e1cc:	4672      	mov	r2, lr
    e1ce:	4673      	mov	r3, lr
    e1d0:	46f4      	mov	ip, lr
    e1d2:	f38e 8c00 	msr	CPSR_fs, lr
    e1d6:	4774      	bxns	lr
	s0 = fw_info_find(s0_address);
    e1d8:	4628      	mov	r0, r5
    e1da:	f7ff ff5f 	bl	e09c <fw_info_find>
    e1de:	4605      	mov	r5, r0
	s1 = fw_info_find(s1_address);
    e1e0:	4630      	mov	r0, r6
    e1e2:	f7ff ff5b 	bl	e09c <fw_info_find>
    e1e6:	4603      	mov	r3, r0
	s0_valid = (s0 != NULL) && (s0->valid == CONFIG_FW_INFO_VALID_VAL);
    e1e8:	b1cd      	cbz	r5, e21e <__acle_se_spm_s0_active+0x6e>
    e1ea:	6a29      	ldr	r1, [r5, #32]
    e1ec:	4a0e      	ldr	r2, [pc, #56]	; (e228 <__acle_se_spm_s0_active+0x78>)
    e1ee:	4291      	cmp	r1, r2
    e1f0:	d115      	bne.n	e21e <__acle_se_spm_s0_active+0x6e>
	s1_valid = (s1 != NULL) && (s1->valid == CONFIG_FW_INFO_VALID_VAL);
    e1f2:	b148      	cbz	r0, e208 <__acle_se_spm_s0_active+0x58>
	s0_valid = (s0 != NULL) && (s0->valid == CONFIG_FW_INFO_VALID_VAL);
    e1f4:	2001      	movs	r0, #1
	s1_valid = (s1 != NULL) && (s1->valid == CONFIG_FW_INFO_VALID_VAL);
    e1f6:	6a19      	ldr	r1, [r3, #32]
    e1f8:	4a0b      	ldr	r2, [pc, #44]	; (e228 <__acle_se_spm_s0_active+0x78>)
    e1fa:	4291      	cmp	r1, r2
    e1fc:	d102      	bne.n	e204 <__acle_se_spm_s0_active+0x54>
	} else if (!s0_valid) {
    e1fe:	b938      	cbnz	r0, e210 <__acle_se_spm_s0_active+0x60>
		*s0_active = false;
    e200:	7020      	strb	r0, [r4, #0]
    e202:	e7e0      	b.n	e1c6 <__acle_se_spm_s0_active+0x16>
	if (!s1_valid && !s0_valid) {
    e204:	2800      	cmp	r0, #0
    e206:	d0dc      	beq.n	e1c2 <__acle_se_spm_s0_active+0x12>
		*s0_active = true;
    e208:	2301      	movs	r3, #1
	return 0;
    e20a:	2000      	movs	r0, #0
		*s0_active = s0->version >= s1->version;
    e20c:	7023      	strb	r3, [r4, #0]
    e20e:	e7da      	b.n	e1c6 <__acle_se_spm_s0_active+0x16>
    e210:	695b      	ldr	r3, [r3, #20]
    e212:	696a      	ldr	r2, [r5, #20]
    e214:	429a      	cmp	r2, r3
    e216:	bf34      	ite	cc
    e218:	2300      	movcc	r3, #0
    e21a:	2301      	movcs	r3, #1
    e21c:	e7f5      	b.n	e20a <__acle_se_spm_s0_active+0x5a>
	s1_valid = (s1 != NULL) && (s1->valid == CONFIG_FW_INFO_VALID_VAL);
    e21e:	2b00      	cmp	r3, #0
    e220:	d0cf      	beq.n	e1c2 <__acle_se_spm_s0_active+0x12>
	s0_valid = (s0 != NULL) && (s0->valid == CONFIG_FW_INFO_VALID_VAL);
    e222:	2000      	movs	r0, #0
    e224:	e7e7      	b.n	e1f6 <__acle_se_spm_s0_active+0x46>
    e226:	bf00      	nop
    e228:	9102ffff 	.word	0x9102ffff

0000e22c <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    e22c:	4801      	ldr	r0, [pc, #4]	; (e234 <nrf_cc3xx_platform_abort_init+0x8>)
    e22e:	f004 b991 	b.w	12554 <nrf_cc3xx_platform_set_abort>
    e232:	bf00      	nop
    e234:	00015b84 	.word	0x00015b84

0000e238 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    e238:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    e23a:	b1b0      	cbz	r0, e26a <mutex_unlock_platform+0x32>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    e23c:	6843      	ldr	r3, [r0, #4]
    e23e:	2b04      	cmp	r3, #4
    e240:	d10d      	bne.n	e25e <mutex_unlock_platform+0x26>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    e242:	2200      	movs	r2, #0
    e244:	6803      	ldr	r3, [r0, #0]
    e246:	e8d3 1fef 	ldaex	r1, [r3]
    e24a:	2901      	cmp	r1, #1
    e24c:	d103      	bne.n	e256 <mutex_unlock_platform+0x1e>
    e24e:	e8c3 2fe0 	stlex	r0, r2, [r3]
    e252:	2800      	cmp	r0, #0
    e254:	d1f7      	bne.n	e246 <mutex_unlock_platform+0xe>
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    e256:	4807      	ldr	r0, [pc, #28]	; (e274 <mutex_unlock_platform+0x3c>)
    e258:	bf08      	it	eq
    e25a:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    e25c:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    e25e:	b13b      	cbz	r3, e270 <mutex_unlock_platform+0x38>
        p_mutex = (struct k_mutex *)mutex->mutex;
    e260:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    e262:	f002 fdb7 	bl	10dd4 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    e266:	2000      	movs	r0, #0
    e268:	e7f8      	b.n	e25c <mutex_unlock_platform+0x24>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    e26a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    e26e:	e7f5      	b.n	e25c <mutex_unlock_platform+0x24>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    e270:	4801      	ldr	r0, [pc, #4]	; (e278 <mutex_unlock_platform+0x40>)
    e272:	e7f3      	b.n	e25c <mutex_unlock_platform+0x24>
    e274:	ffff8fe9 	.word	0xffff8fe9
    e278:	ffff8fea 	.word	0xffff8fea

0000e27c <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    e27c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    e27e:	4604      	mov	r4, r0
    e280:	b918      	cbnz	r0, e28a <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    e282:	4b0d      	ldr	r3, [pc, #52]	; (e2b8 <mutex_free_platform+0x3c>)
    e284:	480d      	ldr	r0, [pc, #52]	; (e2bc <mutex_free_platform+0x40>)
    e286:	685b      	ldr	r3, [r3, #4]
    e288:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    e28a:	6861      	ldr	r1, [r4, #4]
    e28c:	2908      	cmp	r1, #8
    e28e:	d00d      	beq.n	e2ac <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    e290:	f031 0304 	bics.w	r3, r1, #4
    e294:	d00a      	beq.n	e2ac <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    e296:	f011 0102 	ands.w	r1, r1, #2
    e29a:	d008      	beq.n	e2ae <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    e29c:	4621      	mov	r1, r4
    e29e:	4808      	ldr	r0, [pc, #32]	; (e2c0 <mutex_free_platform+0x44>)
    e2a0:	f002 fb66 	bl	10970 <k_mem_slab_free>
        mutex->mutex = NULL;
    e2a4:	2300      	movs	r3, #0
    e2a6:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    e2a8:	2300      	movs	r3, #0
    e2aa:	6063      	str	r3, [r4, #4]
}
    e2ac:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    e2ae:	2214      	movs	r2, #20
    e2b0:	6820      	ldr	r0, [r4, #0]
    e2b2:	f007 f85c 	bl	1536e <memset>
    e2b6:	e7f7      	b.n	e2a8 <mutex_free_platform+0x2c>
    e2b8:	20000090 	.word	0x20000090
    e2bc:	0001626c 	.word	0x0001626c
    e2c0:	2000054c 	.word	0x2000054c

0000e2c4 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    e2c4:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    e2c6:	4604      	mov	r4, r0
    e2c8:	b918      	cbnz	r0, e2d2 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    e2ca:	4b16      	ldr	r3, [pc, #88]	; (e324 <mutex_init_platform+0x60>)
    e2cc:	4816      	ldr	r0, [pc, #88]	; (e328 <mutex_init_platform+0x64>)
    e2ce:	685b      	ldr	r3, [r3, #4]
    e2d0:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    e2d2:	6863      	ldr	r3, [r4, #4]
    e2d4:	2b04      	cmp	r3, #4
    e2d6:	d023      	beq.n	e320 <mutex_init_platform+0x5c>
    e2d8:	2b08      	cmp	r3, #8
    e2da:	d021      	beq.n	e320 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    e2dc:	b9cb      	cbnz	r3, e312 <mutex_init_platform+0x4e>
    e2de:	6823      	ldr	r3, [r4, #0]
    e2e0:	b9bb      	cbnz	r3, e312 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    e2e2:	f04f 32ff 	mov.w	r2, #4294967295
    e2e6:	f04f 33ff 	mov.w	r3, #4294967295
    e2ea:	4621      	mov	r1, r4
    e2ec:	480f      	ldr	r0, [pc, #60]	; (e32c <mutex_init_platform+0x68>)
    e2ee:	f002 fae5 	bl	108bc <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    e2f2:	b908      	cbnz	r0, e2f8 <mutex_init_platform+0x34>
    e2f4:	6823      	ldr	r3, [r4, #0]
    e2f6:	b91b      	cbnz	r3, e300 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    e2f8:	4b0a      	ldr	r3, [pc, #40]	; (e324 <mutex_init_platform+0x60>)
    e2fa:	480d      	ldr	r0, [pc, #52]	; (e330 <mutex_init_platform+0x6c>)
    e2fc:	685b      	ldr	r3, [r3, #4]
    e2fe:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    e300:	2214      	movs	r2, #20
    e302:	2100      	movs	r1, #0
    e304:	6820      	ldr	r0, [r4, #0]
    e306:	f007 f832 	bl	1536e <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    e30a:	6863      	ldr	r3, [r4, #4]
    e30c:	f043 0302 	orr.w	r3, r3, #2
    e310:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    e312:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    e314:	f007 f9c3 	bl	1569e <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    e318:	6863      	ldr	r3, [r4, #4]
    e31a:	f043 0301 	orr.w	r3, r3, #1
    e31e:	6063      	str	r3, [r4, #4]
}
    e320:	bd10      	pop	{r4, pc}
    e322:	bf00      	nop
    e324:	20000090 	.word	0x20000090
    e328:	0001626c 	.word	0x0001626c
    e32c:	2000054c 	.word	0x2000054c
    e330:	00016292 	.word	0x00016292

0000e334 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    e334:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    e336:	b1e8      	cbz	r0, e374 <mutex_lock_platform+0x40>
    switch (mutex->flags) {
    e338:	6843      	ldr	r3, [r0, #4]
    e33a:	2b04      	cmp	r3, #4
    e33c:	d10c      	bne.n	e358 <mutex_lock_platform+0x24>
    e33e:	2201      	movs	r2, #1
    e340:	6803      	ldr	r3, [r0, #0]
    e342:	e8d3 1fef 	ldaex	r1, [r3]
    e346:	2900      	cmp	r1, #0
    e348:	d103      	bne.n	e352 <mutex_lock_platform+0x1e>
    e34a:	e8c3 2fe0 	stlex	r0, r2, [r3]
    e34e:	2800      	cmp	r0, #0
    e350:	d1f7      	bne.n	e342 <mutex_lock_platform+0xe>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    e352:	d10b      	bne.n	e36c <mutex_lock_platform+0x38>
    e354:	2000      	movs	r0, #0
}
    e356:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    e358:	b153      	cbz	r3, e370 <mutex_lock_platform+0x3c>
        p_mutex = (struct k_mutex *)mutex->mutex;
    e35a:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    e35c:	f04f 32ff 	mov.w	r2, #4294967295
    e360:	f04f 33ff 	mov.w	r3, #4294967295
    e364:	f002 fc64 	bl	10c30 <z_impl_k_mutex_lock>
        if (ret == 0) {
    e368:	2800      	cmp	r0, #0
    e36a:	d0f3      	beq.n	e354 <mutex_lock_platform+0x20>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    e36c:	4803      	ldr	r0, [pc, #12]	; (e37c <mutex_lock_platform+0x48>)
    e36e:	e7f2      	b.n	e356 <mutex_lock_platform+0x22>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    e370:	4803      	ldr	r0, [pc, #12]	; (e380 <mutex_lock_platform+0x4c>)
    e372:	e7f0      	b.n	e356 <mutex_lock_platform+0x22>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    e374:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    e378:	e7ed      	b.n	e356 <mutex_lock_platform+0x22>
    e37a:	bf00      	nop
    e37c:	ffff8fe9 	.word	0xffff8fe9
    e380:	ffff8fea 	.word	0xffff8fea

0000e384 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    e384:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    e386:	4906      	ldr	r1, [pc, #24]	; (e3a0 <nrf_cc3xx_platform_mutex_init+0x1c>)
    e388:	2340      	movs	r3, #64	; 0x40
    e38a:	2214      	movs	r2, #20
    e38c:	4805      	ldr	r0, [pc, #20]	; (e3a4 <nrf_cc3xx_platform_mutex_init+0x20>)
    e38e:	f007 f95b 	bl	15648 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    e392:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    e396:	4904      	ldr	r1, [pc, #16]	; (e3a8 <nrf_cc3xx_platform_mutex_init+0x24>)
    e398:	4804      	ldr	r0, [pc, #16]	; (e3ac <nrf_cc3xx_platform_mutex_init+0x28>)
    e39a:	f004 b983 	b.w	126a4 <nrf_cc3xx_platform_set_mutexes>
    e39e:	bf00      	nop
    e3a0:	2000056c 	.word	0x2000056c
    e3a4:	2000054c 	.word	0x2000054c
    e3a8:	00015b9c 	.word	0x00015b9c
    e3ac:	00015b8c 	.word	0x00015b8c

0000e3b0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    e3b0:	4a09      	ldr	r2, [pc, #36]	; (e3d8 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    e3b2:	490a      	ldr	r1, [pc, #40]	; (e3dc <arch_swap+0x2c>)
	_current->arch.basepri = key;
    e3b4:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    e3b6:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
    e3b8:	6758      	str	r0, [r3, #116]	; 0x74
	_current->arch.swap_return_value = _k_neg_eagain;
    e3ba:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    e3bc:	4908      	ldr	r1, [pc, #32]	; (e3e0 <arch_swap+0x30>)
    e3be:	684b      	ldr	r3, [r1, #4]
    e3c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    e3c4:	604b      	str	r3, [r1, #4]
    e3c6:	2300      	movs	r3, #0
    e3c8:	f383 8811 	msr	BASEPRI, r3
    e3cc:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    e3d0:	6893      	ldr	r3, [r2, #8]
}
    e3d2:	6f98      	ldr	r0, [r3, #120]	; 0x78
    e3d4:	4770      	bx	lr
    e3d6:	bf00      	nop
    e3d8:	20000c88 	.word	0x20000c88
    e3dc:	00015c50 	.word	0x00015c50
    e3e0:	e000ed00 	.word	0xe000ed00

0000e3e4 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    e3e4:	4913      	ldr	r1, [pc, #76]	; (e434 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    e3e6:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    e3e8:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    e3ec:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    e3ee:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    e3f2:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    e3f6:	2020      	movs	r0, #32
    msr BASEPRI, r0
    e3f8:	f380 8811 	msr	BASEPRI, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    e3fc:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    e400:	4f0d      	ldr	r7, [pc, #52]	; (e438 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    e402:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    e406:	6a4a      	ldr	r2, [r1, #36]	; 0x24

    str r2, [r1, #_kernel_offset_to_current]
    e408:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    e40a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    e40c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    e40e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    e410:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    e412:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    e416:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    e41a:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    e41e:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
    e422:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
    e426:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
    e428:	f006 ff16 	bl	15258 <configure_builtin_stack_guard>
    pop {r2, lr}
    e42c:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    e430:	4770      	bx	lr
    e432:	0000      	.short	0x0000
    ldr r1, =_kernel
    e434:	20000c88 	.word	0x20000c88
    ldr v4, =_SCS_ICSR
    e438:	e000ed04 	.word	0xe000ed04

0000e43c <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #0x4    /* did we come from thread mode ? */
    e43c:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    e440:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    e442:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    e446:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    e44a:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    e44c:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    e450:	2902      	cmp	r1, #2
    beq _oops
    e452:	d0ff      	beq.n	e454 <_oops>

0000e454 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    e454:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    e456:	f006 ff03 	bl	15260 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    e45a:	bd01      	pop	{r0, pc}

0000e45c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    e45c:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    e45e:	2b00      	cmp	r3, #0
    e460:	db08      	blt.n	e474 <arch_irq_enable+0x18>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e462:	2201      	movs	r2, #1
    e464:	f000 001f 	and.w	r0, r0, #31
    e468:	fa02 f000 	lsl.w	r0, r2, r0
    e46c:	4a02      	ldr	r2, [pc, #8]	; (e478 <arch_irq_enable+0x1c>)
    e46e:	095b      	lsrs	r3, r3, #5
    e470:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    e474:	4770      	bx	lr
    e476:	bf00      	nop
    e478:	e000e100 	.word	0xe000e100

0000e47c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    e47c:	4b05      	ldr	r3, [pc, #20]	; (e494 <arch_irq_is_enabled+0x18>)
    e47e:	0942      	lsrs	r2, r0, #5
    e480:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    e484:	2301      	movs	r3, #1
    e486:	f000 001f 	and.w	r0, r0, #31
    e48a:	fa03 f000 	lsl.w	r0, r3, r0
}
    e48e:	4010      	ands	r0, r2
    e490:	4770      	bx	lr
    e492:	bf00      	nop
    e494:	e000e100 	.word	0xe000e100

0000e498 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    e498:	b538      	push	{r3, r4, r5, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    e49a:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    e49c:	2c07      	cmp	r4, #7
{
    e49e:	4605      	mov	r5, r0
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    e4a0:	d908      	bls.n	e4b4 <z_arm_irq_priority_set+0x1c>
    e4a2:	490d      	ldr	r1, [pc, #52]	; (e4d8 <z_arm_irq_priority_set+0x40>)
    e4a4:	480d      	ldr	r0, [pc, #52]	; (e4dc <z_arm_irq_priority_set+0x44>)
    e4a6:	2258      	movs	r2, #88	; 0x58
    e4a8:	f006 fcfa 	bl	14ea0 <printk>
    e4ac:	2158      	movs	r1, #88	; 0x58
    e4ae:	480a      	ldr	r0, [pc, #40]	; (e4d8 <z_arm_irq_priority_set+0x40>)
    e4b0:	f006 fdc2 	bl	15038 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    e4b4:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    e4b6:	2b00      	cmp	r3, #0
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e4b8:	bfac      	ite	ge
    e4ba:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e4be:	4b08      	ldrlt	r3, [pc, #32]	; (e4e0 <z_arm_irq_priority_set+0x48>)
    e4c0:	ea4f 1444 	mov.w	r4, r4, lsl #5
    e4c4:	b2e4      	uxtb	r4, r4
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e4c6:	bfab      	itete	ge
    e4c8:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e4cc:	f005 050f 	andlt.w	r5, r5, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e4d0:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    e4d4:	555c      	strblt	r4, [r3, r5]
}
    e4d6:	bd38      	pop	{r3, r4, r5, pc}
    e4d8:	000162bf 	.word	0x000162bf
    e4dc:	00015e12 	.word	0x00015e12
    e4e0:	e000ed14 	.word	0xe000ed14

0000e4e4 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    e4e4:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    e4e8:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
    e4ea:	490b      	ldr	r1, [pc, #44]	; (e518 <arch_new_thread+0x34>)
	iframe->a2 = (uint32_t)p1;
    e4ec:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    e4f0:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
    e4f2:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
    e4f6:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    e4fa:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
    e4fc:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
    e500:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    e504:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    e508:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    e50c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    e50e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    e510:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    e512:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    e514:	4770      	bx	lr
    e516:	bf00      	nop
    e518:	00014f63 	.word	0x00014f63

0000e51c <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    e51c:	4b08      	ldr	r3, [pc, #32]	; (e540 <arch_switch_to_main_thread+0x24>)
    e51e:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
    e520:	6e43      	ldr	r3, [r0, #100]	; 0x64
    e522:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    e526:	4610      	mov	r0, r2
    e528:	f381 8809 	msr	PSP, r1
    e52c:	2100      	movs	r1, #0
    e52e:	b663      	cpsie	if
    e530:	f381 8811 	msr	BASEPRI, r1
    e534:	f3bf 8f6f 	isb	sy
    e538:	2200      	movs	r2, #0
    e53a:	2300      	movs	r3, #0
    e53c:	f006 fd11 	bl	14f62 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    e540:	20000c88 	.word	0x20000c88

0000e544 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    e544:	4901      	ldr	r1, [pc, #4]	; (e54c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    e546:	2210      	movs	r2, #16
	str	r2, [r1]
    e548:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    e54a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    e54c:	e000ed10 	.word	0xe000ed10

0000e550 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    e550:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    e552:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    e554:	f380 8811 	msr	BASEPRI, r0
	isb
    e558:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    e55c:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    e560:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    e562:	b662      	cpsie	i
	isb
    e564:	f3bf 8f6f 	isb	sy

	bx	lr
    e568:	4770      	bx	lr
    e56a:	bf00      	nop

0000e56c <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    e56c:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    e56e:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    e570:	f381 8811 	msr	BASEPRI, r1

	wfe
    e574:	bf20      	wfe

	msr	BASEPRI, r0
    e576:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    e57a:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    e57c:	4770      	bx	lr
    e57e:	bf00      	nop

0000e580 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    e580:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e582:	4605      	mov	r5, r0

	if (esf != NULL) {
    e584:	460c      	mov	r4, r1
    e586:	b1c9      	cbz	r1, e5bc <z_arm_fatal_error+0x3c>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    e588:	688b      	ldr	r3, [r1, #8]
    e58a:	4810      	ldr	r0, [pc, #64]	; (e5cc <z_arm_fatal_error+0x4c>)
    e58c:	9300      	str	r3, [sp, #0]
    e58e:	e9d1 2300 	ldrd	r2, r3, [r1]
    e592:	2145      	movs	r1, #69	; 0x45
    e594:	f006 fd65 	bl	15062 <z_log_minimal_printk>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    e598:	6963      	ldr	r3, [r4, #20]
    e59a:	2145      	movs	r1, #69	; 0x45
    e59c:	9300      	str	r3, [sp, #0]
    e59e:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
    e5a2:	480b      	ldr	r0, [pc, #44]	; (e5d0 <z_arm_fatal_error+0x50>)
    e5a4:	f006 fd5d 	bl	15062 <z_log_minimal_printk>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    e5a8:	2145      	movs	r1, #69	; 0x45
    e5aa:	69e2      	ldr	r2, [r4, #28]
    e5ac:	4809      	ldr	r0, [pc, #36]	; (e5d4 <z_arm_fatal_error+0x54>)
    e5ae:	f006 fd58 	bl	15062 <z_log_minimal_printk>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    e5b2:	2145      	movs	r1, #69	; 0x45
    e5b4:	69a2      	ldr	r2, [r4, #24]
    e5b6:	4808      	ldr	r0, [pc, #32]	; (e5d8 <z_arm_fatal_error+0x58>)
    e5b8:	f006 fd53 	bl	15062 <z_log_minimal_printk>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    e5bc:	4621      	mov	r1, r4
    e5be:	4628      	mov	r0, r5
}
    e5c0:	b003      	add	sp, #12
    e5c2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	z_fatal_error(reason, esf);
    e5c6:	f002 b82f 	b.w	10628 <z_fatal_error>
    e5ca:	bf00      	nop
    e5cc:	000162f5 	.word	0x000162f5
    e5d0:	00016329 	.word	0x00016329
    e5d4:	0001635d 	.word	0x0001635d
    e5d8:	00016371 	.word	0x00016371

0000e5dc <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    e5dc:	bf30      	wfi
    b z_SysNmiOnReset
    e5de:	f7ff bffd 	b.w	e5dc <z_SysNmiOnReset>
    e5e2:	bf00      	nop

0000e5e4 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    e5e4:	4a0b      	ldr	r2, [pc, #44]	; (e614 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    e5e6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    e5e8:	4b0b      	ldr	r3, [pc, #44]	; (e618 <z_arm_prep_c+0x34>)
    e5ea:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    e5ee:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
    e5f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e5f4:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    e5f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    e5fc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    e600:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    e604:	f002 f86c 	bl	106e0 <z_bss_zero>
	z_data_copy();
    e608:	f003 fc82 	bl	11f10 <z_data_copy>
#if defined(CONFIG_ARMV7_R) && defined(CONFIG_INIT_STACKS)
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    e60c:	f000 fb18 	bl	ec40 <z_arm_interrupt_init>
	z_cstart();
    e610:	f002 f88a 	bl	10728 <z_cstart>
    e614:	0000c200 	.word	0x0000c200
    e618:	e000ed00 	.word	0xe000ed00

0000e61c <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    e61c:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    e61e:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    e620:	4a0b      	ldr	r2, [pc, #44]	; (e650 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    e622:	6a10      	ldr	r0, [r2, #32]
	cmp r0, #0
    e624:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    e626:	bf1e      	ittt	ne
	movne	r1, #0
    e628:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    e62a:	6211      	strne	r1, [r2, #32]
		blne	z_pm_save_idle_exit
    e62c:	f007 f830 	blne	15690 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    e630:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    e632:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    e636:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    e63a:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    e63e:	4905      	ldr	r1, [pc, #20]	; (e654 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    e640:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    e642:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    e644:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    e646:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    e64a:	4903      	ldr	r1, [pc, #12]	; (e658 <_isr_wrapper+0x3c>)
	bx r1
    e64c:	4708      	bx	r1
    e64e:	0000      	.short	0x0000
	ldr r2, =_kernel
    e650:	20000c88 	.word	0x20000c88
	ldr r1, =_sw_isr_table
    e654:	00015770 	.word	0x00015770
	ldr r1, =z_arm_int_exit
    e658:	0000eb95 	.word	0x0000eb95

0000e65c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    e65c:	2000      	movs	r0, #0
    msr CONTROL, r0
    e65e:	f380 8814 	msr	CONTROL, r0
    isb
    e662:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
    e666:	2000      	movs	r0, #0
    msr MSPLIM, r0
    e668:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
    e66c:	f380 880b 	msr	PSPLIM, r0
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_platform_init
    e670:	f006 fcea 	bl	15048 <z_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    e674:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    e676:	490e      	ldr	r1, [pc, #56]	; (e6b0 <__start+0x54>)
    str r0, [r1]
    e678:	6008      	str	r0, [r1, #0]
    dsb
    e67a:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    e67e:	480d      	ldr	r0, [pc, #52]	; (e6b4 <__start+0x58>)
    msr msp, r0
    e680:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    e684:	f000 fab6 	bl	ebf4 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    e688:	2020      	movs	r0, #32
    msr BASEPRI, r0
    e68a:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    e68e:	480a      	ldr	r0, [pc, #40]	; (e6b8 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    e690:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
    e694:	1840      	adds	r0, r0, r1
    msr PSP, r0
    e696:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    e69a:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    e69e:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    e6a0:	4308      	orrs	r0, r1
    msr CONTROL, r0
    e6a2:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    e6a6:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    e6aa:	f7ff ff9b 	bl	e5e4 <z_arm_prep_c>
    e6ae:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
    e6b0:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    e6b4:	20002798 	.word	0x20002798
    ldr r0, =z_interrupt_stacks
    e6b8:	200028d8 	.word	0x200028d8

0000e6bc <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    e6bc:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    e6c0:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    e6c4:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    e6c6:	4672      	mov	r2, lr
	bl z_arm_fault
    e6c8:	f000 f970 	bl	e9ac <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    e6cc:	bd01      	pop	{r0, pc}
    e6ce:	bf00      	nop

0000e6d0 <mem_manage_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    e6d0:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    e6d2:	4c2b      	ldr	r4, [pc, #172]	; (e780 <mem_manage_fault.isra.0+0xb0>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
    e6d4:	4606      	mov	r6, r0
    e6d6:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
    e6d8:	482a      	ldr	r0, [pc, #168]	; (e784 <mem_manage_fault.isra.0+0xb4>)
    e6da:	2145      	movs	r1, #69	; 0x45
    e6dc:	f006 fcc1 	bl	15062 <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    e6e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    e6e2:	06d0      	lsls	r0, r2, #27
    e6e4:	d503      	bpl.n	e6ee <mem_manage_fault.isra.0+0x1e>
		PR_FAULT_INFO("  Stacking error (context area might be"
    e6e6:	2145      	movs	r1, #69	; 0x45
    e6e8:	4827      	ldr	r0, [pc, #156]	; (e788 <mem_manage_fault.isra.0+0xb8>)
    e6ea:	f006 fcba 	bl	15062 <z_log_minimal_printk>
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    e6ee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e6f0:	0719      	lsls	r1, r3, #28
    e6f2:	d503      	bpl.n	e6fc <mem_manage_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Unstacking error");
    e6f4:	2145      	movs	r1, #69	; 0x45
    e6f6:	4825      	ldr	r0, [pc, #148]	; (e78c <mem_manage_fault.isra.0+0xbc>)
    e6f8:	f006 fcb3 	bl	15062 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    e6fc:	4c20      	ldr	r4, [pc, #128]	; (e780 <mem_manage_fault.isra.0+0xb0>)
    e6fe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e700:	079a      	lsls	r2, r3, #30
    e702:	d510      	bpl.n	e726 <mem_manage_fault.isra.0+0x56>
		PR_FAULT_INFO("  Data Access Violation");
    e704:	2145      	movs	r1, #69	; 0x45
    e706:	4822      	ldr	r0, [pc, #136]	; (e790 <mem_manage_fault.isra.0+0xc0>)
    e708:	f006 fcab 	bl	15062 <z_log_minimal_printk>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    e70c:	6b62      	ldr	r2, [r4, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    e70e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e710:	061b      	lsls	r3, r3, #24
    e712:	d508      	bpl.n	e726 <mem_manage_fault.isra.0+0x56>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    e714:	2145      	movs	r1, #69	; 0x45
    e716:	481f      	ldr	r0, [pc, #124]	; (e794 <mem_manage_fault.isra.0+0xc4>)
    e718:	f006 fca3 	bl	15062 <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    e71c:	b11e      	cbz	r6, e726 <mem_manage_fault.isra.0+0x56>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    e71e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e720:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    e724:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    e726:	4c16      	ldr	r4, [pc, #88]	; (e780 <mem_manage_fault.isra.0+0xb0>)
    e728:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    e72a:	07d6      	lsls	r6, r2, #31
    e72c:	d503      	bpl.n	e736 <mem_manage_fault.isra.0+0x66>
		PR_FAULT_INFO("  Instruction Access Violation");
    e72e:	2145      	movs	r1, #69	; 0x45
    e730:	4819      	ldr	r0, [pc, #100]	; (e798 <mem_manage_fault.isra.0+0xc8>)
    e732:	f006 fc96 	bl	15062 <z_log_minimal_printk>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    e736:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e738:	0698      	lsls	r0, r3, #26
    e73a:	d503      	bpl.n	e744 <mem_manage_fault.isra.0+0x74>
		PR_FAULT_INFO(
    e73c:	2145      	movs	r1, #69	; 0x45
    e73e:	4817      	ldr	r0, [pc, #92]	; (e79c <mem_manage_fault.isra.0+0xcc>)
    e740:	f006 fc8f 	bl	15062 <z_log_minimal_printk>
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    e744:	4b0e      	ldr	r3, [pc, #56]	; (e780 <mem_manage_fault.isra.0+0xb0>)
    e746:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e748:	06d1      	lsls	r1, r2, #27
    e74a:	d402      	bmi.n	e752 <mem_manage_fault.isra.0+0x82>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    e74c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    e74e:	0792      	lsls	r2, r2, #30
    e750:	d50d      	bpl.n	e76e <mem_manage_fault.isra.0+0x9e>
					"Stacking error not a stack fail\n");
			}
		}
#else
	(void)mmfar;
	__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    e752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e754:	06db      	lsls	r3, r3, #27
    e756:	d50a      	bpl.n	e76e <mem_manage_fault.isra.0+0x9e>
    e758:	4911      	ldr	r1, [pc, #68]	; (e7a0 <mem_manage_fault.isra.0+0xd0>)
    e75a:	4812      	ldr	r0, [pc, #72]	; (e7a4 <mem_manage_fault.isra.0+0xd4>)
    e75c:	f240 124f 	movw	r2, #335	; 0x14f
    e760:	f006 fb9e 	bl	14ea0 <printk>
    e764:	f240 114f 	movw	r1, #335	; 0x14f
    e768:	480d      	ldr	r0, [pc, #52]	; (e7a0 <mem_manage_fault.isra.0+0xd0>)
    e76a:	f006 fc65 	bl	15038 <assert_post_action>

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    e76e:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    e770:	4a03      	ldr	r2, [pc, #12]	; (e780 <mem_manage_fault.isra.0+0xb0>)
    e772:	6a93      	ldr	r3, [r2, #40]	; 0x28
    e774:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    e778:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    e77a:	7028      	strb	r0, [r5, #0]

	return reason;
}
    e77c:	bd70      	pop	{r4, r5, r6, pc}
    e77e:	bf00      	nop
    e780:	e000ed00 	.word	0xe000ed00
    e784:	000163a4 	.word	0x000163a4
    e788:	000163bf 	.word	0x000163bf
    e78c:	000163f7 	.word	0x000163f7
    e790:	0001640f 	.word	0x0001640f
    e794:	0001642c 	.word	0x0001642c
    e798:	00016447 	.word	0x00016447
    e79c:	0001646b 	.word	0x0001646b
    e7a0:	0001649f 	.word	0x0001649f
    e7a4:	00015e12 	.word	0x00015e12

0000e7a8 <bus_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    e7a8:	b570      	push	{r4, r5, r6, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    e7aa:	4c23      	ldr	r4, [pc, #140]	; (e838 <bus_fault.isra.0+0x90>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
    e7ac:	4606      	mov	r6, r0
    e7ae:	460d      	mov	r5, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
    e7b0:	4822      	ldr	r0, [pc, #136]	; (e83c <bus_fault.isra.0+0x94>)
    e7b2:	2145      	movs	r1, #69	; 0x45
    e7b4:	f006 fc55 	bl	15062 <z_log_minimal_printk>
	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    e7b8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    e7ba:	04d1      	lsls	r1, r2, #19
    e7bc:	d503      	bpl.n	e7c6 <bus_fault.isra.0+0x1e>
		PR_FAULT_INFO("  Stacking error");
    e7be:	2145      	movs	r1, #69	; 0x45
    e7c0:	481f      	ldr	r0, [pc, #124]	; (e840 <bus_fault.isra.0+0x98>)
    e7c2:	f006 fc4e 	bl	15062 <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    e7c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e7c8:	051a      	lsls	r2, r3, #20
    e7ca:	d503      	bpl.n	e7d4 <bus_fault.isra.0+0x2c>
		PR_FAULT_INFO("  Unstacking error");
    e7cc:	2145      	movs	r1, #69	; 0x45
    e7ce:	481d      	ldr	r0, [pc, #116]	; (e844 <bus_fault.isra.0+0x9c>)
    e7d0:	f006 fc47 	bl	15062 <z_log_minimal_printk>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    e7d4:	4c18      	ldr	r4, [pc, #96]	; (e838 <bus_fault.isra.0+0x90>)
    e7d6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e7d8:	059b      	lsls	r3, r3, #22
    e7da:	d510      	bpl.n	e7fe <bus_fault.isra.0+0x56>
		PR_FAULT_INFO("  Precise data bus error");
    e7dc:	481a      	ldr	r0, [pc, #104]	; (e848 <bus_fault.isra.0+0xa0>)
    e7de:	2145      	movs	r1, #69	; 0x45
    e7e0:	f006 fc3f 	bl	15062 <z_log_minimal_printk>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    e7e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    e7e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e7e8:	0418      	lsls	r0, r3, #16
    e7ea:	d508      	bpl.n	e7fe <bus_fault.isra.0+0x56>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    e7ec:	2145      	movs	r1, #69	; 0x45
    e7ee:	4817      	ldr	r0, [pc, #92]	; (e84c <bus_fault.isra.0+0xa4>)
    e7f0:	f006 fc37 	bl	15062 <z_log_minimal_printk>
			if (from_hard_fault != 0) {
    e7f4:	b11e      	cbz	r6, e7fe <bus_fault.isra.0+0x56>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    e7f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e7f8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    e7fc:	62a3      	str	r3, [r4, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    e7fe:	4c0e      	ldr	r4, [pc, #56]	; (e838 <bus_fault.isra.0+0x90>)
    e800:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e802:	0559      	lsls	r1, r3, #21
    e804:	d503      	bpl.n	e80e <bus_fault.isra.0+0x66>
		PR_FAULT_INFO("  Imprecise data bus error");
    e806:	2145      	movs	r1, #69	; 0x45
    e808:	4811      	ldr	r0, [pc, #68]	; (e850 <bus_fault.isra.0+0xa8>)
    e80a:	f006 fc2a 	bl	15062 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    e80e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e810:	05da      	lsls	r2, r3, #23
    e812:	d50b      	bpl.n	e82c <bus_fault.isra.0+0x84>
		PR_FAULT_INFO("  Instruction bus error");
    e814:	2145      	movs	r1, #69	; 0x45
    e816:	480f      	ldr	r0, [pc, #60]	; (e854 <bus_fault.isra.0+0xac>)
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    e818:	f006 fc23 	bl	15062 <z_log_minimal_printk>
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf, true);
    e81c:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    e81e:	4a06      	ldr	r2, [pc, #24]	; (e838 <bus_fault.isra.0+0x90>)
    e820:	6a93      	ldr	r3, [r2, #40]	; 0x28
    e822:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    e826:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    e828:	7028      	strb	r0, [r5, #0]

	return reason;
}
    e82a:	bd70      	pop	{r4, r5, r6, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    e82c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e82e:	049b      	lsls	r3, r3, #18
    e830:	d5f4      	bpl.n	e81c <bus_fault.isra.0+0x74>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    e832:	2145      	movs	r1, #69	; 0x45
    e834:	4808      	ldr	r0, [pc, #32]	; (e858 <bus_fault.isra.0+0xb0>)
    e836:	e7ef      	b.n	e818 <bus_fault.isra.0+0x70>
    e838:	e000ed00 	.word	0xe000ed00
    e83c:	000164d9 	.word	0x000164d9
    e840:	000164f4 	.word	0x000164f4
    e844:	000163f7 	.word	0x000163f7
    e848:	0001650a 	.word	0x0001650a
    e84c:	00016528 	.word	0x00016528
    e850:	00016542 	.word	0x00016542
    e854:	00016562 	.word	0x00016562
    e858:	0001646b 	.word	0x0001646b

0000e85c <usage_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
    e85c:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    e85e:	4c21      	ldr	r4, [pc, #132]	; (e8e4 <usage_fault.isra.0+0x88>)
	PR_FAULT_INFO("***** USAGE FAULT *****");
    e860:	2145      	movs	r1, #69	; 0x45
    e862:	4821      	ldr	r0, [pc, #132]	; (e8e8 <usage_fault.isra.0+0x8c>)
    e864:	f006 fbfd 	bl	15062 <z_log_minimal_printk>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    e868:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    e86a:	0195      	lsls	r5, r2, #6
    e86c:	d503      	bpl.n	e876 <usage_fault.isra.0+0x1a>
		PR_FAULT_INFO("  Division by zero");
    e86e:	2145      	movs	r1, #69	; 0x45
    e870:	481e      	ldr	r0, [pc, #120]	; (e8ec <usage_fault.isra.0+0x90>)
    e872:	f006 fbf6 	bl	15062 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    e876:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    e878:	01dc      	lsls	r4, r3, #7
    e87a:	d503      	bpl.n	e884 <usage_fault.isra.0+0x28>
		PR_FAULT_INFO("  Unaligned memory access");
    e87c:	2145      	movs	r1, #69	; 0x45
    e87e:	481c      	ldr	r0, [pc, #112]	; (e8f0 <usage_fault.isra.0+0x94>)
    e880:	f006 fbef 	bl	15062 <z_log_minimal_printk>
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
    e884:	4d17      	ldr	r5, [pc, #92]	; (e8e4 <usage_fault.isra.0+0x88>)
    e886:	6aac      	ldr	r4, [r5, #40]	; 0x28
    e888:	f414 1480 	ands.w	r4, r4, #1048576	; 0x100000
    e88c:	d004      	beq.n	e898 <usage_fault.isra.0+0x3c>
		PR_FAULT_INFO("  Stack overflow (context area not valid)");
    e88e:	2145      	movs	r1, #69	; 0x45
    e890:	4818      	ldr	r0, [pc, #96]	; (e8f4 <usage_fault.isra.0+0x98>)
    e892:	f006 fbe6 	bl	15062 <z_log_minimal_printk>
		 * prevents the context area to be loaded on the stack upon
		 * UsageFault exception entry. As a result, we cannot rely
		 * on the reported faulty instruction address, to determine
		 * the instruction that triggered the stack overflow.
		 */
		reason = K_ERR_STACK_CHK_FAIL;
    e896:	2402      	movs	r4, #2
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    e898:	6aab      	ldr	r3, [r5, #40]	; 0x28
    e89a:	0318      	lsls	r0, r3, #12
    e89c:	d503      	bpl.n	e8a6 <usage_fault.isra.0+0x4a>
		PR_FAULT_INFO("  No coprocessor instructions");
    e89e:	2145      	movs	r1, #69	; 0x45
    e8a0:	4815      	ldr	r0, [pc, #84]	; (e8f8 <usage_fault.isra.0+0x9c>)
    e8a2:	f006 fbde 	bl	15062 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    e8a6:	4d0f      	ldr	r5, [pc, #60]	; (e8e4 <usage_fault.isra.0+0x88>)
    e8a8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    e8aa:	0351      	lsls	r1, r2, #13
    e8ac:	d503      	bpl.n	e8b6 <usage_fault.isra.0+0x5a>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    e8ae:	2145      	movs	r1, #69	; 0x45
    e8b0:	4812      	ldr	r0, [pc, #72]	; (e8fc <usage_fault.isra.0+0xa0>)
    e8b2:	f006 fbd6 	bl	15062 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    e8b6:	6aab      	ldr	r3, [r5, #40]	; 0x28
    e8b8:	039a      	lsls	r2, r3, #14
    e8ba:	d503      	bpl.n	e8c4 <usage_fault.isra.0+0x68>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    e8bc:	2145      	movs	r1, #69	; 0x45
    e8be:	4810      	ldr	r0, [pc, #64]	; (e900 <usage_fault.isra.0+0xa4>)
    e8c0:	f006 fbcf 	bl	15062 <z_log_minimal_printk>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    e8c4:	4d07      	ldr	r5, [pc, #28]	; (e8e4 <usage_fault.isra.0+0x88>)
    e8c6:	6aab      	ldr	r3, [r5, #40]	; 0x28
    e8c8:	03db      	lsls	r3, r3, #15
    e8ca:	d503      	bpl.n	e8d4 <usage_fault.isra.0+0x78>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    e8cc:	2145      	movs	r1, #69	; 0x45
    e8ce:	480d      	ldr	r0, [pc, #52]	; (e904 <usage_fault.isra.0+0xa8>)
    e8d0:	f006 fbc7 	bl	15062 <z_log_minimal_printk>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    e8d4:	6aab      	ldr	r3, [r5, #40]	; 0x28

	return reason;
}
    e8d6:	4620      	mov	r0, r4
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    e8d8:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    e8dc:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    e8e0:	62ab      	str	r3, [r5, #40]	; 0x28
}
    e8e2:	bd38      	pop	{r3, r4, r5, pc}
    e8e4:	e000ed00 	.word	0xe000ed00
    e8e8:	0001657f 	.word	0x0001657f
    e8ec:	0001659c 	.word	0x0001659c
    e8f0:	000165b4 	.word	0x000165b4
    e8f4:	000165d3 	.word	0x000165d3
    e8f8:	00016602 	.word	0x00016602
    e8fc:	00016625 	.word	0x00016625
    e900:	0001664f 	.word	0x0001664f
    e904:	0001666e 	.word	0x0001666e

0000e908 <secure_fault.isra.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return N/A
 */
static void secure_fault(const z_arch_esf_t *esf)
    e908:	b510      	push	{r4, lr}
{
	PR_FAULT_INFO("***** SECURE FAULT *****");

	STORE_xFAR(sfar, SAU->SFAR);
    e90a:	4c1e      	ldr	r4, [pc, #120]	; (e984 <secure_fault.isra.0+0x7c>)
	PR_FAULT_INFO("***** SECURE FAULT *****");
    e90c:	481e      	ldr	r0, [pc, #120]	; (e988 <secure_fault.isra.0+0x80>)
    e90e:	2145      	movs	r1, #69	; 0x45
    e910:	f006 fba7 	bl	15062 <z_log_minimal_printk>
	STORE_xFAR(sfar, SAU->SFAR);
    e914:	69a2      	ldr	r2, [r4, #24]
	if ((SAU->SFSR & SAU_SFSR_SFARVALID_Msk) != 0) {
    e916:	6963      	ldr	r3, [r4, #20]
    e918:	0658      	lsls	r0, r3, #25
    e91a:	d503      	bpl.n	e924 <secure_fault.isra.0+0x1c>
		PR_EXC("  Address: 0x%x", sfar);
    e91c:	2145      	movs	r1, #69	; 0x45
    e91e:	481b      	ldr	r0, [pc, #108]	; (e98c <secure_fault.isra.0+0x84>)
    e920:	f006 fb9f 	bl	15062 <z_log_minimal_printk>
	}

	/* bits are sticky: they stack and must be reset */
	if ((SAU->SFSR & SAU_SFSR_INVEP_Msk) != 0) {
    e924:	6963      	ldr	r3, [r4, #20]
    e926:	07d9      	lsls	r1, r3, #31
    e928:	d508      	bpl.n	e93c <secure_fault.isra.0+0x34>
		PR_FAULT_INFO("  Invalid entry point");
    e92a:	2145      	movs	r1, #69	; 0x45
    e92c:	4818      	ldr	r0, [pc, #96]	; (e990 <secure_fault.isra.0+0x88>)
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
		PR_FAULT_INFO("  Invalid transition");
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
		PR_FAULT_INFO("  Lazy state preservation");
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
		PR_FAULT_INFO("  Lazy state error");
    e92e:	f006 fb98 	bl	15062 <z_log_minimal_printk>
	}

	/* clear SFSR sticky bits */
	SAU->SFSR |= 0xFF;
    e932:	6963      	ldr	r3, [r4, #20]
    e934:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    e938:	6163      	str	r3, [r4, #20]
}
    e93a:	bd10      	pop	{r4, pc}
	} else if ((SAU->SFSR & SAU_SFSR_INVIS_Msk) != 0) {
    e93c:	6963      	ldr	r3, [r4, #20]
    e93e:	079a      	lsls	r2, r3, #30
    e940:	d502      	bpl.n	e948 <secure_fault.isra.0+0x40>
		PR_FAULT_INFO("  Invalid integrity signature");
    e942:	2145      	movs	r1, #69	; 0x45
    e944:	4813      	ldr	r0, [pc, #76]	; (e994 <secure_fault.isra.0+0x8c>)
    e946:	e7f2      	b.n	e92e <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_INVER_Msk) != 0) {
    e948:	6963      	ldr	r3, [r4, #20]
    e94a:	075b      	lsls	r3, r3, #29
    e94c:	d502      	bpl.n	e954 <secure_fault.isra.0+0x4c>
		PR_FAULT_INFO("  Invalid exception return");
    e94e:	2145      	movs	r1, #69	; 0x45
    e950:	4811      	ldr	r0, [pc, #68]	; (e998 <secure_fault.isra.0+0x90>)
    e952:	e7ec      	b.n	e92e <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_AUVIOL_Msk) != 0) {
    e954:	6963      	ldr	r3, [r4, #20]
    e956:	0718      	lsls	r0, r3, #28
    e958:	d502      	bpl.n	e960 <secure_fault.isra.0+0x58>
		PR_FAULT_INFO("  Attribution unit violation");
    e95a:	2145      	movs	r1, #69	; 0x45
    e95c:	480f      	ldr	r0, [pc, #60]	; (e99c <secure_fault.isra.0+0x94>)
    e95e:	e7e6      	b.n	e92e <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_INVTRAN_Msk) != 0) {
    e960:	6963      	ldr	r3, [r4, #20]
    e962:	06d9      	lsls	r1, r3, #27
    e964:	d502      	bpl.n	e96c <secure_fault.isra.0+0x64>
		PR_FAULT_INFO("  Invalid transition");
    e966:	2145      	movs	r1, #69	; 0x45
    e968:	480d      	ldr	r0, [pc, #52]	; (e9a0 <secure_fault.isra.0+0x98>)
    e96a:	e7e0      	b.n	e92e <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_LSPERR_Msk) != 0) {
    e96c:	6963      	ldr	r3, [r4, #20]
    e96e:	069a      	lsls	r2, r3, #26
    e970:	d502      	bpl.n	e978 <secure_fault.isra.0+0x70>
		PR_FAULT_INFO("  Lazy state preservation");
    e972:	2145      	movs	r1, #69	; 0x45
    e974:	480b      	ldr	r0, [pc, #44]	; (e9a4 <secure_fault.isra.0+0x9c>)
    e976:	e7da      	b.n	e92e <secure_fault.isra.0+0x26>
	} else if ((SAU->SFSR & SAU_SFSR_LSERR_Msk) != 0) {
    e978:	6963      	ldr	r3, [r4, #20]
    e97a:	061b      	lsls	r3, r3, #24
    e97c:	d5d9      	bpl.n	e932 <secure_fault.isra.0+0x2a>
		PR_FAULT_INFO("  Lazy state error");
    e97e:	2145      	movs	r1, #69	; 0x45
    e980:	4809      	ldr	r0, [pc, #36]	; (e9a8 <secure_fault.isra.0+0xa0>)
    e982:	e7d4      	b.n	e92e <secure_fault.isra.0+0x26>
    e984:	e000edd0 	.word	0xe000edd0
    e988:	0001669e 	.word	0x0001669e
    e98c:	000166bc 	.word	0x000166bc
    e990:	000166d1 	.word	0x000166d1
    e994:	000166ec 	.word	0x000166ec
    e998:	0001670f 	.word	0x0001670f
    e99c:	0001672f 	.word	0x0001672f
    e9a0:	00016751 	.word	0x00016751
    e9a4:	0001676b 	.word	0x0001676b
    e9a8:	0001678a 	.word	0x0001678a

0000e9ac <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    e9ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    e9b0:	4b62      	ldr	r3, [pc, #392]	; (eb3c <z_arm_fault+0x190>)
{
    e9b2:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    e9b4:	685c      	ldr	r4, [r3, #4]
    e9b6:	2600      	movs	r6, #0
{
    e9b8:	b08a      	sub	sp, #40	; 0x28
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    e9ba:	f3c4 0708 	ubfx	r7, r4, #0, #9
    e9be:	f386 8811 	msr	BASEPRI, r6
    e9c2:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    e9c6:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    e9ca:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    e9ce:	d11e      	bne.n	ea0e <z_arm_fault+0x62>
	if ((exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) == 0U) {
    e9d0:	f012 0301 	ands.w	r3, r2, #1
    e9d4:	d039      	beq.n	ea4a <z_arm_fault+0x9e>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
    e9d6:	f012 0340 	ands.w	r3, r2, #64	; 0x40
    e9da:	f002 0808 	and.w	r8, r2, #8
    e9de:	f040 80a6 	bne.w	eb2e <z_arm_fault+0x182>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
    e9e2:	0752      	lsls	r2, r2, #29
			secure_esf = (z_arch_esf_t *)msp;
    e9e4:	bf54      	ite	pl
    e9e6:	4605      	movpl	r5, r0
	*nested_exc = false;
    e9e8:	461e      	movmi	r6, r3
	if ((*top_of_sec_stack == INTEGRITY_SIGNATURE_STD) ||
    e9ea:	682a      	ldr	r2, [r5, #0]
    e9ec:	4b54      	ldr	r3, [pc, #336]	; (eb40 <z_arm_fault+0x194>)
			*nested_exc = true;
    e9ee:	bf58      	it	pl
    e9f0:	2601      	movpl	r6, #1
	if ((*top_of_sec_stack == INTEGRITY_SIGNATURE_STD) ||
    e9f2:	4413      	add	r3, r2
    e9f4:	2b01      	cmp	r3, #1
		sec_ret_addr = secure_esf->basic.pc;
    e9f6:	bf98      	it	ls
    e9f8:	6c2a      	ldrls	r2, [r5, #64]	; 0x40
	PR_FAULT_INFO("  S instruction address:  0x%x", sec_ret_addr);
    e9fa:	2145      	movs	r1, #69	; 0x45
    e9fc:	4851      	ldr	r0, [pc, #324]	; (eb44 <z_arm_fault+0x198>)
    e9fe:	f006 fb30 	bl	15062 <z_log_minimal_printk>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    ea02:	f1b8 0f00 	cmp.w	r8, #0
    ea06:	d01d      	beq.n	ea44 <z_arm_fault+0x98>
  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
    ea08:	f3ef 8589 	mrs	r5, PSP_NS

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    ea0c:	b95d      	cbnz	r5, ea26 <z_arm_fault+0x7a>
    ea0e:	f240 32e1 	movw	r2, #993	; 0x3e1
    ea12:	494d      	ldr	r1, [pc, #308]	; (eb48 <z_arm_fault+0x19c>)
    ea14:	484d      	ldr	r0, [pc, #308]	; (eb4c <z_arm_fault+0x1a0>)
    ea16:	f006 fa43 	bl	14ea0 <printk>
    ea1a:	f240 31e1 	movw	r1, #993	; 0x3e1
    ea1e:	484a      	ldr	r0, [pc, #296]	; (eb48 <z_arm_fault+0x19c>)
    ea20:	f006 fb0a 	bl	15038 <assert_post_action>
    ea24:	2500      	movs	r5, #0
	*recoverable = false;
    ea26:	2300      	movs	r3, #0
    ea28:	1efa      	subs	r2, r7, #3
    ea2a:	4698      	mov	r8, r3
    ea2c:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    ea30:	4613      	mov	r3, r2
    ea32:	2b09      	cmp	r3, #9
    ea34:	d869      	bhi.n	eb0a <z_arm_fault+0x15e>
    ea36:	e8df f003 	tbb	[pc, r3]
    ea3a:	590a      	.short	0x590a
    ea3c:	6861385d 	.word	0x6861385d
    ea40:	65686868 	.word	0x65686868
  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
    ea44:	f3ef 8588 	mrs	r5, MSP_NS
  return(result);
    ea48:	e7e0      	b.n	ea0c <z_arm_fault+0x60>
	*nested_exc = false;
    ea4a:	461e      	mov	r6, r3
    ea4c:	e7df      	b.n	ea0e <z_arm_fault+0x62>
	PR_FAULT_INFO("***** HARD FAULT *****");
    ea4e:	2145      	movs	r1, #69	; 0x45
    ea50:	483f      	ldr	r0, [pc, #252]	; (eb50 <z_arm_fault+0x1a4>)
    ea52:	f006 fb06 	bl	15062 <z_log_minimal_printk>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    ea56:	4b39      	ldr	r3, [pc, #228]	; (eb3c <z_arm_fault+0x190>)
	*recoverable = false;
    ea58:	f88d 8007 	strb.w	r8, [sp, #7]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    ea5c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    ea5e:	f014 0402 	ands.w	r4, r4, #2
    ea62:	d004      	beq.n	ea6e <z_arm_fault+0xc2>
		PR_EXC("  Bus fault on vector table read");
    ea64:	2145      	movs	r1, #69	; 0x45
    ea66:	483b      	ldr	r0, [pc, #236]	; (eb54 <z_arm_fault+0x1a8>)
	PR_FAULT_INFO(
    ea68:	f006 fafb 	bl	15062 <z_log_minimal_printk>
    ea6c:	e048      	b.n	eb00 <z_arm_fault+0x154>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    ea6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    ea70:	005b      	lsls	r3, r3, #1
    ea72:	d522      	bpl.n	eaba <z_arm_fault+0x10e>
		PR_EXC("  Fault escalation (see below)");
    ea74:	2145      	movs	r1, #69	; 0x45
    ea76:	4838      	ldr	r0, [pc, #224]	; (eb58 <z_arm_fault+0x1ac>)
    ea78:	f006 faf3 	bl	15062 <z_log_minimal_printk>
		if (SCB_MMFSR != 0) {
    ea7c:	4b37      	ldr	r3, [pc, #220]	; (eb5c <z_arm_fault+0x1b0>)
    ea7e:	781b      	ldrb	r3, [r3, #0]
    ea80:	b133      	cbz	r3, ea90 <z_arm_fault+0xe4>
			reason = mem_manage_fault(esf, 1, recoverable);
    ea82:	2001      	movs	r0, #1
    ea84:	f10d 0107 	add.w	r1, sp, #7
		reason = mem_manage_fault(esf, 0, recoverable);
    ea88:	f7ff fe22 	bl	e6d0 <mem_manage_fault.isra.0>
    ea8c:	4604      	mov	r4, r0
		break;
    ea8e:	e014      	b.n	eaba <z_arm_fault+0x10e>
		} else if (SCB_BFSR != 0) {
    ea90:	4b33      	ldr	r3, [pc, #204]	; (eb60 <z_arm_fault+0x1b4>)
    ea92:	781b      	ldrb	r3, [r3, #0]
    ea94:	b12b      	cbz	r3, eaa2 <z_arm_fault+0xf6>
			reason = bus_fault(esf, 1, recoverable);
    ea96:	2001      	movs	r0, #1
    ea98:	f10d 0107 	add.w	r1, sp, #7
		reason = bus_fault(esf, 0, recoverable);
    ea9c:	f7ff fe84 	bl	e7a8 <bus_fault.isra.0>
    eaa0:	e7f4      	b.n	ea8c <z_arm_fault+0xe0>
		} else if (SCB_UFSR != 0) {
    eaa2:	4b30      	ldr	r3, [pc, #192]	; (eb64 <z_arm_fault+0x1b8>)
    eaa4:	881b      	ldrh	r3, [r3, #0]
    eaa6:	b29b      	uxth	r3, r3
    eaa8:	b113      	cbz	r3, eab0 <z_arm_fault+0x104>
		reason = usage_fault(esf);
    eaaa:	f7ff fed7 	bl	e85c <usage_fault.isra.0>
    eaae:	e7ed      	b.n	ea8c <z_arm_fault+0xe0>
		} else if (SAU->SFSR != 0) {
    eab0:	4b2d      	ldr	r3, [pc, #180]	; (eb68 <z_arm_fault+0x1bc>)
    eab2:	695b      	ldr	r3, [r3, #20]
    eab4:	b10b      	cbz	r3, eaba <z_arm_fault+0x10e>
			secure_fault(esf);
    eab6:	f7ff ff27 	bl	e908 <secure_fault.isra.0>
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    eaba:	f89d 3007 	ldrb.w	r3, [sp, #7]
    eabe:	b993      	cbnz	r3, eae6 <z_arm_fault+0x13a>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    eac0:	2220      	movs	r2, #32
    eac2:	4629      	mov	r1, r5
    eac4:	a802      	add	r0, sp, #8
    eac6:	f006 fc27 	bl	15318 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    eaca:	9b09      	ldr	r3, [sp, #36]	; 0x24
    eacc:	b356      	cbz	r6, eb24 <z_arm_fault+0x178>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    eace:	f3c3 0208 	ubfx	r2, r3, #0, #9
    ead2:	b922      	cbnz	r2, eade <z_arm_fault+0x132>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    ead4:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    ead8:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    eadc:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    eade:	4620      	mov	r0, r4
    eae0:	a902      	add	r1, sp, #8
    eae2:	f7ff fd4d 	bl	e580 <z_arm_fatal_error>
}
    eae6:	b00a      	add	sp, #40	; 0x28
    eae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    eaec:	2000      	movs	r0, #0
    eaee:	f10d 0107 	add.w	r1, sp, #7
    eaf2:	e7c9      	b.n	ea88 <z_arm_fault+0xdc>
		reason = bus_fault(esf, 0, recoverable);
    eaf4:	2000      	movs	r0, #0
    eaf6:	f10d 0107 	add.w	r1, sp, #7
    eafa:	e7cf      	b.n	ea9c <z_arm_fault+0xf0>
		secure_fault(esf);
    eafc:	f7ff ff04 	bl	e908 <secure_fault.isra.0>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    eb00:	2400      	movs	r4, #0
}
    eb02:	e7da      	b.n	eaba <z_arm_fault+0x10e>
	PR_FAULT_INFO(
    eb04:	2145      	movs	r1, #69	; 0x45
    eb06:	4819      	ldr	r0, [pc, #100]	; (eb6c <z_arm_fault+0x1c0>)
    eb08:	e7ae      	b.n	ea68 <z_arm_fault+0xbc>
	PR_FAULT_INFO("***** %s %d) *****",
    eb0a:	4919      	ldr	r1, [pc, #100]	; (eb70 <z_arm_fault+0x1c4>)
    eb0c:	f414 7ff8 	tst.w	r4, #496	; 0x1f0
    eb10:	4a18      	ldr	r2, [pc, #96]	; (eb74 <z_arm_fault+0x1c8>)
    eb12:	4819      	ldr	r0, [pc, #100]	; (eb78 <z_arm_fault+0x1cc>)
    eb14:	bf08      	it	eq
    eb16:	460a      	moveq	r2, r1
    eb18:	f1a7 0310 	sub.w	r3, r7, #16
    eb1c:	2145      	movs	r1, #69	; 0x45
    eb1e:	f006 faa0 	bl	15062 <z_log_minimal_printk>
    eb22:	e7ed      	b.n	eb00 <z_arm_fault+0x154>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    eb24:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    eb28:	f023 0301 	bic.w	r3, r3, #1
    eb2c:	e7d6      	b.n	eadc <z_arm_fault+0x130>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    eb2e:	f1b8 0f00 	cmp.w	r8, #0
    eb32:	f47f af6b 	bne.w	ea0c <z_arm_fault+0x60>
			ptr_esf = (z_arch_esf_t *)msp;
    eb36:	4605      	mov	r5, r0
			*nested_exc = true;
    eb38:	2601      	movs	r6, #1
    eb3a:	e767      	b.n	ea0c <z_arm_fault+0x60>
    eb3c:	e000ed00 	.word	0xe000ed00
    eb40:	0105eda6 	.word	0x0105eda6
    eb44:	000167d0 	.word	0x000167d0
    eb48:	0001649f 	.word	0x0001649f
    eb4c:	00015e12 	.word	0x00015e12
    eb50:	000167f4 	.word	0x000167f4
    eb54:	00016810 	.word	0x00016810
    eb58:	00016836 	.word	0x00016836
    eb5c:	e000ed28 	.word	0xe000ed28
    eb60:	e000ed29 	.word	0xe000ed29
    eb64:	e000ed2a 	.word	0xe000ed2a
    eb68:	e000edd0 	.word	0xe000edd0
    eb6c:	0001685a 	.word	0x0001685a
    eb70:	000167a2 	.word	0x000167a2
    eb74:	000167b7 	.word	0x000167b7
    eb78:	00016883 	.word	0x00016883

0000eb7c <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    eb7c:	4b04      	ldr	r3, [pc, #16]	; (eb90 <z_arm_fault_init+0x14>)
    eb7e:	695a      	ldr	r2, [r3, #20]
    eb80:	f042 0210 	orr.w	r2, r2, #16
    eb84:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
    eb86:	695a      	ldr	r2, [r3, #20]
    eb88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    eb8c:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    eb8e:	4770      	bx	lr
    eb90:	e000ed00 	.word	0xe000ed00

0000eb94 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    eb94:	4b04      	ldr	r3, [pc, #16]	; (eba8 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    eb96:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    eb98:	6a58      	ldr	r0, [r3, #36]	; 0x24
	cmp r0, r1
    eb9a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    eb9c:	d003      	beq.n	eba6 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    eb9e:	4903      	ldr	r1, [pc, #12]	; (ebac <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    eba0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    eba4:	600a      	str	r2, [r1, #0]

0000eba6 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    eba6:	4770      	bx	lr
	ldr r3, =_kernel
    eba8:	20000c88 	.word	0x20000c88
	ldr r1, =_SCS_ICSR
    ebac:	e000ed04 	.word	0xe000ed04

0000ebb0 <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
    ebb0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    ebb4:	4905      	ldr	r1, [pc, #20]	; (ebcc <sys_arch_reboot+0x1c>)
    ebb6:	4b06      	ldr	r3, [pc, #24]	; (ebd0 <sys_arch_reboot+0x20>)
    ebb8:	68ca      	ldr	r2, [r1, #12]
    ebba:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    ebbe:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    ebc0:	60cb      	str	r3, [r1, #12]
    ebc2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    ebc6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    ebc8:	e7fd      	b.n	ebc6 <sys_arch_reboot+0x16>
    ebca:	bf00      	nop
    ebcc:	e000ed00 	.word	0xe000ed00
    ebd0:	05fa0004 	.word	0x05fa0004

0000ebd4 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
    ebd4:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
    ebd6:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    ebd8:	4a05      	ldr	r2, [pc, #20]	; (ebf0 <z_arm_clear_arm_mpu_config+0x1c>)
    ebda:	6811      	ldr	r1, [r2, #0]
	int num_regions =
    ebdc:	f3c1 2107 	ubfx	r1, r1, #8, #8
	for (i = 0; i < num_regions; i++) {
    ebe0:	428b      	cmp	r3, r1
    ebe2:	d100      	bne.n	ebe6 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    ebe4:	4770      	bx	lr
  mpu->RNR = rnr;
    ebe6:	6093      	str	r3, [r2, #8]
  mpu->RLAR = 0U;
    ebe8:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    ebea:	3301      	adds	r3, #1
    ebec:	e7f8      	b.n	ebe0 <z_arm_clear_arm_mpu_config+0xc>
    ebee:	bf00      	nop
    ebf0:	e000ed90 	.word	0xe000ed90

0000ebf4 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    ebf4:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    ebf6:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    ebf8:	2400      	movs	r4, #0
    ebfa:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    ebfe:	f7ff ffe9 	bl	ebd4 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    ec02:	4a0e      	ldr	r2, [pc, #56]	; (ec3c <z_arm_init_arch_hw_at_boot+0x48>)
	z_arm_clear_arm_mpu_config();
    ec04:	4623      	mov	r3, r4
    ec06:	4611      	mov	r1, r2
		NVIC->ICER[i] = 0xFFFFFFFF;
    ec08:	f04f 34ff 	mov.w	r4, #4294967295
    ec0c:	f103 0020 	add.w	r0, r3, #32
    ec10:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    ec12:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
    ec14:	f842 4020 	str.w	r4, [r2, r0, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    ec18:	d1f8      	bne.n	ec0c <z_arm_init_arch_hw_at_boot+0x18>
    ec1a:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    ec1c:	f04f 30ff 	mov.w	r0, #4294967295
    ec20:	f103 0260 	add.w	r2, r3, #96	; 0x60
    ec24:	3301      	adds	r3, #1
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    ec26:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
    ec28:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    ec2c:	d1f8      	bne.n	ec20 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    ec2e:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    ec30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ec34:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    ec38:	bd10      	pop	{r4, pc}
    ec3a:	bf00      	nop
    ec3c:	e000e100 	.word	0xe000e100

0000ec40 <z_arm_interrupt_init>:
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    ec40:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    ec42:	2120      	movs	r1, #32
    ec44:	4803      	ldr	r0, [pc, #12]	; (ec54 <z_arm_interrupt_init+0x14>)
    ec46:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    ec48:	3301      	adds	r3, #1
    ec4a:	2b41      	cmp	r3, #65	; 0x41
    ec4c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    ec50:	d1f9      	bne.n	ec46 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    ec52:	4770      	bx	lr
    ec54:	e000e100 	.word	0xe000e100

0000ec58 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    ec58:	4b06      	ldr	r3, [pc, #24]	; (ec74 <z_impl_k_thread_abort+0x1c>)
    ec5a:	689b      	ldr	r3, [r3, #8]
    ec5c:	4283      	cmp	r3, r0
    ec5e:	d107      	bne.n	ec70 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    ec60:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    ec64:	b123      	cbz	r3, ec70 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    ec66:	4a04      	ldr	r2, [pc, #16]	; (ec78 <z_impl_k_thread_abort+0x20>)
    ec68:	6853      	ldr	r3, [r2, #4]
    ec6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    ec6e:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    ec70:	f003 b8ba 	b.w	11de8 <z_thread_abort>
    ec74:	20000c88 	.word	0x20000c88
    ec78:	e000ed00 	.word	0xe000ed00

0000ec7c <tz_nonsecure_state_setup>:
}
#endif /* CONFIG_ARMV8_M_MAINLINE */

void tz_nonsecure_state_setup(const tz_nonsecure_setup_conf_t *p_ns_conf)
{
	configure_nonsecure_vtor_offset(p_ns_conf->vtor_ns);
    ec7c:	6882      	ldr	r2, [r0, #8]
	SCB_NS->VTOR = vtor_ns;
    ec7e:	4b0c      	ldr	r3, [pc, #48]	; (ecb0 <tz_nonsecure_state_setup+0x34>)
    ec80:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
    ec82:	6803      	ldr	r3, [r0, #0]
    ec84:	f383 8888 	msr	MSP_NS, r3
  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
    ec88:	6843      	ldr	r3, [r0, #4]
    ec8a:	f383 8889 	msr	PSP_NS, r3
	configure_nonsecure_psp(p_ns_conf->psp_ns);
	/* Select which stack-pointer to use (MSP or PSP) and
	 * the privilege level for thread mode.
	 */
	configure_nonsecure_control(p_ns_conf->control_ns.spsel,
		p_ns_conf->control_ns.npriv);
    ec8e:	7b02      	ldrb	r2, [r0, #12]
    ec90:	f002 0101 	and.w	r1, r2, #1
  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
    ec94:	f3ef 8394 	mrs	r3, CONTROL_NS
	control_ns &= ~(CONTROL_SPSEL_Msk | CONTROL_nPRIV_Msk);
    ec98:	f023 0303 	bic.w	r3, r3, #3
	if (spsel_ns) {
    ec9c:	0792      	lsls	r2, r2, #30
		control_ns |= CONTROL_SPSEL_Msk;
    ec9e:	bf48      	it	mi
    eca0:	f043 0302 	orrmi.w	r3, r3, #2
	if (npriv_ns) {
    eca4:	b109      	cbz	r1, ecaa <tz_nonsecure_state_setup+0x2e>
		control_ns |= CONTROL_nPRIV_Msk;
    eca6:	f043 0301 	orr.w	r3, r3, #1
  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
    ecaa:	f383 8894 	msr	CONTROL_NS, r3
}
    ecae:	4770      	bx	lr
    ecb0:	e002ed00 	.word	0xe002ed00

0000ecb4 <tz_nbanked_exception_target_state_set>:

void tz_nbanked_exception_target_state_set(int secure_state)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ecb4:	4a08      	ldr	r2, [pc, #32]	; (ecd8 <tz_nbanked_exception_target_state_set+0x24>)
    ecb6:	68d3      	ldr	r3, [r2, #12]
	if (secure_state) {
    ecb8:	b148      	cbz	r0, ecce <tz_nbanked_exception_target_state_set+0x1a>
		aircr_payload &= ~(SCB_AIRCR_BFHFNMINS_Msk);
    ecba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    ecbe:	041b      	lsls	r3, r3, #16
    ecc0:	0c1b      	lsrs	r3, r3, #16
	} else {
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    ecc2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    ecc6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    ecca:	60d3      	str	r3, [r2, #12]
}
    eccc:	4770      	bx	lr
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ecce:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_BFHFNMINS_Msk;
    ecd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    ecd4:	e7f5      	b.n	ecc2 <tz_nbanked_exception_target_state_set+0xe>
    ecd6:	bf00      	nop
    ecd8:	e000ed00 	.word	0xe000ed00

0000ecdc <tz_nonsecure_exception_prio_config>:

void tz_nonsecure_exception_prio_config(int secure_boost)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ecdc:	4a08      	ldr	r2, [pc, #32]	; (ed00 <tz_nonsecure_exception_prio_config+0x24>)
    ecde:	68d3      	ldr	r3, [r2, #12]
	if (secure_boost) {
    ece0:	b140      	cbz	r0, ecf4 <tz_nonsecure_exception_prio_config+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ece2:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_PRIS_Msk;
    ece4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
	} else {
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
	}
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    ece8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    ecec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos)
    ecf0:	60d3      	str	r3, [r2, #12]
}
    ecf2:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_PRIS_Msk);
    ecf4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    ecf8:	041b      	lsls	r3, r3, #16
    ecfa:	0c1b      	lsrs	r3, r3, #16
    ecfc:	e7f4      	b.n	ece8 <tz_nonsecure_exception_prio_config+0xc>
    ecfe:	bf00      	nop
    ed00:	e000ed00 	.word	0xe000ed00

0000ed04 <tz_nonsecure_system_reset_req_block>:

void tz_nonsecure_system_reset_req_block(int block)
{
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ed04:	4a08      	ldr	r2, [pc, #32]	; (ed28 <tz_nonsecure_system_reset_req_block+0x24>)
    ed06:	68d3      	ldr	r3, [r2, #12]
	if (block) {
    ed08:	b140      	cbz	r0, ed1c <tz_nonsecure_system_reset_req_block+0x18>
	uint32_t aircr_payload = SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk));
    ed0a:	b29b      	uxth	r3, r3
		aircr_payload |= SCB_AIRCR_SYSRESETREQS_Msk;
    ed0c:	f043 0308 	orr.w	r3, r3, #8
	} else {
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
	}
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
			& SCB_AIRCR_VECTKEY_Msk)
		| aircr_payload;
    ed10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
    ed14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
    ed18:	60d3      	str	r3, [r2, #12]
}
    ed1a:	4770      	bx	lr
		aircr_payload &= ~(SCB_AIRCR_SYSRESETREQS_Msk);
    ed1c:	f023 0308 	bic.w	r3, r3, #8
    ed20:	041b      	lsls	r3, r3, #16
    ed22:	0c1b      	lsrs	r3, r3, #16
    ed24:	e7f4      	b.n	ed10 <tz_nonsecure_system_reset_req_block+0xc>
    ed26:	bf00      	nop
    ed28:	e000ed00 	.word	0xe000ed00

0000ed2c <tz_nonsecure_fpu_access_enable>:

#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
void tz_nonsecure_fpu_access_enable(void)
{
	SCB->NSACR |=
    ed2c:	4a03      	ldr	r2, [pc, #12]	; (ed3c <tz_nonsecure_fpu_access_enable+0x10>)
    ed2e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    ed32:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    ed36:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
		(1UL << SCB_NSACR_CP10_Pos) | (1UL << SCB_NSACR_CP11_Pos);
}
    ed3a:	4770      	bx	lr
    ed3c:	e000ed00 	.word	0xe000ed00

0000ed40 <tz_sau_configure>:
#endif /* CONFIG_ARMV7_M_ARMV8_M_FP */

void tz_sau_configure(int enable, int allns)
{
	if (enable) {
    ed40:	4b08      	ldr	r3, [pc, #32]	; (ed64 <tz_sau_configure+0x24>)
  \brief   Enable SAU
  \details Enables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Enable(void)
{
    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
    ed42:	681a      	ldr	r2, [r3, #0]
    ed44:	b118      	cbz	r0, ed4e <tz_sau_configure+0xe>
    ed46:	f042 0201 	orr.w	r2, r2, #1
	} else {
		TZ_SAU_Disable();
		if (allns) {
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
		} else {
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    ed4a:	601a      	str	r2, [r3, #0]
		}
	}
}
    ed4c:	4770      	bx	lr
  \brief   Disable SAU
  \details Disables the Security Attribution Unit (SAU).
 */
__STATIC_INLINE void TZ_SAU_Disable(void)
{
    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
    ed4e:	f022 0201 	bic.w	r2, r2, #1
    ed52:	601a      	str	r2, [r3, #0]
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    ed54:	681a      	ldr	r2, [r3, #0]
		if (allns) {
    ed56:	b111      	cbz	r1, ed5e <tz_sau_configure+0x1e>
			SAU->CTRL |= SAU_CTRL_ALLNS_Msk;
    ed58:	f042 0202 	orr.w	r2, r2, #2
    ed5c:	e7f5      	b.n	ed4a <tz_sau_configure+0xa>
			SAU->CTRL &= ~(SAU_CTRL_ALLNS_Msk);
    ed5e:	f022 0202 	bic.w	r2, r2, #2
    ed62:	e7f2      	b.n	ed4a <tz_sau_configure+0xa>
    ed64:	e000edd0 	.word	0xe000edd0

0000ed68 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    ed68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    ed6a:	4c09      	ldr	r4, [pc, #36]	; (ed90 <z_arm_configure_static_mpu_regions+0x28>)
    ed6c:	4a09      	ldr	r2, [pc, #36]	; (ed94 <z_arm_configure_static_mpu_regions+0x2c>)
    ed6e:	4623      	mov	r3, r4
    ed70:	2101      	movs	r1, #1
    ed72:	4809      	ldr	r0, [pc, #36]	; (ed98 <z_arm_configure_static_mpu_regions+0x30>)
    ed74:	f000 f91a 	bl	efac <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    ed78:	2300      	movs	r3, #0
    ed7a:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
    ed7c:	4b07      	ldr	r3, [pc, #28]	; (ed9c <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    ed7e:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
    ed80:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    ed82:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
    ed84:	9301      	str	r3, [sp, #4]
    ed86:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
    ed88:	f000 f92c 	bl	efe4 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    ed8c:	b004      	add	sp, #16
    ed8e:	bd10      	pop	{r4, pc}
    ed90:	20010000 	.word	0x20010000
    ed94:	20000000 	.word	0x20000000
    ed98:	00015bb0 	.word	0x00015bb0
    ed9c:	200001e0 	.word	0x200001e0

0000eda0 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
    eda0:	b510      	push	{r4, lr}
	ARM_MPU_SetRegion(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
    eda2:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
    eda4:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
    eda6:	f023 021f 	bic.w	r2, r3, #31
		| (region_conf->attr.rbar &
    edaa:	f004 031f 	and.w	r3, r4, #31
    edae:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    edb0:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    edb2:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
    edb4:	f023 031f 	bic.w	r3, r3, #31
* \param rbar Value for RBAR register.
* \param rlar Value for RLAR register.
*/   
__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
{
  mpu->RNR = rnr;
    edb8:	4904      	ldr	r1, [pc, #16]	; (edcc <region_init+0x2c>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
    edba:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
    edbe:	f043 0301 	orr.w	r3, r3, #1
    edc2:	6088      	str	r0, [r1, #8]
  mpu->RBAR = rbar;
    edc4:	60ca      	str	r2, [r1, #12]
  mpu->RLAR = rlar;
    edc6:	610b      	str	r3, [r1, #16]
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
    edc8:	bd10      	pop	{r4, pc}
    edca:	bf00      	nop
    edcc:	e000ed90 	.word	0xe000ed90

0000edd0 <mpu_configure_region>:
/* This internal function programs an MPU region
 * of a given configuration at a given MPU index.
 */
static int mpu_configure_region(const uint8_t index,
	const struct z_arm_mpu_partition *new_region)
{
    edd0:	b530      	push	{r4, r5, lr}

	LOG_DBG("Configure MPU region at index 0x%x", index);

	/* Populate internal ARM MPU region configuration structure. */
	region_conf.base = new_region->start;
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    edd2:	684b      	ldr	r3, [r1, #4]
	region_conf.base = new_region->start;
    edd4:	680c      	ldr	r4, [r1, #0]
{
    edd6:	b085      	sub	sp, #20
 */
static inline void get_region_attr_from_mpu_partition_info(
	arm_mpu_region_attr_t *p_attr,
	const k_mem_partition_attr_t *attr, uint32_t base, uint32_t size)
{
	p_attr->rbar = attr->rbar &
    edd8:	890a      	ldrh	r2, [r1, #8]
    edda:	7a8d      	ldrb	r5, [r1, #10]
	region_conf.base = new_region->start;
    eddc:	9400      	str	r4, [sp, #0]
		(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk);
	p_attr->mair_idx = attr->mair_idx;
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    edde:	3b01      	subs	r3, #1
    ede0:	f024 041f 	bic.w	r4, r4, #31
    ede4:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
    ede6:	f002 021f 	and.w	r2, r2, #31
    edea:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    edee:	f023 031f 	bic.w	r3, r3, #31
	if (index > (get_num_regions() - 1U)) {
    edf2:	280f      	cmp	r0, #15
    edf4:	4604      	mov	r4, r0
	p_attr->rbar = attr->rbar &
    edf6:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
    edfa:	9303      	str	r3, [sp, #12]
    edfc:	d909      	bls.n	ee12 <mpu_configure_region+0x42>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    edfe:	4602      	mov	r2, r0
    ee00:	2145      	movs	r1, #69	; 0x45
    ee02:	4806      	ldr	r0, [pc, #24]	; (ee1c <mpu_configure_region+0x4c>)
    ee04:	f006 f92d 	bl	15062 <z_log_minimal_printk>
    ee08:	f06f 0415 	mvn.w	r4, #21
		&new_region->attr, new_region->start, new_region->size);

	/* Allocate and program region */
	return region_allocate_and_init(index,
		(const struct arm_mpu_region *)&region_conf);
}
    ee0c:	4620      	mov	r0, r4
    ee0e:	b005      	add	sp, #20
    ee10:	bd30      	pop	{r4, r5, pc}
	region_init(index, region_conf);
    ee12:	4669      	mov	r1, sp
    ee14:	f7ff ffc4 	bl	eda0 <region_init>
	return region_allocate_and_init(index,
    ee18:	e7f8      	b.n	ee0c <mpu_configure_region+0x3c>
    ee1a:	bf00      	nop
    ee1c:	0001689f 	.word	0x0001689f

0000ee20 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    ee20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ee24:	4689      	mov	r9, r1
    ee26:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    ee28:	4606      	mov	r6, r0
    ee2a:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = index;
    ee2e:	4d52      	ldr	r5, [pc, #328]	; (ef78 <mpu_configure_regions_and_partition.constprop.0+0x158>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
    ee30:	b085      	sub	sp, #20
	for (i = 0; i < regions_num; i++) {
    ee32:	45c8      	cmp	r8, r9
    ee34:	da23      	bge.n	ee7e <mpu_configure_regions_and_partition.constprop.0+0x5e>
		if (regions[i].size == 0U) {
    ee36:	6877      	ldr	r7, [r6, #4]
    ee38:	2f00      	cmp	r7, #0
    ee3a:	d042      	beq.n	eec2 <mpu_configure_regions_and_partition.constprop.0+0xa2>
		&&
    ee3c:	2f1f      	cmp	r7, #31
    ee3e:	d917      	bls.n	ee70 <mpu_configure_regions_and_partition.constprop.0+0x50>
		&&
    ee40:	06fb      	lsls	r3, r7, #27
    ee42:	d115      	bne.n	ee70 <mpu_configure_regions_and_partition.constprop.0+0x50>
		((part->start &
    ee44:	f8d6 a000 	ldr.w	sl, [r6]
		&&
    ee48:	f01a 0f1f 	tst.w	sl, #31
    ee4c:	d110      	bne.n	ee70 <mpu_configure_regions_and_partition.constprop.0+0x50>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    ee4e:	4650      	mov	r0, sl
    ee50:	f006 fa11 	bl	15276 <arm_cmse_mpu_region_get>
    ee54:	4683      	mov	fp, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    ee56:	eb07 000a 	add.w	r0, r7, sl
    ee5a:	3801      	subs	r0, #1
    ee5c:	f006 fa0b 	bl	15276 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    ee60:	4583      	cmp	fp, r0
    ee62:	d010      	beq.n	ee86 <mpu_configure_regions_and_partition.constprop.0+0x66>
	return -EINVAL;
    ee64:	f06f 0b15 	mvn.w	fp, #21
		int u_reg_index =
			get_region_index(regions[i].start, regions[i].size);

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
    ee68:	465a      	mov	r2, fp
    ee6a:	2145      	movs	r1, #69	; 0x45
    ee6c:	4843      	ldr	r0, [pc, #268]	; (ef7c <mpu_configure_regions_and_partition.constprop.0+0x15c>)
    ee6e:	e002      	b.n	ee76 <mpu_configure_regions_and_partition.constprop.0+0x56>
			LOG_ERR("Partition %u: sanity check failed.", i);
    ee70:	4642      	mov	r2, r8
    ee72:	2145      	movs	r1, #69	; 0x45
    ee74:	4842      	ldr	r0, [pc, #264]	; (ef80 <mpu_configure_regions_and_partition.constprop.0+0x160>)
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    ee76:	f006 f8f4 	bl	15062 <z_log_minimal_printk>

			reg_index =
				mpu_configure_region(reg_index, &regions[i]);

			if (reg_index == -EINVAL) {
				return reg_index;
    ee7a:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
    ee7e:	4620      	mov	r0, r4
    ee80:	b005      	add	sp, #20
    ee82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((u_reg_index == -EINVAL) ||
    ee86:	f11b 0f16 	cmn.w	fp, #22
    ee8a:	d0ed      	beq.n	ee68 <mpu_configure_regions_and_partition.constprop.0+0x48>
			(u_reg_index > (reg_index - 1))) {
    ee8c:	1e63      	subs	r3, r4, #1
		if ((u_reg_index == -EINVAL) ||
    ee8e:	455b      	cmp	r3, fp
    ee90:	dbea      	blt.n	ee68 <mpu_configure_regions_and_partition.constprop.0+0x48>
	MPU->RNR = index;
    ee92:	f8c5 b008 	str.w	fp, [r5, #8]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    ee96:	68e9      	ldr	r1, [r5, #12]
	MPU->RNR = index;
    ee98:	f8c5 b008 	str.w	fp, [r5, #8]
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    ee9c:	692f      	ldr	r7, [r5, #16]
	return MPU->RBAR & MPU_RBAR_BASE_Msk;
    ee9e:	f021 011f 	bic.w	r1, r1, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    eea2:	e9d6 3200 	ldrd	r3, r2, [r6]
    eea6:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
    eea8:	4299      	cmp	r1, r3
	return (MPU->RLAR & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
    eeaa:	f047 071f 	orr.w	r7, r7, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
    eeae:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
    eeb2:	d11c      	bne.n	eeee <mpu_configure_regions_and_partition.constprop.0+0xce>
    eeb4:	4557      	cmp	r7, sl
    eeb6:	d108      	bne.n	eeca <mpu_configure_regions_and_partition.constprop.0+0xaa>
			mpu_configure_region(u_reg_index, &regions[i]);
    eeb8:	4631      	mov	r1, r6
    eeba:	fa5f f08b 	uxtb.w	r0, fp
    eebe:	f7ff ff87 	bl	edd0 <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
    eec2:	f108 0801 	add.w	r8, r8, #1
    eec6:	360c      	adds	r6, #12
    eec8:	e7b3      	b.n	ee32 <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
    eeca:	4631      	mov	r1, r6
	MPU->RNR = index;
    eecc:	f8c5 b008 	str.w	fp, [r5, #8]
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    eed0:	68eb      	ldr	r3, [r5, #12]
		| (base & MPU_RBAR_BASE_Msk);
    eed2:	f022 021f 	bic.w	r2, r2, #31
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    eed6:	f003 031f 	and.w	r3, r3, #31
		| (base & MPU_RBAR_BASE_Msk);
    eeda:	431a      	orrs	r2, r3
	MPU->RBAR = (MPU->RBAR & (~MPU_RBAR_BASE_Msk))
    eedc:	60ea      	str	r2, [r5, #12]
				mpu_configure_region(reg_index, &regions[i]);
    eede:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
    eee0:	f7ff ff76 	bl	edd0 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    eee4:	f110 0f16 	cmn.w	r0, #22
    eee8:	d0c7      	beq.n	ee7a <mpu_configure_regions_and_partition.constprop.0+0x5a>
			reg_index++;
    eeea:	1c44      	adds	r4, r0, #1
    eeec:	e7e9      	b.n	eec2 <mpu_configure_regions_and_partition.constprop.0+0xa2>
		} else if (reg_last == u_reg_last) {
    eeee:	3b01      	subs	r3, #1
    eef0:	4557      	cmp	r7, sl
    eef2:	b2e0      	uxtb	r0, r4
    eef4:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = index;
    eef8:	f8c5 b008 	str.w	fp, [r5, #8]
		} else if (reg_last == u_reg_last) {
    eefc:	d106      	bne.n	ef0c <mpu_configure_regions_and_partition.constprop.0+0xec>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    eefe:	692a      	ldr	r2, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    ef00:	4631      	mov	r1, r6
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    ef02:	f002 021f 	and.w	r2, r2, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    ef06:	4313      	orrs	r3, r2
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    ef08:	612b      	str	r3, [r5, #16]
			reg_index =
    ef0a:	e7e9      	b.n	eee0 <mpu_configure_regions_and_partition.constprop.0+0xc0>
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    ef0c:	6929      	ldr	r1, [r5, #16]
    ef0e:	f001 011f 	and.w	r1, r1, #31
		| (limit & MPU_RLAR_LIMIT_Msk);
    ef12:	430b      	orrs	r3, r1
	MPU->RLAR = (MPU->RLAR & (~MPU_RLAR_LIMIT_Msk))
    ef14:	612b      	str	r3, [r5, #16]
				mpu_configure_region(reg_index, &regions[i]);
    ef16:	4631      	mov	r1, r6
    ef18:	f7ff ff5a 	bl	edd0 <mpu_configure_region>
			if (reg_index == -EINVAL) {
    ef1c:	f110 0f16 	cmn.w	r0, #22
    ef20:	d0ab      	beq.n	ee7a <mpu_configure_regions_and_partition.constprop.0+0x5a>
	MPU->RNR = index;
    ef22:	f8c5 b008 	str.w	fp, [r5, #8]
	attr->rbar = MPU->RBAR &
    ef26:	68ea      	ldr	r2, [r5, #12]
    ef28:	f89d 3008 	ldrb.w	r3, [sp, #8]
			REGION_LIMIT_ADDR((regions[i].start +
    ef2c:	3f01      	subs	r7, #1
	attr->rbar = MPU->RBAR &
    ef2e:	f362 0304 	bfi	r3, r2, #0, #5
    ef32:	f88d 3008 	strb.w	r3, [sp, #8]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    ef36:	692b      	ldr	r3, [r5, #16]
    ef38:	f89d 2008 	ldrb.w	r2, [sp, #8]
    ef3c:	085b      	lsrs	r3, r3, #1
    ef3e:	f363 1247 	bfi	r2, r3, #5, #3
    ef42:	f88d 2008 	strb.w	r2, [sp, #8]
			fill_region.base = regions[i].start +
    ef46:	e9d6 3200 	ldrd	r3, r2, [r6]
    ef4a:	4413      	add	r3, r2
    ef4c:	9300      	str	r3, [sp, #0]
			REGION_LIMIT_ADDR((regions[i].start +
    ef4e:	f023 031f 	bic.w	r3, r3, #31
    ef52:	443b      	add	r3, r7
			reg_index++;
    ef54:	1c44      	adds	r4, r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
    ef56:	eba3 0a0a 	sub.w	sl, r3, sl
    ef5a:	b2e0      	uxtb	r0, r4
    ef5c:	f02a 031f 	bic.w	r3, sl, #31
	if (index > (get_num_regions() - 1U)) {
    ef60:	280f      	cmp	r0, #15
			fill_region.attr.r_limit =
    ef62:	9303      	str	r3, [sp, #12]
    ef64:	d903      	bls.n	ef6e <mpu_configure_regions_and_partition.constprop.0+0x14e>
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    ef66:	4602      	mov	r2, r0
    ef68:	2145      	movs	r1, #69	; 0x45
    ef6a:	4806      	ldr	r0, [pc, #24]	; (ef84 <mpu_configure_regions_and_partition.constprop.0+0x164>)
    ef6c:	e783      	b.n	ee76 <mpu_configure_regions_and_partition.constprop.0+0x56>
	region_init(index, region_conf);
    ef6e:	4669      	mov	r1, sp
    ef70:	f7ff ff16 	bl	eda0 <region_init>
    ef74:	e7b9      	b.n	eeea <mpu_configure_regions_and_partition.constprop.0+0xca>
    ef76:	bf00      	nop
    ef78:	e000ed90 	.word	0xe000ed90
    ef7c:	000168f2 	.word	0x000168f2
    ef80:	000168ca 	.word	0x000168ca
    ef84:	0001689f 	.word	0x0001689f

0000ef88 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    ef88:	2205      	movs	r2, #5
    ef8a:	4b03      	ldr	r3, [pc, #12]	; (ef98 <arm_core_mpu_enable+0x10>)
    ef8c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    ef8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ef92:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    ef96:	4770      	bx	lr
    ef98:	e000ed90 	.word	0xe000ed90

0000ef9c <arm_core_mpu_disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    ef9c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    efa0:	2200      	movs	r2, #0
    efa2:	4b01      	ldr	r3, [pc, #4]	; (efa8 <arm_core_mpu_disable+0xc>)
    efa4:	605a      	str	r2, [r3, #4]
}
    efa6:	4770      	bx	lr
    efa8:	e000ed90 	.word	0xe000ed90

0000efac <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    efac:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    efae:	4c0a      	ldr	r4, [pc, #40]	; (efd8 <arm_core_mpu_configure_static_mpu_regions+0x2c>)
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
    efb0:	7822      	ldrb	r2, [r4, #0]
    efb2:	f7ff ff35 	bl	ee20 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    efb6:	7020      	strb	r0, [r4, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    efb8:	3016      	adds	r0, #22
    efba:	d10c      	bne.n	efd6 <arm_core_mpu_configure_static_mpu_regions+0x2a>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    efbc:	4907      	ldr	r1, [pc, #28]	; (efdc <arm_core_mpu_configure_static_mpu_regions+0x30>)
    efbe:	4808      	ldr	r0, [pc, #32]	; (efe0 <arm_core_mpu_configure_static_mpu_regions+0x34>)
    efc0:	f240 1205 	movw	r2, #261	; 0x105
    efc4:	f005 ff6c 	bl	14ea0 <printk>
			regions_num);
	}
}
    efc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    efcc:	f240 1105 	movw	r1, #261	; 0x105
    efd0:	4802      	ldr	r0, [pc, #8]	; (efdc <arm_core_mpu_configure_static_mpu_regions+0x30>)
    efd2:	f006 b831 	b.w	15038 <assert_post_action>
}
    efd6:	bd10      	pop	{r4, pc}
    efd8:	20001794 	.word	0x20001794
    efdc:	0001691a 	.word	0x0001691a
    efe0:	00015e12 	.word	0x00015e12

0000efe4 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
    efe4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    efe8:	4d2d      	ldr	r5, [pc, #180]	; (f0a0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xbc>)
    efea:	468a      	mov	sl, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
    efec:	4606      	mov	r6, r0
    efee:	f04f 0800 	mov.w	r8, #0
    eff2:	46ab      	mov	fp, r5
	MPU->RNR = index;
    eff4:	4f2b      	ldr	r7, [pc, #172]	; (f0a4 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
    eff6:	45d0      	cmp	r8, sl
    eff8:	db02      	blt.n	f000 <arm_core_mpu_mark_areas_for_dynamic_regions+0x1c>
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
    effa:	b003      	add	sp, #12
    effc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dyn_region_areas[i].size == 0U) {
    f000:	f8d6 9004 	ldr.w	r9, [r6, #4]
    f004:	f1b9 0f00 	cmp.w	r9, #0
    f008:	d044      	beq.n	f094 <arm_core_mpu_mark_areas_for_dynamic_regions+0xb0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
    f00a:	6831      	ldr	r1, [r6, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    f00c:	4608      	mov	r0, r1
    f00e:	9101      	str	r1, [sp, #4]
    f010:	f006 f931 	bl	15276 <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    f014:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
    f016:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
    f018:	eb09 0001 	add.w	r0, r9, r1
    f01c:	3801      	subs	r0, #1
    f01e:	f006 f92a 	bl	15276 <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
    f022:	4284      	cmp	r4, r0
    f024:	f04f 0214 	mov.w	r2, #20
    f028:	4b1f      	ldr	r3, [pc, #124]	; (f0a8 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc4>)
    f02a:	d013      	beq.n	f054 <arm_core_mpu_mark_areas_for_dynamic_regions+0x70>
		dyn_reg_info[i].index =
    f02c:	f06f 0315 	mvn.w	r3, #21
    f030:	fb02 f808 	mul.w	r8, r2, r8
    f034:	f84b 3008 	str.w	r3, [fp, r8]
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
    f038:	f240 1215 	movw	r2, #277	; 0x115
    f03c:	491b      	ldr	r1, [pc, #108]	; (f0ac <arm_core_mpu_mark_areas_for_dynamic_regions+0xc8>)
    f03e:	481c      	ldr	r0, [pc, #112]	; (f0b0 <arm_core_mpu_mark_areas_for_dynamic_regions+0xcc>)
    f040:	f005 ff2e 	bl	14ea0 <printk>
    f044:	f240 1115 	movw	r1, #277	; 0x115
    f048:	4818      	ldr	r0, [pc, #96]	; (f0ac <arm_core_mpu_mark_areas_for_dynamic_regions+0xc8>)
}
    f04a:	b003      	add	sp, #12
    f04c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
    f050:	f005 bff2 	b.w	15038 <assert_post_action>
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
    f054:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
    f058:	602c      	str	r4, [r5, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
    f05a:	d0ed      	beq.n	f038 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
    f05c:	7819      	ldrb	r1, [r3, #0]
    f05e:	42a1      	cmp	r1, r4
    f060:	ddea      	ble.n	f038 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
	attr->rbar = MPU->RBAR &
    f062:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = index;
    f066:	60bc      	str	r4, [r7, #8]
	MPU->RNR = index;
    f068:	60bc      	str	r4, [r7, #8]
	attr->rbar = MPU->RBAR &
    f06a:	68fc      	ldr	r4, [r7, #12]
    f06c:	f100 0108 	add.w	r1, r0, #8
    f070:	7b00      	ldrb	r0, [r0, #12]
    f072:	f364 0004 	bfi	r0, r4, #0, #5
    f076:	7108      	strb	r0, [r1, #4]
	attr->mair_idx = (MPU->RLAR & MPU_RLAR_AttrIndx_Msk) >>
    f078:	6938      	ldr	r0, [r7, #16]
    f07a:	790c      	ldrb	r4, [r1, #4]
    f07c:	0840      	lsrs	r0, r0, #1
    f07e:	f360 1447 	bfi	r4, r0, #5, #3
    f082:	710c      	strb	r4, [r1, #4]
	region_conf->base = (MPU->RBAR & MPU_RBAR_BASE_Msk);
    f084:	68f9      	ldr	r1, [r7, #12]
    f086:	f021 011f 	bic.w	r1, r1, #31
    f08a:	6069      	str	r1, [r5, #4]
	region_conf->attr.r_limit = MPU->RLAR & MPU_RLAR_LIMIT_Msk;
    f08c:	6939      	ldr	r1, [r7, #16]
    f08e:	f021 011f 	bic.w	r1, r1, #31
    f092:	6129      	str	r1, [r5, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
    f094:	f108 0801 	add.w	r8, r8, #1
    f098:	3514      	adds	r5, #20
    f09a:	360c      	adds	r6, #12
    f09c:	e7ab      	b.n	eff6 <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
    f09e:	bf00      	nop
    f0a0:	20000a6c 	.word	0x20000a6c
    f0a4:	e000ed90 	.word	0xe000ed90
    f0a8:	20001794 	.word	0x20001794
    f0ac:	0001691a 	.word	0x0001691a
    f0b0:	00015e12 	.word	0x00015e12

0000f0b4 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    f0b4:	b570      	push	{r4, r5, r6, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    f0b6:	4d1b      	ldr	r5, [pc, #108]	; (f124 <z_arm_mpu_init+0x70>)
    f0b8:	682e      	ldr	r6, [r5, #0]
    f0ba:	2e10      	cmp	r6, #16
    f0bc:	d90d      	bls.n	f0da <z_arm_mpu_init+0x26>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    f0be:	f44f 729e 	mov.w	r2, #316	; 0x13c
    f0c2:	4919      	ldr	r1, [pc, #100]	; (f128 <z_arm_mpu_init+0x74>)
    f0c4:	4819      	ldr	r0, [pc, #100]	; (f12c <z_arm_mpu_init+0x78>)
    f0c6:	f005 feeb 	bl	14ea0 <printk>
    f0ca:	4817      	ldr	r0, [pc, #92]	; (f128 <z_arm_mpu_init+0x74>)
    f0cc:	f44f 719e 	mov.w	r1, #316	; 0x13c
    f0d0:	f005 ffb2 	bl	15038 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    f0d4:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    f0d8:	bd70      	pop	{r4, r5, r6, pc}
	arm_core_mpu_disable();
    f0da:	f7ff ff5f 	bl	ef9c <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    f0de:	2000      	movs	r0, #0
	MPU->MAIR0 =
    f0e0:	4c13      	ldr	r4, [pc, #76]	; (f130 <z_arm_mpu_init+0x7c>)
    f0e2:	4a14      	ldr	r2, [pc, #80]	; (f134 <z_arm_mpu_init+0x80>)
    f0e4:	6322      	str	r2, [r4, #48]	; 0x30
    f0e6:	4286      	cmp	r6, r0
    f0e8:	d115      	bne.n	f116 <z_arm_mpu_init+0x62>
	static_regions_num = mpu_config.num_regions;
    f0ea:	4b13      	ldr	r3, [pc, #76]	; (f138 <z_arm_mpu_init+0x84>)
    f0ec:	701e      	strb	r6, [r3, #0]
	arm_core_mpu_enable();
    f0ee:	f7ff ff4b 	bl	ef88 <arm_core_mpu_enable>
	__ASSERT(
    f0f2:	6823      	ldr	r3, [r4, #0]
    f0f4:	f3c3 2307 	ubfx	r3, r3, #8, #8
    f0f8:	2b10      	cmp	r3, #16
    f0fa:	d00a      	beq.n	f112 <z_arm_mpu_init+0x5e>
    f0fc:	490a      	ldr	r1, [pc, #40]	; (f128 <z_arm_mpu_init+0x74>)
    f0fe:	480b      	ldr	r0, [pc, #44]	; (f12c <z_arm_mpu_init+0x78>)
    f100:	f44f 72cf 	mov.w	r2, #414	; 0x19e
    f104:	f005 fecc 	bl	14ea0 <printk>
    f108:	f44f 71cf 	mov.w	r1, #414	; 0x19e
    f10c:	4806      	ldr	r0, [pc, #24]	; (f128 <z_arm_mpu_init+0x74>)
    f10e:	f005 ff93 	bl	15038 <assert_post_action>
	return 0;
    f112:	2000      	movs	r0, #0
    f114:	e7e0      	b.n	f0d8 <z_arm_mpu_init+0x24>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    f116:	6869      	ldr	r1, [r5, #4]
    f118:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    f11c:	f7ff fe40 	bl	eda0 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    f120:	3001      	adds	r0, #1
    f122:	e7e0      	b.n	f0e6 <z_arm_mpu_init+0x32>
    f124:	00015bbc 	.word	0x00015bbc
    f128:	0001691a 	.word	0x0001691a
    f12c:	00015e12 	.word	0x00015e12
    f130:	e000ed90 	.word	0xe000ed90
    f134:	0044ffaa 	.word	0x0044ffaa
    f138:	20001794 	.word	0x20001794

0000f13c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    f13c:	4b01      	ldr	r3, [pc, #4]	; (f144 <__stdout_hook_install+0x8>)
    f13e:	6018      	str	r0, [r3, #0]
}
    f140:	4770      	bx	lr
    f142:	bf00      	nop
    f144:	20000028 	.word	0x20000028

0000f148 <thingy91_board_init>:

	return 0;
}

static int thingy91_board_init(const struct device *dev)
{
    f148:	b510      	push	{r4, lr}
	err = adp536x_init(ADP536X_I2C_DEV_NAME);
    f14a:	482a      	ldr	r0, [pc, #168]	; (f1f4 <thingy91_board_init+0xac>)
    f14c:	f7fe fdd2 	bl	dcf4 <adp536x_init>
	if (err) {
    f150:	4604      	mov	r4, r0
    f152:	b158      	cbz	r0, f16c <thingy91_board_init+0x24>
		LOG_ERR("ADP536X failed to initialize, error: %d\n", err);
    f154:	2145      	movs	r1, #69	; 0x45
    f156:	4602      	mov	r2, r0
    f158:	4827      	ldr	r0, [pc, #156]	; (f1f8 <thingy91_board_init+0xb0>)
		LOG_ERR("Could not enable charging: %d\n", err);
    f15a:	f005 ff82 	bl	15062 <z_log_minimal_printk>
	int err;

	err = power_mgmt_init();
	if (err) {
		LOG_ERR("power_mgmt_init failed with error: %d", err);
    f15e:	4622      	mov	r2, r4
    f160:	2145      	movs	r1, #69	; 0x45
    f162:	4826      	ldr	r0, [pc, #152]	; (f1fc <thingy91_board_init+0xb4>)
    f164:	f005 ff7d 	bl	15062 <z_log_minimal_printk>
		return err;
	}

	return 0;
}
    f168:	4620      	mov	r0, r4
    f16a:	bd10      	pop	{r4, pc}
	err = adp536x_buck_1v8_set();
    f16c:	f006 f802 	bl	15174 <adp536x_buck_1v8_set>
	if (err) {
    f170:	4604      	mov	r4, r0
    f172:	b118      	cbz	r0, f17c <thingy91_board_init+0x34>
		LOG_ERR("Could not set buck to 1.8 V, error: %d\n", err);
    f174:	4602      	mov	r2, r0
    f176:	2145      	movs	r1, #69	; 0x45
    f178:	4821      	ldr	r0, [pc, #132]	; (f200 <thingy91_board_init+0xb8>)
    f17a:	e7ee      	b.n	f15a <thingy91_board_init+0x12>
	err = adp536x_buckbst_3v3_set();
    f17c:	f006 f806 	bl	1518c <adp536x_buckbst_3v3_set>
	if (err) {
    f180:	4604      	mov	r4, r0
    f182:	b118      	cbz	r0, f18c <thingy91_board_init+0x44>
		LOG_ERR("Could not set buck/boost to 3.3 V, error: %d\n", err);
    f184:	4602      	mov	r2, r0
    f186:	2145      	movs	r1, #69	; 0x45
    f188:	481e      	ldr	r0, [pc, #120]	; (f204 <thingy91_board_init+0xbc>)
    f18a:	e7e6      	b.n	f15a <thingy91_board_init+0x12>
	err = adp536x_buckbst_enable(true);
    f18c:	2001      	movs	r0, #1
    f18e:	f006 f802 	bl	15196 <adp536x_buckbst_enable>
	if (err) {
    f192:	4604      	mov	r4, r0
    f194:	b118      	cbz	r0, f19e <thingy91_board_init+0x56>
		LOG_ERR("Could not enable buck/boost output, error: %d\n", err);
    f196:	4602      	mov	r2, r0
    f198:	2145      	movs	r1, #69	; 0x45
    f19a:	481b      	ldr	r0, [pc, #108]	; (f208 <thingy91_board_init+0xc0>)
    f19c:	e7dd      	b.n	f15a <thingy91_board_init+0x12>
	err = adp536x_buck_discharge_set(true);
    f19e:	2001      	movs	r0, #1
    f1a0:	f005 ffed 	bl	1517e <adp536x_buck_discharge_set>
	if (err) {
    f1a4:	4604      	mov	r4, r0
    f1a6:	2800      	cmp	r0, #0
    f1a8:	d1d9      	bne.n	f15e <thingy91_board_init+0x16>
	err = adp536x_vbus_current_set(ADP536X_VBUS_ILIM_500mA);
    f1aa:	2007      	movs	r0, #7
    f1ac:	f005 ffd0 	bl	15150 <adp536x_vbus_current_set>
	if (err) {
    f1b0:	4604      	mov	r4, r0
    f1b2:	b118      	cbz	r0, f1bc <thingy91_board_init+0x74>
		LOG_ERR("Could not set VBUS current limit, error: %d\n", err);
    f1b4:	4602      	mov	r2, r0
    f1b6:	2145      	movs	r1, #69	; 0x45
    f1b8:	4814      	ldr	r0, [pc, #80]	; (f20c <thingy91_board_init+0xc4>)
    f1ba:	e7ce      	b.n	f15a <thingy91_board_init+0x12>
	err = adp536x_charger_current_set(ADP536X_CHG_CURRENT_320mA);
    f1bc:	201f      	movs	r0, #31
    f1be:	f005 ffc1 	bl	15144 <adp536x_charger_current_set>
	if (err) {
    f1c2:	4604      	mov	r4, r0
    f1c4:	b118      	cbz	r0, f1ce <thingy91_board_init+0x86>
		LOG_ERR("Could not set charging current, error: %d\n", err);
    f1c6:	4602      	mov	r2, r0
    f1c8:	2145      	movs	r1, #69	; 0x45
    f1ca:	4811      	ldr	r0, [pc, #68]	; (f210 <thingy91_board_init+0xc8>)
    f1cc:	e7c5      	b.n	f15a <thingy91_board_init+0x12>
	err = adp536x_oc_chg_current_set(ADP536X_OC_CHG_THRESHOLD_400mA);
    f1ce:	2007      	movs	r0, #7
    f1d0:	f005 ffc9 	bl	15166 <adp536x_oc_chg_current_set>
	if (err) {
    f1d4:	4604      	mov	r4, r0
    f1d6:	b118      	cbz	r0, f1e0 <thingy91_board_init+0x98>
		LOG_ERR("Could not set charge current protection, error: %d\n",
    f1d8:	4602      	mov	r2, r0
    f1da:	2145      	movs	r1, #69	; 0x45
    f1dc:	480d      	ldr	r0, [pc, #52]	; (f214 <thingy91_board_init+0xcc>)
    f1de:	e7bc      	b.n	f15a <thingy91_board_init+0x12>
	err = adp536x_charging_enable(true);
    f1e0:	2001      	movs	r0, #1
    f1e2:	f005 ffbb 	bl	1515c <adp536x_charging_enable>
	if (err) {
    f1e6:	4604      	mov	r4, r0
    f1e8:	2800      	cmp	r0, #0
    f1ea:	d0bd      	beq.n	f168 <thingy91_board_init+0x20>
		LOG_ERR("Could not enable charging: %d\n", err);
    f1ec:	4602      	mov	r2, r0
    f1ee:	2145      	movs	r1, #69	; 0x45
    f1f0:	4809      	ldr	r0, [pc, #36]	; (f218 <thingy91_board_init+0xd0>)
    f1f2:	e7b2      	b.n	f15a <thingy91_board_init+0x12>
    f1f4:	00016960 	.word	0x00016960
    f1f8:	00016966 	.word	0x00016966
    f1fc:	00016ae7 	.word	0x00016ae7
    f200:	00016994 	.word	0x00016994
    f204:	000169c1 	.word	0x000169c1
    f208:	000169f4 	.word	0x000169f4
    f20c:	00016a28 	.word	0x00016a28
    f210:	00016a5a 	.word	0x00016a5a
    f214:	00016a8a 	.word	0x00016a8a
    f218:	00016ac3 	.word	0x00016ac3

0000f21c <twim_2_init>:
#ifdef CONFIG_I2C_1_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(1);
#endif

#ifdef CONFIG_I2C_2_NRF_TWIM
I2C_NRFX_TWIM_DEVICE(2);
    f21c:	b510      	push	{r4, lr}
    f21e:	4604      	mov	r4, r0
    f220:	2200      	movs	r2, #0
    f222:	2101      	movs	r1, #1
    f224:	200a      	movs	r0, #10
    f226:	f7ff f937 	bl	e498 <z_arm_irq_priority_set>
	nrfx_err_t result = nrfx_twim_init(&get_dev_config(dev)->twim,
    f22a:	6860      	ldr	r0, [r4, #4]
    f22c:	6923      	ldr	r3, [r4, #16]
    f22e:	4a09      	ldr	r2, [pc, #36]	; (f254 <twim_2_init+0x38>)
    f230:	f100 0108 	add.w	r1, r0, #8
    f234:	f000 fd8e 	bl	fd54 <nrfx_twim_init>
	if (result != NRFX_SUCCESS) {
    f238:	4b07      	ldr	r3, [pc, #28]	; (f258 <twim_2_init+0x3c>)
    f23a:	4298      	cmp	r0, r3
    f23c:	d007      	beq.n	f24e <twim_2_init+0x32>
		LOG_ERR("Failed to initialize device: %s",
    f23e:	4807      	ldr	r0, [pc, #28]	; (f25c <twim_2_init+0x40>)
    f240:	2145      	movs	r1, #69	; 0x45
    f242:	6822      	ldr	r2, [r4, #0]
    f244:	f005 ff0d 	bl	15062 <z_log_minimal_printk>
		return -EBUSY;
    f248:	f06f 000f 	mvn.w	r0, #15
I2C_NRFX_TWIM_DEVICE(2);
    f24c:	bd10      	pop	{r4, pc}
	return 0;
    f24e:	2000      	movs	r0, #0
I2C_NRFX_TWIM_DEVICE(2);
    f250:	e7fc      	b.n	f24c <twim_2_init+0x30>
    f252:	bf00      	nop
    f254:	0000f2a1 	.word	0x0000f2a1
    f258:	0bad0000 	.word	0x0bad0000
    f25c:	00016b23 	.word	0x00016b23

0000f260 <i2c_nrfx_twim_configure>:
	if (I2C_ADDR_10_BITS & dev_config) {
    f260:	07ca      	lsls	r2, r1, #31
{
    f262:	b508      	push	{r3, lr}
	nrfx_twim_t const *inst = &(get_dev_config(dev)->twim);
    f264:	6843      	ldr	r3, [r0, #4]
	if (I2C_ADDR_10_BITS & dev_config) {
    f266:	d409      	bmi.n	f27c <i2c_nrfx_twim_configure+0x1c>
	switch (I2C_SPEED_GET(dev_config)) {
    f268:	f3c1 0242 	ubfx	r2, r1, #1, #3
    f26c:	2a01      	cmp	r2, #1
    f26e:	d008      	beq.n	f282 <i2c_nrfx_twim_configure+0x22>
    f270:	2a02      	cmp	r2, #2
    f272:	d00f      	beq.n	f294 <i2c_nrfx_twim_configure+0x34>
		LOG_ERR("unsupported speed");
    f274:	2145      	movs	r1, #69	; 0x45
    f276:	4809      	ldr	r0, [pc, #36]	; (f29c <i2c_nrfx_twim_configure+0x3c>)
    f278:	f005 fef3 	bl	15062 <z_log_minimal_printk>
		return -EINVAL;
    f27c:	f06f 0015 	mvn.w	r0, #21
    f280:	e007      	b.n	f292 <i2c_nrfx_twim_configure+0x32>
}

NRF_STATIC_INLINE void nrf_twim_frequency_set(NRF_TWIM_Type * p_reg,
                                              nrf_twim_frequency_t frequency)
{
    p_reg->FREQUENCY = frequency;
    f282:	f04f 72cc 	mov.w	r2, #26738688	; 0x1980000
		nrf_twim_frequency_set(inst->p_twim, NRF_TWIM_FREQ_100K);
    f286:	681b      	ldr	r3, [r3, #0]
    f288:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
	get_dev_data(dev)->dev_config = dev_config;
    f28c:	6903      	ldr	r3, [r0, #16]
	return 0;
    f28e:	2000      	movs	r0, #0
	get_dev_data(dev)->dev_config = dev_config;
    f290:	6259      	str	r1, [r3, #36]	; 0x24
}
    f292:	bd08      	pop	{r3, pc}
    f294:	f04f 62c8 	mov.w	r2, #104857600	; 0x6400000
		nrf_twim_frequency_set(inst->p_twim, NRF_TWIM_FREQ_400K);
    f298:	681b      	ldr	r3, [r3, #0]
    f29a:	e7f5      	b.n	f288 <i2c_nrfx_twim_configure+0x28>
    f29c:	00016b48 	.word	0x00016b48

0000f2a0 <event_handler>:
	switch (p_event->type) {
    f2a0:	7803      	ldrb	r3, [r0, #0]
    f2a2:	2b01      	cmp	r3, #1
    f2a4:	d008      	beq.n	f2b8 <event_handler+0x18>
    f2a6:	2b02      	cmp	r3, #2
    f2a8:	d008      	beq.n	f2bc <event_handler+0x1c>
    f2aa:	b94b      	cbnz	r3, f2c0 <event_handler+0x20>
		dev_data->res = NRFX_SUCCESS;
    f2ac:	4b05      	ldr	r3, [pc, #20]	; (f2c4 <event_handler+0x24>)
		dev_data->res = NRFX_ERROR_INTERNAL;
    f2ae:	620b      	str	r3, [r1, #32]
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    f2b0:	f101 0010 	add.w	r0, r1, #16
    f2b4:	f001 be2a 	b.w	10f0c <z_impl_k_sem_give>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_ANACK;
    f2b8:	4b03      	ldr	r3, [pc, #12]	; (f2c8 <event_handler+0x28>)
    f2ba:	e7f8      	b.n	f2ae <event_handler+0xe>
		dev_data->res = NRFX_ERROR_DRV_TWI_ERR_DNACK;
    f2bc:	4b03      	ldr	r3, [pc, #12]	; (f2cc <event_handler+0x2c>)
    f2be:	e7f6      	b.n	f2ae <event_handler+0xe>
		dev_data->res = NRFX_ERROR_INTERNAL;
    f2c0:	4b03      	ldr	r3, [pc, #12]	; (f2d0 <event_handler+0x30>)
    f2c2:	e7f4      	b.n	f2ae <event_handler+0xe>
    f2c4:	0bad0000 	.word	0x0bad0000
    f2c8:	0bae0001 	.word	0x0bae0001
    f2cc:	0bae0002 	.word	0x0bae0002
    f2d0:	0bad0001 	.word	0x0bad0001

0000f2d4 <i2c_nrfx_twim_transfer>:
{
    f2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f2d8:	4693      	mov	fp, r2
	nrfx_twim_xfer_desc_t cur_xfer = {
    f2da:	2214      	movs	r2, #20
{
    f2dc:	461e      	mov	r6, r3
	uint8_t *concat_buf = get_dev_data(dev)->concat_buf;
    f2de:	6904      	ldr	r4, [r0, #16]
{
    f2e0:	b08b      	sub	sp, #44	; 0x2c
    f2e2:	4605      	mov	r5, r0
    f2e4:	4689      	mov	r9, r1
	nrfx_twim_xfer_desc_t cur_xfer = {
    f2e6:	eb0d 0002 	add.w	r0, sp, r2
    f2ea:	2100      	movs	r1, #0
	uint8_t *concat_buf = get_dev_data(dev)->concat_buf;
    f2ec:	f8d4 802c 	ldr.w	r8, [r4, #44]	; 0x2c
	uint16_t concat_buf_size = get_dev_data(dev)->concat_buf_size;
    f2f0:	f8b4 a028 	ldrh.w	sl, [r4, #40]	; 0x28
	nrfx_twim_xfer_desc_t cur_xfer = {
    f2f4:	f006 f83b 	bl	1536e <memset>
    f2f8:	f88d 6015 	strb.w	r6, [sp, #21]
	return z_impl_k_sem_take(sem, timeout);
    f2fc:	f04f 32ff 	mov.w	r2, #4294967295
    f300:	f04f 33ff 	mov.w	r3, #4294967295
    f304:	4620      	mov	r0, r4
    f306:	f001 fe37 	bl	10f78 <z_impl_k_sem_take>
	k_sem_take(&(get_dev_data(dev)->completion_sync), K_NO_WAIT);
    f30a:	6928      	ldr	r0, [r5, #16]
    f30c:	3010      	adds	r0, #16
	for (size_t i = 0; i < num_msgs; i++) {
    f30e:	2700      	movs	r7, #0
    f310:	2200      	movs	r2, #0
    f312:	2300      	movs	r3, #0
    f314:	f001 fe30 	bl	10f78 <z_impl_k_sem_take>
	nrfx_twim_enable(&get_dev_config(dev)->twim);
    f318:	6868      	ldr	r0, [r5, #4]
    f31a:	f000 fd8f 	bl	fe3c <nrfx_twim_enable>
	for (size_t i = 0; i < num_msgs; i++) {
    f31e:	464e      	mov	r6, r9
	uint32_t concat_len = 0;
    f320:	463c      	mov	r4, r7
	for (size_t i = 0; i < num_msgs; i++) {
    f322:	455f      	cmp	r7, fp
    f324:	d301      	bcc.n	f32a <i2c_nrfx_twim_transfer+0x56>
    f326:	2400      	movs	r4, #0
    f328:	e043      	b.n	f3b2 <i2c_nrfx_twim_transfer+0xde>
		if (I2C_MSG_ADDR_10_BITS & msgs[i].flags) {
    f32a:	7a31      	ldrb	r1, [r6, #8]
    f32c:	070b      	lsls	r3, r1, #28
    f32e:	f100 809b 	bmi.w	f468 <i2c_nrfx_twim_transfer+0x194>
			&& ((msgs[i].flags & I2C_MSG_READ)
    f332:	f1ba 0f00 	cmp.w	sl, #0
    f336:	d00d      	beq.n	f354 <i2c_nrfx_twim_transfer+0x80>
			&& ((i + 1) < num_msgs)
    f338:	1c7b      	adds	r3, r7, #1
    f33a:	455b      	cmp	r3, fp
    f33c:	d20a      	bcs.n	f354 <i2c_nrfx_twim_transfer+0x80>
			&& !(msgs[i].flags & I2C_MSG_STOP)
    f33e:	0788      	lsls	r0, r1, #30
    f340:	d408      	bmi.n	f354 <i2c_nrfx_twim_transfer+0x80>
			&& !(msgs[i + 1].flags & I2C_MSG_RESTART)
    f342:	7d33      	ldrb	r3, [r6, #20]
			    == (msgs[i + 1].flags & I2C_MSG_READ));
    f344:	ea81 0203 	eor.w	r2, r1, r3
			&& ((msgs[i].flags & I2C_MSG_READ)
    f348:	f002 0201 	and.w	r2, r2, #1
    f34c:	f003 0304 	and.w	r3, r3, #4
    f350:	4313      	orrs	r3, r2
    f352:	d01f      	beq.n	f394 <i2c_nrfx_twim_transfer+0xc0>
		if (concat_next || (concat_len != 0)) {
    f354:	2c00      	cmp	r4, #0
    f356:	d136      	bne.n	f3c6 <i2c_nrfx_twim_transfer+0xf2>
			cur_xfer.p_primary_buf = msgs[i].buf;
    f358:	2400      	movs	r4, #0
    f35a:	6833      	ldr	r3, [r6, #0]
    f35c:	9308      	str	r3, [sp, #32]
			cur_xfer.primary_length = msgs[i].len;
    f35e:	6873      	ldr	r3, [r6, #4]
    f360:	9306      	str	r3, [sp, #24]
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    f362:	7a33      	ldrb	r3, [r6, #8]
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    f364:	6868      	ldr	r0, [r5, #4]
			NRFX_TWIM_XFER_RX : NRFX_TWIM_XFER_TX;
    f366:	f003 0201 	and.w	r2, r3, #1
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    f36a:	f013 0f02 	tst.w	r3, #2
		cur_xfer.type = (msgs[i].flags & I2C_MSG_READ) ?
    f36e:	f88d 2014 	strb.w	r2, [sp, #20]
		nrfx_err_t res = nrfx_twim_xfer(&get_dev_config(dev)->twim,
    f372:	a905      	add	r1, sp, #20
    f374:	bf0c      	ite	eq
    f376:	2220      	moveq	r2, #32
    f378:	2200      	movne	r2, #0
    f37a:	f000 fdbb 	bl	fef4 <nrfx_twim_xfer>
		if (res != NRFX_SUCCESS) {
    f37e:	4b3c      	ldr	r3, [pc, #240]	; (f470 <i2c_nrfx_twim_transfer+0x19c>)
    f380:	4298      	cmp	r0, r3
    f382:	d034      	beq.n	f3ee <i2c_nrfx_twim_transfer+0x11a>
			if (res == NRFX_ERROR_BUSY) {
    f384:	330b      	adds	r3, #11
				ret = -EIO;
    f386:	4298      	cmp	r0, r3
    f388:	bf0c      	ite	eq
    f38a:	f06f 040f 	mvneq.w	r4, #15
    f38e:	f06f 0404 	mvnne.w	r4, #4
    f392:	e00e      	b.n	f3b2 <i2c_nrfx_twim_transfer+0xde>
			&& ((msgs[i].flags & I2C_MSG_READ)
    f394:	2301      	movs	r3, #1
			if ((concat_len + msgs[i].len) > concat_buf_size) {
    f396:	6872      	ldr	r2, [r6, #4]
    f398:	1910      	adds	r0, r2, r4
    f39a:	4550      	cmp	r0, sl
    f39c:	d915      	bls.n	f3ca <i2c_nrfx_twim_transfer+0xf6>
				LOG_ERR("concat-buf overflow: %u + %u > %u",
    f39e:	4613      	mov	r3, r2
    f3a0:	2145      	movs	r1, #69	; 0x45
    f3a2:	4622      	mov	r2, r4
    f3a4:	4833      	ldr	r0, [pc, #204]	; (f474 <i2c_nrfx_twim_transfer+0x1a0>)
    f3a6:	f8cd a000 	str.w	sl, [sp]
    f3aa:	f005 fe5a 	bl	15062 <z_log_minimal_printk>
				ret = -ENOSPC;
    f3ae:	f06f 041b 	mvn.w	r4, #27
	nrfx_twim_disable(&get_dev_config(dev)->twim);
    f3b2:	6868      	ldr	r0, [r5, #4]
    f3b4:	f000 fd6a 	bl	fe8c <nrfx_twim_disable>
	k_sem_give(&(get_dev_data(dev)->transfer_sync));
    f3b8:	6928      	ldr	r0, [r5, #16]
	z_impl_k_sem_give(sem);
    f3ba:	f001 fda7 	bl	10f0c <z_impl_k_sem_give>
}
    f3be:	4620      	mov	r0, r4
    f3c0:	b00b      	add	sp, #44	; 0x2c
    f3c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& ((msgs[i].flags & I2C_MSG_READ)
    f3c6:	2300      	movs	r3, #0
    f3c8:	e7e5      	b.n	f396 <i2c_nrfx_twim_transfer+0xc2>
			if (!(msgs[i].flags & I2C_MSG_READ)) {
    f3ca:	07c9      	lsls	r1, r1, #31
    f3cc:	d406      	bmi.n	f3dc <i2c_nrfx_twim_transfer+0x108>
				memcpy(concat_buf + concat_len,
    f3ce:	6831      	ldr	r1, [r6, #0]
    f3d0:	eb08 0004 	add.w	r0, r8, r4
    f3d4:	9303      	str	r3, [sp, #12]
    f3d6:	f005 ff9f 	bl	15318 <memcpy>
    f3da:	9b03      	ldr	r3, [sp, #12]
			concat_len += msgs[i].len;
    f3dc:	6872      	ldr	r2, [r6, #4]
    f3de:	4414      	add	r4, r2
		if (concat_next) {
    f3e0:	bb63      	cbnz	r3, f43c <i2c_nrfx_twim_transfer+0x168>
		if (concat_len == 0) {
    f3e2:	2c00      	cmp	r4, #0
    f3e4:	d0b8      	beq.n	f358 <i2c_nrfx_twim_transfer+0x84>
			cur_xfer.p_primary_buf = concat_buf;
    f3e6:	f8cd 8020 	str.w	r8, [sp, #32]
			cur_xfer.primary_length = concat_len;
    f3ea:	9406      	str	r4, [sp, #24]
    f3ec:	e7b9      	b.n	f362 <i2c_nrfx_twim_transfer+0x8e>
		ret = k_sem_take(&(get_dev_data(dev)->completion_sync),
    f3ee:	6928      	ldr	r0, [r5, #16]
    f3f0:	3010      	adds	r0, #16
	return z_impl_k_sem_take(sem, timeout);
    f3f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    f3f6:	2300      	movs	r3, #0
    f3f8:	f001 fdbe 	bl	10f78 <z_impl_k_sem_take>
		if (ret != 0) {
    f3fc:	b178      	cbz	r0, f41e <i2c_nrfx_twim_transfer+0x14a>
			LOG_ERR("Error on I2C line occurred for message %d", i);
    f3fe:	2145      	movs	r1, #69	; 0x45
    f400:	463a      	mov	r2, r7
    f402:	481d      	ldr	r0, [pc, #116]	; (f478 <i2c_nrfx_twim_transfer+0x1a4>)
    f404:	f005 fe2d 	bl	15062 <z_log_minimal_printk>
			nrfx_twim_disable(&get_dev_config(dev)->twim);
    f408:	6868      	ldr	r0, [r5, #4]
    f40a:	f000 fd3f 	bl	fe8c <nrfx_twim_disable>
			nrfx_twim_bus_recover(get_dev_config(dev)->config.scl,
    f40e:	686b      	ldr	r3, [r5, #4]
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin);

#ifndef NRFX_DECLARE_ONLY
NRFX_STATIC_INLINE nrfx_err_t nrfx_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
    return nrfx_twi_twim_bus_recover(scl_pin, sda_pin);
    f410:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
    f414:	f001 f85e 	bl	104d4 <nrfx_twi_twim_bus_recover>
			ret = -EIO;
    f418:	f06f 0404 	mvn.w	r4, #4
			break;
    f41c:	e7c9      	b.n	f3b2 <i2c_nrfx_twim_transfer+0xde>
		res = get_dev_data(dev)->res;
    f41e:	692b      	ldr	r3, [r5, #16]
    f420:	6a1a      	ldr	r2, [r3, #32]
		if (res != NRFX_SUCCESS) {
    f422:	4b13      	ldr	r3, [pc, #76]	; (f470 <i2c_nrfx_twim_transfer+0x19c>)
    f424:	429a      	cmp	r2, r3
    f426:	d005      	beq.n	f434 <i2c_nrfx_twim_transfer+0x160>
			LOG_ERR("Error 0x%08X occurred for message %d", res, i);
    f428:	463b      	mov	r3, r7
    f42a:	2145      	movs	r1, #69	; 0x45
    f42c:	4813      	ldr	r0, [pc, #76]	; (f47c <i2c_nrfx_twim_transfer+0x1a8>)
    f42e:	f005 fe18 	bl	15062 <z_log_minimal_printk>
    f432:	e7f1      	b.n	f418 <i2c_nrfx_twim_transfer+0x144>
		if ((msgs[i].flags & I2C_MSG_READ)
    f434:	7a33      	ldrb	r3, [r6, #8]
    f436:	07db      	lsls	r3, r3, #31
    f438:	d403      	bmi.n	f442 <i2c_nrfx_twim_transfer+0x16e>
		concat_len = 0;
    f43a:	2400      	movs	r4, #0
	for (size_t i = 0; i < num_msgs; i++) {
    f43c:	3701      	adds	r7, #1
    f43e:	360c      	adds	r6, #12
    f440:	e76f      	b.n	f322 <i2c_nrfx_twim_transfer+0x4e>
		    && cur_xfer.p_primary_buf == concat_buf) {
    f442:	9b08      	ldr	r3, [sp, #32]
    f444:	4598      	cmp	r8, r3
    f446:	d1f8      	bne.n	f43a <i2c_nrfx_twim_transfer+0x166>
			while (concat_len >= msgs[j].len) {
    f448:	230c      	movs	r3, #12
    f44a:	fb03 9307 	mla	r3, r3, r7, r9
    f44e:	685a      	ldr	r2, [r3, #4]
    f450:	3b0c      	subs	r3, #12
    f452:	4294      	cmp	r4, r2
    f454:	d3f1      	bcc.n	f43a <i2c_nrfx_twim_transfer+0x166>
				concat_len -= msgs[j].len;
    f456:	1aa4      	subs	r4, r4, r2
				memcpy(msgs[j].buf,
    f458:	68d8      	ldr	r0, [r3, #12]
    f45a:	eb08 0104 	add.w	r1, r8, r4
    f45e:	9303      	str	r3, [sp, #12]
    f460:	f005 ff5a 	bl	15318 <memcpy>
    f464:	9b03      	ldr	r3, [sp, #12]
				j--;
    f466:	e7f2      	b.n	f44e <i2c_nrfx_twim_transfer+0x17a>
			ret = -ENOTSUP;
    f468:	f06f 0485 	mvn.w	r4, #133	; 0x85
    f46c:	e7a1      	b.n	f3b2 <i2c_nrfx_twim_transfer+0xde>
    f46e:	bf00      	nop
    f470:	0bad0000 	.word	0x0bad0000
    f474:	00016b5f 	.word	0x00016b5f
    f478:	00016b86 	.word	0x00016b86
    f47c:	00016bb5 	.word	0x00016bb5

0000f480 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    f480:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    f482:	794b      	ldrb	r3, [r1, #5]
    f484:	2b01      	cmp	r3, #1
    f486:	d02a      	beq.n	f4de <uarte_nrfx_configure+0x5e>
    f488:	2b03      	cmp	r3, #3
    f48a:	d125      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    f48c:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    f48e:	798b      	ldrb	r3, [r1, #6]
    f490:	2b03      	cmp	r3, #3
    f492:	d121      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    f494:	79cc      	ldrb	r4, [r1, #7]
    f496:	b12c      	cbz	r4, f4a4 <uarte_nrfx_configure+0x24>
    f498:	2c01      	cmp	r4, #1
    f49a:	d11d      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
	case UART_CFG_FLOW_CTRL_NONE:
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
		break;
	case UART_CFG_FLOW_CTRL_RTS_CTS:
		if (IS_HWFC_PINS_USED(get_dev_config(dev)->flags)) {
    f49c:	6843      	ldr	r3, [r0, #4]
    f49e:	685b      	ldr	r3, [r3, #4]
    f4a0:	079b      	lsls	r3, r3, #30
    f4a2:	d019      	beq.n	f4d8 <uarte_nrfx_configure+0x58>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    f4a4:	790a      	ldrb	r2, [r1, #4]
    f4a6:	b112      	cbz	r2, f4ae <uarte_nrfx_configure+0x2e>
    f4a8:	2a02      	cmp	r2, #2
    f4aa:	d115      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    f4ac:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    f4ae:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    f4b0:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    f4b2:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    f4b6:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    f4b8:	d065      	beq.n	f586 <uarte_nrfx_configure+0x106>
    f4ba:	d82d      	bhi.n	f518 <uarte_nrfx_configure+0x98>
    f4bc:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    f4c0:	d064      	beq.n	f58c <uarte_nrfx_configure+0x10c>
    f4c2:	d816      	bhi.n	f4f2 <uarte_nrfx_configure+0x72>
    f4c4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    f4c8:	d062      	beq.n	f590 <uarte_nrfx_configure+0x110>
    f4ca:	d80a      	bhi.n	f4e2 <uarte_nrfx_configure+0x62>
    f4cc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    f4d0:	d061      	beq.n	f596 <uarte_nrfx_configure+0x116>
    f4d2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    f4d6:	d061      	beq.n	f59c <uarte_nrfx_configure+0x11c>
    f4d8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    f4dc:	e052      	b.n	f584 <uarte_nrfx_configure+0x104>
	switch (cfg->stop_bits) {
    f4de:	2600      	movs	r6, #0
    f4e0:	e7d5      	b.n	f48e <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    f4e2:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    f4e6:	d05c      	beq.n	f5a2 <uarte_nrfx_configure+0x122>
    f4e8:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    f4ec:	d1f4      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    f4ee:	4b37      	ldr	r3, [pc, #220]	; (f5cc <uarte_nrfx_configure+0x14c>)
    f4f0:	e03c      	b.n	f56c <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    f4f2:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    f4f6:	d057      	beq.n	f5a8 <uarte_nrfx_configure+0x128>
    f4f8:	d807      	bhi.n	f50a <uarte_nrfx_configure+0x8a>
    f4fa:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    f4fe:	d055      	beq.n	f5ac <uarte_nrfx_configure+0x12c>
    f500:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    f504:	d1e8      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    f506:	4b32      	ldr	r3, [pc, #200]	; (f5d0 <uarte_nrfx_configure+0x150>)
    f508:	e030      	b.n	f56c <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    f50a:	f647 2712 	movw	r7, #31250	; 0x7a12
    f50e:	42bb      	cmp	r3, r7
    f510:	d1e2      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    f512:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    f516:	e029      	b.n	f56c <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    f518:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    f51c:	d048      	beq.n	f5b0 <uarte_nrfx_configure+0x130>
    f51e:	d813      	bhi.n	f548 <uarte_nrfx_configure+0xc8>
    f520:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    f524:	d047      	beq.n	f5b6 <uarte_nrfx_configure+0x136>
    f526:	d809      	bhi.n	f53c <uarte_nrfx_configure+0xbc>
    f528:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    f52c:	42bb      	cmp	r3, r7
    f52e:	d044      	beq.n	f5ba <uarte_nrfx_configure+0x13a>
    f530:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    f534:	d1d0      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    f536:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    f53a:	e017      	b.n	f56c <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    f53c:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    f540:	d1ca      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    f542:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    f546:	e011      	b.n	f56c <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    f548:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    f54c:	d038      	beq.n	f5c0 <uarte_nrfx_configure+0x140>
    f54e:	d808      	bhi.n	f562 <uarte_nrfx_configure+0xe2>
    f550:	4f20      	ldr	r7, [pc, #128]	; (f5d4 <uarte_nrfx_configure+0x154>)
    f552:	42bb      	cmp	r3, r7
    f554:	d037      	beq.n	f5c6 <uarte_nrfx_configure+0x146>
    f556:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    f55a:	d1bd      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    f55c:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    f560:	e004      	b.n	f56c <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    f562:	4f1d      	ldr	r7, [pc, #116]	; (f5d8 <uarte_nrfx_configure+0x158>)
    f564:	42bb      	cmp	r3, r7
    f566:	d1b7      	bne.n	f4d8 <uarte_nrfx_configure+0x58>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    f568:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    f56c:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    f570:	6903      	ldr	r3, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
    f572:	4334      	orrs	r4, r6
    f574:	4322      	orrs	r2, r4
    f576:	3304      	adds	r3, #4
    f578:	c903      	ldmia	r1, {r0, r1}
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    f57a:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    f57e:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    f582:	2000      	movs	r0, #0
}
    f584:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    f586:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    f58a:	e7ef      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    f58c:	4b13      	ldr	r3, [pc, #76]	; (f5dc <uarte_nrfx_configure+0x15c>)
    f58e:	e7ed      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    f590:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    f594:	e7ea      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = 0x00014000;
    f596:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    f59a:	e7e7      	b.n	f56c <uarte_nrfx_configure+0xec>
	switch (baudrate) {
    f59c:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    f5a0:	e7e4      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    f5a2:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    f5a6:	e7e1      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    f5a8:	4b0d      	ldr	r3, [pc, #52]	; (f5e0 <uarte_nrfx_configure+0x160>)
    f5aa:	e7df      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    f5ac:	4b0d      	ldr	r3, [pc, #52]	; (f5e4 <uarte_nrfx_configure+0x164>)
    f5ae:	e7dd      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    f5b0:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    f5b4:	e7da      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    f5b6:	4b0c      	ldr	r3, [pc, #48]	; (f5e8 <uarte_nrfx_configure+0x168>)
    f5b8:	e7d8      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    f5ba:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    f5be:	e7d5      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    f5c0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    f5c4:	e7d2      	b.n	f56c <uarte_nrfx_configure+0xec>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    f5c6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    f5ca:	e7cf      	b.n	f56c <uarte_nrfx_configure+0xec>
    f5cc:	0013b000 	.word	0x0013b000
    f5d0:	004ea000 	.word	0x004ea000
    f5d4:	0003d090 	.word	0x0003d090
    f5d8:	000f4240 	.word	0x000f4240
    f5dc:	00275000 	.word	0x00275000
    f5e0:	0075c000 	.word	0x0075c000
    f5e4:	003af000 	.word	0x003af000
    f5e8:	013a9000 	.word	0x013a9000

0000f5ec <nrf_gpio_pin_port_decode>:
 *
 * @return Pointer to port register set.
 */
NRF_STATIC_INLINE NRF_GPIO_Type * nrf_gpio_pin_port_decode(uint32_t * p_pin)
{
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    f5ec:	6803      	ldr	r3, [r0, #0]
{
    f5ee:	b510      	push	{r4, lr}
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
    f5f0:	095a      	lsrs	r2, r3, #5
    f5f2:	bf0c      	ite	eq
    f5f4:	f04f 32ff 	moveq.w	r2, #4294967295
    f5f8:	2200      	movne	r2, #0
            mask = P1_FEATURE_PINS_PRESENT;
            break;
#endif
    }

    pin_number &= 0x1F;
    f5fa:	f003 031f 	and.w	r3, r3, #31

    return (mask & (1UL << pin_number)) ? true : false;
    f5fe:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    f602:	07db      	lsls	r3, r3, #31
{
    f604:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    f606:	d40a      	bmi.n	f61e <nrf_gpio_pin_port_decode+0x32>
    f608:	490e      	ldr	r1, [pc, #56]	; (f644 <nrf_gpio_pin_port_decode+0x58>)
    f60a:	480f      	ldr	r0, [pc, #60]	; (f648 <nrf_gpio_pin_port_decode+0x5c>)
    f60c:	f44f 7205 	mov.w	r2, #532	; 0x214
    f610:	f005 fc46 	bl	14ea0 <printk>
    f614:	f44f 7105 	mov.w	r1, #532	; 0x214
    f618:	480a      	ldr	r0, [pc, #40]	; (f644 <nrf_gpio_pin_port_decode+0x58>)
    f61a:	f005 fd0d 	bl	15038 <assert_post_action>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    f61e:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    f620:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    f624:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    f626:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    f628:	d00a      	beq.n	f640 <nrf_gpio_pin_port_decode+0x54>
            NRFX_ASSERT(0);
    f62a:	4906      	ldr	r1, [pc, #24]	; (f644 <nrf_gpio_pin_port_decode+0x58>)
    f62c:	4806      	ldr	r0, [pc, #24]	; (f648 <nrf_gpio_pin_port_decode+0x5c>)
    f62e:	f240 2219 	movw	r2, #537	; 0x219
    f632:	f005 fc35 	bl	14ea0 <printk>
    f636:	f240 2119 	movw	r1, #537	; 0x219
    f63a:	4802      	ldr	r0, [pc, #8]	; (f644 <nrf_gpio_pin_port_decode+0x58>)
    f63c:	f005 fcfc 	bl	15038 <assert_post_action>
}
    f640:	4802      	ldr	r0, [pc, #8]	; (f64c <nrf_gpio_pin_port_decode+0x60>)
    f642:	bd10      	pop	{r4, pc}
    f644:	00016bed 	.word	0x00016bed
    f648:	00015e12 	.word	0x00015e12
    f64c:	50842500 	.word	0x50842500

0000f650 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    f650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f652:	4605      	mov	r5, r0
    f654:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = get_dev_data(dev);
    f656:	6906      	ldr	r6, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    f658:	f006 f812 	bl	15680 <k_is_in_isr>
    f65c:	b910      	cbnz	r0, f664 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    f65e:	4b2c      	ldr	r3, [pc, #176]	; (f710 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    f660:	781b      	ldrb	r3, [r3, #0]
    f662:	b983      	cbnz	r3, f686 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    f664:	f04f 0320 	mov.w	r3, #32
    f668:	f3ef 8411 	mrs	r4, BASEPRI
    f66c:	f383 8811 	msr	BASEPRI, r3
    f670:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    f674:	4628      	mov	r0, r5
    f676:	f005 fee9 	bl	1544c <is_tx_ready>
    f67a:	bb28      	cbnz	r0, f6c8 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    f67c:	f384 8811 	msr	BASEPRI, r4
    f680:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    f684:	e7ee      	b.n	f664 <uarte_nrfx_poll_out+0x14>
{
    f686:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    f688:	4628      	mov	r0, r5
    f68a:	f005 fedf 	bl	1544c <is_tx_ready>
    f68e:	b970      	cbnz	r0, f6ae <uarte_nrfx_poll_out+0x5e>
    f690:	2001      	movs	r0, #1
    f692:	f005 ff91 	bl	155b8 <nrfx_busy_wait>
    f696:	3c01      	subs	r4, #1
    f698:	d1f6      	bne.n	f688 <uarte_nrfx_poll_out+0x38>
	return z_impl_k_sleep(timeout);
    f69a:	2100      	movs	r1, #0
    f69c:	2021      	movs	r0, #33	; 0x21
    f69e:	f002 fb6d 	bl	11d7c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    f6a2:	e7f0      	b.n	f686 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    f6a4:	f384 8811 	msr	BASEPRI, r4
    f6a8:	f3bf 8f6f 	isb	sy
}
    f6ac:	e7f5      	b.n	f69a <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    f6ae:	f04f 0320 	mov.w	r3, #32
    f6b2:	f3ef 8411 	mrs	r4, BASEPRI
    f6b6:	f383 8811 	msr	BASEPRI, r3
    f6ba:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    f6be:	4628      	mov	r0, r5
    f6c0:	f005 fec4 	bl	1544c <is_tx_ready>
    f6c4:	2800      	cmp	r0, #0
    f6c6:	d0ed      	beq.n	f6a4 <uarte_nrfx_poll_out+0x54>
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    f6c8:	2201      	movs	r2, #1
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    f6ca:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    f6ce:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    f6d0:	680b      	ldr	r3, [r1, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    f6d2:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    f6d6:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    f6da:	2200      	movs	r2, #0
    f6dc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    f6e0:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    f6e4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    f6e8:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    f6ec:	684a      	ldr	r2, [r1, #4]
    f6ee:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    f6f0:	bf41      	itttt	mi
    f6f2:	2208      	movmi	r2, #8
    f6f4:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    f6f8:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    f6fc:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    f700:	2201      	movs	r2, #1
    f702:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    f704:	f384 8811 	msr	BASEPRI, r4
    f708:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    f70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f70e:	bf00      	nop
    f710:	20001795 	.word	0x20001795

0000f714 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    f714:	b530      	push	{r4, r5, lr}
    f716:	b085      	sub	sp, #20
    f718:	466c      	mov	r4, sp
    f71a:	4605      	mov	r5, r0
    f71c:	4b08      	ldr	r3, [pc, #32]	; (f740 <uarte_0_init+0x2c>)
    f71e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    f720:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    f724:	2200      	movs	r2, #0
    f726:	2101      	movs	r1, #1
    f728:	2008      	movs	r0, #8
    f72a:	f7fe feb5 	bl	e498 <z_arm_irq_priority_set>
    f72e:	2008      	movs	r0, #8
    f730:	f7fe fe94 	bl	e45c <arch_irq_enable>
    f734:	4621      	mov	r1, r4
    f736:	4628      	mov	r0, r5
    f738:	f005 feab 	bl	15492 <uarte_instance_init.isra.0>
    f73c:	b005      	add	sp, #20
    f73e:	bd30      	pop	{r4, r5, pc}
    f740:	00015a0c 	.word	0x00015a0c

0000f744 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    f744:	b530      	push	{r4, r5, lr}
    f746:	b085      	sub	sp, #20
    f748:	466c      	mov	r4, sp
    f74a:	4605      	mov	r5, r0
    f74c:	4b08      	ldr	r3, [pc, #32]	; (f770 <uarte_1_init+0x2c>)
    f74e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    f750:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    f754:	2200      	movs	r2, #0
    f756:	2101      	movs	r1, #1
    f758:	2009      	movs	r0, #9
    f75a:	f7fe fe9d 	bl	e498 <z_arm_irq_priority_set>
    f75e:	2009      	movs	r0, #9
    f760:	f7fe fe7c 	bl	e45c <arch_irq_enable>
    f764:	4621      	mov	r1, r4
    f766:	4628      	mov	r0, r5
    f768:	f005 fe93 	bl	15492 <uarte_instance_init.isra.0>
    f76c:	b005      	add	sp, #20
    f76e:	bd30      	pop	{r4, r5, pc}
    f770:	00015a1c 	.word	0x00015a1c

0000f774 <entropy_cc3xx_rng_get_entropy>:

static int entropy_cc3xx_rng_get_entropy(
	const struct device *dev,
	uint8_t *buffer,
	uint16_t length)
{
    f774:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    f778:	460f      	mov	r7, r1
    f77a:	4616      	mov	r6, r2
	int res = -EINVAL;

	__ASSERT_NO_MSG(dev != NULL);
    f77c:	b940      	cbnz	r0, f790 <entropy_cc3xx_rng_get_entropy+0x1c>
    f77e:	491a      	ldr	r1, [pc, #104]	; (f7e8 <entropy_cc3xx_rng_get_entropy+0x74>)
    f780:	481a      	ldr	r0, [pc, #104]	; (f7ec <entropy_cc3xx_rng_get_entropy+0x78>)
    f782:	2226      	movs	r2, #38	; 0x26
    f784:	f005 fb8c 	bl	14ea0 <printk>
    f788:	2126      	movs	r1, #38	; 0x26
    f78a:	4817      	ldr	r0, [pc, #92]	; (f7e8 <entropy_cc3xx_rng_get_entropy+0x74>)
    f78c:	f005 fc54 	bl	15038 <assert_post_action>
	__ASSERT_NO_MSG(buffer != NULL);
    f790:	b947      	cbnz	r7, f7a4 <entropy_cc3xx_rng_get_entropy+0x30>
    f792:	4915      	ldr	r1, [pc, #84]	; (f7e8 <entropy_cc3xx_rng_get_entropy+0x74>)
    f794:	4815      	ldr	r0, [pc, #84]	; (f7ec <entropy_cc3xx_rng_get_entropy+0x78>)
    f796:	2227      	movs	r2, #39	; 0x27
    f798:	f005 fb82 	bl	14ea0 <printk>
    f79c:	2127      	movs	r1, #39	; 0x27
    f79e:	4812      	ldr	r0, [pc, #72]	; (f7e8 <entropy_cc3xx_rng_get_entropy+0x74>)
    f7a0:	f005 fc4a 	bl	15038 <assert_post_action>
	 *  gathered using CC3xx HW using the CTR_DRBG features of the
	 *  nrf_cc310_platform/nrf_cc312_platform library.
	 */
	while (offset < length) {

		if ((length - offset) < CTR_DRBG_MAX_REQUEST) {
    f7a4:	f44f 6580 	mov.w	r5, #1024	; 0x400
    f7a8:	2400      	movs	r4, #0
    f7aa:	f06f 0015 	mvn.w	r0, #21
			/** This is a call from a secure app, in which
			 * case entropy is gathered using CC3xx HW
			 * using the CTR_DRBG features of the
			 * nrf_cc310_platform/nrf_cc312_platform library.
			 */
			res = nrf_cc3xx_platform_ctr_drbg_get(&ctr_drbg_ctx,
    f7ae:	f8df 8040 	ldr.w	r8, [pc, #64]	; f7f0 <entropy_cc3xx_rng_get_entropy+0x7c>
	while (offset < length) {
    f7b2:	42a6      	cmp	r6, r4
    f7b4:	d802      	bhi.n	f7bc <entropy_cc3xx_rng_get_entropy+0x48>
		offset += chunk_size;
	}
#endif

	return res;
}
    f7b6:	b002      	add	sp, #8
    f7b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if ((length - offset) < CTR_DRBG_MAX_REQUEST) {
    f7bc:	1b33      	subs	r3, r6, r4
    f7be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    f7c2:	bf38      	it	cc
    f7c4:	461d      	movcc	r5, r3
			res = nrf_cc3xx_platform_ctr_drbg_get(&ctr_drbg_ctx,
    f7c6:	4640      	mov	r0, r8
    f7c8:	ab01      	add	r3, sp, #4
    f7ca:	462a      	mov	r2, r5
    f7cc:	1939      	adds	r1, r7, r4
    f7ce:	f002 fefd 	bl	125cc <nrf_cc3xx_platform_ctr_drbg_get>
		if (olen != chunk_size) {
    f7d2:	9b01      	ldr	r3, [sp, #4]
    f7d4:	42ab      	cmp	r3, r5
    f7d6:	d103      	bne.n	f7e0 <entropy_cc3xx_rng_get_entropy+0x6c>
		if (res != 0) {
    f7d8:	2800      	cmp	r0, #0
    f7da:	d1ec      	bne.n	f7b6 <entropy_cc3xx_rng_get_entropy+0x42>
		offset += chunk_size;
    f7dc:	442c      	add	r4, r5
    f7de:	e7e8      	b.n	f7b2 <entropy_cc3xx_rng_get_entropy+0x3e>
			return -EINVAL;
    f7e0:	f06f 0015 	mvn.w	r0, #21
    f7e4:	e7e7      	b.n	f7b6 <entropy_cc3xx_rng_get_entropy+0x42>
    f7e6:	bf00      	nop
    f7e8:	00016c37 	.word	0x00016c37
    f7ec:	00015e12 	.word	0x00015e12
    f7f0:	20000a90 	.word	0x20000a90

0000f7f4 <entropy_cc3xx_rng_init>:
		}

	#elif !defined(CONFIG_SPM)
		int ret = 0;

		ret = nrf_cc3xx_platform_ctr_drbg_init(&ctr_drbg_ctx, NULL, 0);
    f7f4:	2200      	movs	r2, #0
{
    f7f6:	b508      	push	{r3, lr}
		ret = nrf_cc3xx_platform_ctr_drbg_init(&ctr_drbg_ctx, NULL, 0);
    f7f8:	4611      	mov	r1, r2
    f7fa:	4804      	ldr	r0, [pc, #16]	; (f80c <entropy_cc3xx_rng_init+0x18>)
    f7fc:	f002 feb2 	bl	12564 <nrf_cc3xx_platform_ctr_drbg_init>
		if (ret != 0) {
    f800:	2800      	cmp	r0, #0
			return -EINVAL;
		}
	#endif

	return 0;
}
    f802:	bf18      	it	ne
    f804:	f06f 0015 	mvnne.w	r0, #21
    f808:	bd08      	pop	{r3, pc}
    f80a:	bf00      	nop
    f80c:	20000a90 	.word	0x20000a90

0000f810 <k_sys_fatal_error_handler>:
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    f810:	4803      	ldr	r0, [pc, #12]	; (f820 <k_sys_fatal_error_handler+0x10>)
    f812:	2145      	movs	r1, #69	; 0x45
{
    f814:	b508      	push	{r3, lr}
		LOG_ERR("Resetting system");
    f816:	f005 fc24 	bl	15062 <z_log_minimal_printk>
		sys_arch_reboot(0);
    f81a:	2000      	movs	r0, #0
    f81c:	f7ff f9c8 	bl	ebb0 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    f820:	00016c72 	.word	0x00016c72

0000f824 <check_ext_api_requests>:
	}
};
#endif

static int check_ext_api_requests(const struct device *dev)
{
    f824:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	(void)dev;

	const struct fw_info_ext_api_request *ext_api_req =
			skip_ext_apis(&m_firmware_info);

	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    f828:	2500      	movs	r5, #0
			skip_ext_apis(&m_firmware_info);
    f82a:	4c21      	ldr	r4, [pc, #132]	; (f8b0 <check_ext_api_requests+0x8c>)
	const uint32_t ext_api_magic[] = {EXT_API_MAGIC};
    f82c:	4e21      	ldr	r6, [pc, #132]	; (f8b4 <check_ext_api_requests+0x90>)
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    f82e:	f854 8c04 	ldr.w	r8, [r4, #-4]
			/* EXT_API hard requirement not met. */
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
			k_panic();
		} else {
			/* EXT_API soft requirement not met. */
			printk("WARNING: Optional EXT_API request not "
    f832:	f8df 9088 	ldr.w	r9, [pc, #136]	; f8bc <check_ext_api_requests+0x98>
{
    f836:	b085      	sub	sp, #20
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    f838:	45a8      	cmp	r8, r5
    f83a:	d803      	bhi.n	f844 <check_ext_api_requests+0x20>
		}
		ADVANCE_EXT_API_REQ(ext_api_req);
	}

	return 0;
}
    f83c:	2000      	movs	r0, #0
    f83e:	b005      	add	sp, #20
    f840:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (fw_info_ext_api_check((uint32_t)*(ext_api_req->ext_api))
    f844:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f846:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    f84a:	681f      	ldr	r7, [r3, #0]
    f84c:	ab01      	add	r3, sp, #4
    f84e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (memcmp(ext_api->magic, ext_api_magic, CONFIG_FW_INFO_MAGIC_LEN)
    f852:	220c      	movs	r2, #12
    f854:	4619      	mov	r1, r3
    f856:	4638      	mov	r0, r7
    f858:	f005 fd37 	bl	152ca <memcmp>
    f85c:	b990      	cbnz	r0, f884 <check_ext_api_requests+0x60>
    f85e:	b18f      	cbz	r7, f884 <check_ext_api_requests+0x60>
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    f860:	6a63      	ldr	r3, [r4, #36]	; 0x24
	const uint32_t req_id = ext_api_req->request.ext_api_id;
    f862:	6921      	ldr	r1, [r4, #16]
			&& ext_api_satisfies_req(*(ext_api_req->ext_api),
    f864:	681b      	ldr	r3, [r3, #0]
	return ((ext_api->ext_api_id == req_id)
    f866:	691a      	ldr	r2, [r3, #16]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    f868:	4291      	cmp	r1, r2
    f86a:	d10b      	bne.n	f884 <check_ext_api_requests+0x60>
		&&  (ext_api->ext_api_version >= req_min_version)
    f86c:	699a      	ldr	r2, [r3, #24]
	const uint32_t req_min_version = ext_api_req->request.ext_api_version;
    f86e:	69a1      	ldr	r1, [r4, #24]
		&&  (ext_api->ext_api_version >= req_min_version)
    f870:	4291      	cmp	r1, r2
    f872:	d807      	bhi.n	f884 <check_ext_api_requests+0x60>
	const uint32_t req_max_version = ext_api_req->ext_api_max_version;
    f874:	69e1      	ldr	r1, [r4, #28]
		&&  (ext_api->ext_api_version <  req_max_version)
    f876:	4291      	cmp	r1, r2
    f878:	d904      	bls.n	f884 <check_ext_api_requests+0x60>
	const uint32_t req_flags = ext_api_req->request.ext_api_flags;
    f87a:	6962      	ldr	r2, [r4, #20]
		&& ((ext_api->ext_api_flags & req_flags) == req_flags));
    f87c:	695b      	ldr	r3, [r3, #20]
    f87e:	ea32 0303 	bics.w	r3, r2, r3
    f882:	d00a      	beq.n	f89a <check_ext_api_requests+0x76>
		} else if (ext_api_req->required) {
    f884:	6a27      	ldr	r7, [r4, #32]
    f886:	b167      	cbz	r7, f8a2 <check_ext_api_requests+0x7e>
			printk("ERROR: Cannot fulfill EXT_API request.\r\n");
    f888:	480b      	ldr	r0, [pc, #44]	; (f8b8 <check_ext_api_requests+0x94>)
    f88a:	f005 fb09 	bl	14ea0 <printk>
			k_panic();
    f88e:	4040      	eors	r0, r0
    f890:	f380 8811 	msr	BASEPRI, r0
    f894:	f04f 0004 	mov.w	r0, #4
    f898:	df02      	svc	2
		ADVANCE_EXT_API_REQ(ext_api_req);
    f89a:	68e3      	ldr	r3, [r4, #12]
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    f89c:	3501      	adds	r5, #1
		ADVANCE_EXT_API_REQ(ext_api_req);
    f89e:	441c      	add	r4, r3
	for (uint32_t i = 0; i < m_firmware_info.ext_api_request_num; i++) {
    f8a0:	e7ca      	b.n	f838 <check_ext_api_requests+0x14>
			printk("WARNING: Optional EXT_API request not "
    f8a2:	4648      	mov	r0, r9
    f8a4:	f005 fafc 	bl	14ea0 <printk>
			*ext_api_req->ext_api = NULL;
    f8a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    f8aa:	601f      	str	r7, [r3, #0]
    f8ac:	e7f5      	b.n	f89a <check_ext_api_requests+0x76>
    f8ae:	bf00      	nop
    f8b0:	0000c43c 	.word	0x0000c43c
    f8b4:	00015a2c 	.word	0x00015a2c
    f8b8:	00016c94 	.word	0x00016c94
    f8bc:	00016cbd 	.word	0x00016cbd

0000f8c0 <nrf91_errata_14>:
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    f8c0:	4b05      	ldr	r3, [pc, #20]	; (f8d8 <nrf91_errata_14+0x18>)
    f8c2:	6818      	ldr	r0, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    f8c4:	3b04      	subs	r3, #4
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    f8c6:	681b      	ldr	r3, [r3, #0]
    f8c8:	2b09      	cmp	r3, #9
    f8ca:	d103      	bne.n	f8d4 <nrf91_errata_14+0x14>
            {
                switch(var2)
    f8cc:	1e43      	subs	r3, r0, #1
    f8ce:	4258      	negs	r0, r3
    f8d0:	4158      	adcs	r0, r3
    f8d2:	4770      	bx	lr
                    default:
                        return false;
                }
            }
        #endif
        return false;
    f8d4:	2000      	movs	r0, #0
    #endif
}
    f8d6:	4770      	bx	lr
    f8d8:	00ff0134 	.word	0x00ff0134

0000f8dc <SystemInit>:
        /* Perform Secure-mode initialization routines. */

        /* Set all ARM SAU regions to NonSecure if TrustZone extensions are enabled.
        * Nordic SPU should handle Secure Attribution tasks */
        #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    f8dc:	4a4a      	ldr	r2, [pc, #296]	; (fa08 <SystemInit+0x12c>)
{
    f8de:	b508      	push	{r3, lr}
          SAU->CTRL |= (1 << SAU_CTRL_ALLNS_Pos);
    f8e0:	6813      	ldr	r3, [r2, #0]
    f8e2:	f043 0302 	orr.w	r3, r3, #2
    f8e6:	6013      	str	r3, [r2, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    f8e8:	4b48      	ldr	r3, [pc, #288]	; (fa0c <SystemInit+0x130>)
            if (var1 == 0x09)
    f8ea:	681b      	ldr	r3, [r3, #0]
    f8ec:	2b09      	cmp	r3, #9
        #endif
        
        /* Workaround for Errata 6 "POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_6()){
            NRF_POWER_S->EVENTS_SLEEPENTER = (POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_NotGenerated << POWER_EVENTS_SLEEPENTER_EVENTS_SLEEPENTER_Pos);
    f8ee:	bf01      	itttt	eq
    f8f0:	f04f 2350 	moveq.w	r3, #1342197760	; 0x50005000
    f8f4:	2200      	moveq	r2, #0
    f8f6:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
            NRF_POWER_S->EVENTS_SLEEPEXIT = (POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_NotGenerated << POWER_EVENTS_SLEEPEXIT_EVENTS_SLEEPEXIT_Pos);
    f8fa:	f8c3 2118 	streq.w	r2, [r3, #280]	; 0x118
        }

        /* Workaround for Errata 14 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_14()){
    f8fe:	f7ff ffdf 	bl	f8c0 <nrf91_errata_14>
    f902:	b130      	cbz	r0, f912 <SystemInit+0x36>
            *((volatile uint32_t *)0x50004A38) = 0x01ul;
    f904:	2301      	movs	r3, #1
    f906:	4a42      	ldr	r2, [pc, #264]	; (fa10 <SystemInit+0x134>)
    f908:	6013      	str	r3, [r2, #0]
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    f90a:	f6a2 2238 	subw	r2, r2, #2616	; 0xa38
    f90e:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF91_SERIES
        return false;
    #else
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    f912:	4b3e      	ldr	r3, [pc, #248]	; (fa0c <SystemInit+0x130>)
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
        #endif
        #if defined (NRF9160_XXAA) || defined (DEVELOP_IN_NRF9160)
            if (var1 == 0x09)
    f914:	681b      	ldr	r3, [r3, #0]
    f916:	2b09      	cmp	r3, #9
    f918:	d107      	bne.n	f92a <SystemInit+0x4e>
            uint32_t var2 = *(uint32_t *)0x00FF0134ul;
    f91a:	4b3e      	ldr	r3, [pc, #248]	; (fa14 <SystemInit+0x138>)
            {
                switch(var2)
    f91c:	681b      	ldr	r3, [r3, #0]
    f91e:	2b01      	cmp	r3, #1
        }

        /* Workaround for Errata 15 "REGULATORS: LDO mode at startup" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_15()){
            NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_DCDCEN_Enabled << REGULATORS_DCDCEN_DCDCEN_Pos;
    f920:	bf1e      	ittt	ne
    f922:	2201      	movne	r2, #1
    f924:	4b3c      	ldrne	r3, [pc, #240]	; (fa18 <SystemInit+0x13c>)
    f926:	f8c3 2578 	strne.w	r2, [r3, #1400]	; 0x578
        }

        /* Workaround for Errata 20 "RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_20()){
    f92a:	f7ff ffc9 	bl	f8c0 <nrf91_errata_14>
    f92e:	b110      	cbz	r0, f936 <SystemInit+0x5a>
            *((volatile uint32_t *)0x5003AEE4) = 0xE;
    f930:	220e      	movs	r2, #14
    f932:	4b3a      	ldr	r3, [pc, #232]	; (fa1c <SystemInit+0x140>)
    f934:	601a      	str	r2, [r3, #0]
            uint32_t var1 = *(uint32_t *)0x00FF0130ul;
    f936:	4b35      	ldr	r3, [pc, #212]	; (fa0c <SystemInit+0x130>)
            if (var1 == 0x09)
    f938:	681b      	ldr	r3, [r3, #0]
    f93a:	2b09      	cmp	r3, #9
    f93c:	d104      	bne.n	f948 <SystemInit+0x6c>
        }

        /* Workaround for Errata 31 "XOSC32k Startup Failure" found at the Errata document
            for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf91_errata_31()){
            *((volatile uint32_t *)0x5000470Cul) = 0x0;
    f93e:	2200      	movs	r2, #0
    f940:	4b37      	ldr	r3, [pc, #220]	; (fa20 <SystemInit+0x144>)
    f942:	601a      	str	r2, [r3, #0]
            *((volatile uint32_t *)0x50004710ul) = 0x1;
    f944:	2201      	movs	r2, #1
    f946:	605a      	str	r2, [r3, #4]
{
    f948:	2200      	movs	r2, #0
    f94a:	00d3      	lsls	r3, r2, #3
    f94c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
        }

        /* Trimming of the device. Copy all the trimming values from FICR into the target addresses. Trim
         until one ADDR is not initialized. */
        uint32_t index = 0;
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    f950:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
    f954:	3101      	adds	r1, #1
    f956:	d008      	beq.n	f96a <SystemInit+0x8e>
          #if defined ( __ICCARM__ )
              #pragma diag_suppress=Pa082
          #endif
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    f958:	f8d3 1300 	ldr.w	r1, [r3, #768]	; 0x300
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    f95c:	3201      	adds	r2, #1
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    f95e:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    f962:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
          *(volatile uint32_t *)NRF_FICR_S->TRIMCNF[index].ADDR = NRF_FICR_S->TRIMCNF[index].DATA;
    f966:	600b      	str	r3, [r1, #0]
        for (index = 0; index < 256ul && NRF_FICR_S->TRIMCNF[index].ADDR != 0xFFFFFFFFul; index++){
    f968:	d1ef      	bne.n	f94a <SystemInit+0x6e>
    }
    
    
    bool uicr_HFXOSRC_erased()
    {
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    f96a:	4b2e      	ldr	r3, [pc, #184]	; (fa24 <SystemInit+0x148>)
    f96c:	69da      	ldr	r2, [r3, #28]
        if (uicr_HFXOSRC_erased() || uicr_HFXOCNT_erased()) {
    f96e:	07d1      	lsls	r1, r2, #31
    f970:	d53b      	bpl.n	f9ea <SystemInit+0x10e>
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    f972:	4b2d      	ldr	r3, [pc, #180]	; (fa28 <SystemInit+0x14c>)
    f974:	4619      	mov	r1, r3
    f976:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    f97a:	2a01      	cmp	r2, #1
    f97c:	d1fb      	bne.n	f976 <SystemInit+0x9a>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Wen;
    f97e:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    f982:	f8d1 3400 	ldr.w	r3, [r1, #1024]	; 0x400
    f986:	2b01      	cmp	r3, #1
    f988:	d1fb      	bne.n	f982 <SystemInit+0xa6>
        if ((NRF_UICR_S->HFXOSRC & UICR_HFXOSRC_HFXOSRC_Msk) != UICR_HFXOSRC_HFXOSRC_TCXO) {
    f98a:	4b26      	ldr	r3, [pc, #152]	; (fa24 <SystemInit+0x148>)
    f98c:	69da      	ldr	r2, [r3, #28]
          if (uicr_HFXOSRC_erased()){
    f98e:	07d2      	lsls	r2, r2, #31
    f990:	d508      	bpl.n	f9a4 <SystemInit+0xc8>
            uicr_erased_value = NRF_UICR_S->HFXOSRC;
    f992:	69da      	ldr	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    f994:	4924      	ldr	r1, [pc, #144]	; (fa28 <SystemInit+0x14c>)
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOSRC_HFXOSRC_Msk) | UICR_HFXOSRC_HFXOSRC_TCXO;
    f996:	f022 0201 	bic.w	r2, r2, #1
            NRF_UICR_S->HFXOSRC = uicr_new_value;
    f99a:	61da      	str	r2, [r3, #28]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    f99c:	f8d1 2400 	ldr.w	r2, [r1, #1024]	; 0x400
    f9a0:	2a01      	cmp	r2, #1
    f9a2:	d1fb      	bne.n	f99c <SystemInit+0xc0>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    f9a4:	6a1a      	ldr	r2, [r3, #32]
    f9a6:	3201      	adds	r2, #1
    f9a8:	d10a      	bne.n	f9c0 <SystemInit+0xe4>
            uicr_erased_value = NRF_UICR_S->HFXOCNT;
    f9aa:	6a1a      	ldr	r2, [r3, #32]
            uicr_new_value = (uicr_erased_value & ~UICR_HFXOCNT_HFXOCNT_Msk) | 0x20;
    f9ac:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
    f9b0:	f042 0220 	orr.w	r2, r2, #32
            NRF_UICR_S->HFXOCNT = uicr_new_value;
    f9b4:	621a      	str	r2, [r3, #32]
            while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    f9b6:	4a1c      	ldr	r2, [pc, #112]	; (fa28 <SystemInit+0x14c>)
    f9b8:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    f9bc:	2b01      	cmp	r3, #1
    f9be:	d1fb      	bne.n	f9b8 <SystemInit+0xdc>
          NRF_NVMC_S->CONFIG = NVMC_CONFIG_WEN_Ren;
    f9c0:	2200      	movs	r2, #0
    f9c2:	4b19      	ldr	r3, [pc, #100]	; (fa28 <SystemInit+0x14c>)
    f9c4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
          while (NRF_NVMC_S->READY != NVMC_READY_READY_Ready);
    f9c8:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    f9cc:	2a01      	cmp	r2, #1
    f9ce:	d1fb      	bne.n	f9c8 <SystemInit+0xec>
  __ASM volatile ("dsb 0xF":::"memory");
    f9d0:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    f9d4:	4915      	ldr	r1, [pc, #84]	; (fa2c <SystemInit+0x150>)
    f9d6:	4b16      	ldr	r3, [pc, #88]	; (fa30 <SystemInit+0x154>)
    f9d8:	68ca      	ldr	r2, [r1, #12]
    f9da:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    f9de:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    f9e0:	60cb      	str	r3, [r1, #12]
    f9e2:	f3bf 8f4f 	dsb	sy
    __NOP();
    f9e6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    f9e8:	e7fd      	b.n	f9e6 <SystemInit+0x10a>
        if (NRF_UICR_S->HFXOCNT == 0xFFFFFFFFul) {
    f9ea:	6a1b      	ldr	r3, [r3, #32]
    f9ec:	3301      	adds	r3, #1
    f9ee:	d0c0      	beq.n	f972 <SystemInit+0x96>
        SCB->NSACR |= (3UL << 10);
    f9f0:	4a0e      	ldr	r2, [pc, #56]	; (fa2c <SystemInit+0x150>)
    f9f2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
    f9f6:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
    f9fa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    SystemCoreClock = __SYSTEM_CLOCK;
    f9fe:	4b0d      	ldr	r3, [pc, #52]	; (fa34 <SystemInit+0x158>)
    fa00:	4a0d      	ldr	r2, [pc, #52]	; (fa38 <SystemInit+0x15c>)
    fa02:	601a      	str	r2, [r3, #0]
}
    fa04:	bd08      	pop	{r3, pc}
    fa06:	bf00      	nop
    fa08:	e000edd0 	.word	0xe000edd0
    fa0c:	00ff0130 	.word	0x00ff0130
    fa10:	50004a38 	.word	0x50004a38
    fa14:	00ff0134 	.word	0x00ff0134
    fa18:	50004000 	.word	0x50004000
    fa1c:	5003aee4 	.word	0x5003aee4
    fa20:	5000470c 	.word	0x5000470c
    fa24:	00ff8000 	.word	0x00ff8000
    fa28:	50039000 	.word	0x50039000
    fa2c:	e000ed00 	.word	0xe000ed00
    fa30:	05fa0004 	.word	0x05fa0004
    fa34:	20000084 	.word	0x20000084
    fa38:	03d09000 	.word	0x03d09000

0000fa3c <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    fa3c:	b508      	push	{r3, lr}
    switch (domain)
    fa3e:	b170      	cbz	r0, fa5e <nrf_clock_is_running.constprop.0+0x22>
    fa40:	2801      	cmp	r0, #1
    fa42:	d01b      	beq.n	fa7c <nrf_clock_is_running.constprop.0+0x40>
            NRFX_ASSERT(0);
    fa44:	f44f 724f 	mov.w	r2, #828	; 0x33c
    fa48:	4913      	ldr	r1, [pc, #76]	; (fa98 <nrf_clock_is_running.constprop.0+0x5c>)
    fa4a:	4814      	ldr	r0, [pc, #80]	; (fa9c <nrf_clock_is_running.constprop.0+0x60>)
    fa4c:	f005 fa28 	bl	14ea0 <printk>
    fa50:	4811      	ldr	r0, [pc, #68]	; (fa98 <nrf_clock_is_running.constprop.0+0x5c>)
    fa52:	f44f 714f 	mov.w	r1, #828	; 0x33c
    fa56:	f005 faef 	bl	15038 <assert_post_action>
            return false;
    fa5a:	2000      	movs	r0, #0
    fa5c:	e00d      	b.n	fa7a <nrf_clock_is_running.constprop.0+0x3e>
            if (p_clk_src != NULL)
    fa5e:	b131      	cbz	r1, fa6e <nrf_clock_is_running.constprop.0+0x32>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    fa60:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fa64:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    fa68:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    fa6c:	700b      	strb	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    fa6e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fa72:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    fa76:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    fa7a:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    fa7c:	b131      	cbz	r1, fa8c <nrf_clock_is_running.constprop.0+0x50>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    fa7e:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fa82:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    fa86:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    fa8a:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    fa8c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fa90:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    fa94:	e7ef      	b.n	fa76 <nrf_clock_is_running.constprop.0+0x3a>
    fa96:	bf00      	nop
    fa98:	00016cf0 	.word	0x00016cf0
    fa9c:	00015e12 	.word	0x00015e12

0000faa0 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    faa0:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    faa2:	4604      	mov	r4, r0
    faa4:	b940      	cbnz	r0, fab8 <nrfx_clock_init+0x18>
    faa6:	4909      	ldr	r1, [pc, #36]	; (facc <nrfx_clock_init+0x2c>)
    faa8:	4809      	ldr	r0, [pc, #36]	; (fad0 <nrfx_clock_init+0x30>)
    faaa:	22b5      	movs	r2, #181	; 0xb5
    faac:	f005 f9f8 	bl	14ea0 <printk>
    fab0:	21b5      	movs	r1, #181	; 0xb5
    fab2:	4806      	ldr	r0, [pc, #24]	; (facc <nrfx_clock_init+0x2c>)
    fab4:	f005 fac0 	bl	15038 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    fab8:	4b06      	ldr	r3, [pc, #24]	; (fad4 <nrfx_clock_init+0x34>)
    faba:	791a      	ldrb	r2, [r3, #4]
    fabc:	b922      	cbnz	r2, fac8 <nrfx_clock_init+0x28>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    fabe:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    fac0:	4805      	ldr	r0, [pc, #20]	; (fad8 <nrfx_clock_init+0x38>)
        m_clock_cb.event_handler = event_handler;
    fac2:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    fac4:	711a      	strb	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    fac6:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    fac8:	4804      	ldr	r0, [pc, #16]	; (fadc <nrfx_clock_init+0x3c>)
    return err_code;
    faca:	e7fc      	b.n	fac6 <nrfx_clock_init+0x26>
    facc:	00016d24 	.word	0x00016d24
    fad0:	00015e12 	.word	0x00015e12
    fad4:	20000c4c 	.word	0x20000c4c
    fad8:	0bad0000 	.word	0x0bad0000
    fadc:	0bad000c 	.word	0x0bad000c

0000fae0 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    fae0:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    fae2:	4b0b      	ldr	r3, [pc, #44]	; (fb10 <nrfx_clock_enable+0x30>)
    fae4:	791b      	ldrb	r3, [r3, #4]
    fae6:	b943      	cbnz	r3, fafa <nrfx_clock_enable+0x1a>
    fae8:	490a      	ldr	r1, [pc, #40]	; (fb14 <nrfx_clock_enable+0x34>)
    faea:	480b      	ldr	r0, [pc, #44]	; (fb18 <nrfx_clock_enable+0x38>)
    faec:	22ce      	movs	r2, #206	; 0xce
    faee:	f005 f9d7 	bl	14ea0 <printk>
    faf2:	21ce      	movs	r1, #206	; 0xce
    faf4:	4807      	ldr	r0, [pc, #28]	; (fb14 <nrfx_clock_enable+0x34>)
    faf6:	f005 fa9f 	bl	15038 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    fafa:	2005      	movs	r0, #5
    fafc:	f7fe fcbe 	bl	e47c <arch_irq_is_enabled>
    fb00:	b920      	cbnz	r0, fb0c <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    fb02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    fb06:	2005      	movs	r0, #5
    fb08:	f7fe bca8 	b.w	e45c <arch_irq_enable>
    fb0c:	bd08      	pop	{r3, pc}
    fb0e:	bf00      	nop
    fb10:	20000c4c 	.word	0x20000c4c
    fb14:	00016d24 	.word	0x00016d24
    fb18:	00015e12 	.word	0x00015e12

0000fb1c <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    fb1c:	4b22      	ldr	r3, [pc, #136]	; (fba8 <nrfx_clock_start+0x8c>)
{
    fb1e:	b513      	push	{r0, r1, r4, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    fb20:	791b      	ldrb	r3, [r3, #4]
{
    fb22:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    fb24:	b953      	cbnz	r3, fb3c <nrfx_clock_start+0x20>
    fb26:	4921      	ldr	r1, [pc, #132]	; (fbac <nrfx_clock_start+0x90>)
    fb28:	4821      	ldr	r0, [pc, #132]	; (fbb0 <nrfx_clock_start+0x94>)
    fb2a:	f44f 7285 	mov.w	r2, #266	; 0x10a
    fb2e:	f005 f9b7 	bl	14ea0 <printk>
    fb32:	f44f 7185 	mov.w	r1, #266	; 0x10a
    fb36:	481d      	ldr	r0, [pc, #116]	; (fbac <nrfx_clock_start+0x90>)
    fb38:	f005 fa7e 	bl	15038 <assert_post_action>
    switch (domain)
    fb3c:	b16c      	cbz	r4, fb5a <nrfx_clock_start+0x3e>
    fb3e:	2c01      	cmp	r4, #1
    fb40:	d028      	beq.n	fb94 <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    fb42:	f44f 729e 	mov.w	r2, #316	; 0x13c
    fb46:	4919      	ldr	r1, [pc, #100]	; (fbac <nrfx_clock_start+0x90>)
    fb48:	4819      	ldr	r0, [pc, #100]	; (fbb0 <nrfx_clock_start+0x94>)
    fb4a:	f005 f9a9 	bl	14ea0 <printk>
    fb4e:	f44f 719e 	mov.w	r1, #316	; 0x13c
    fb52:	4816      	ldr	r0, [pc, #88]	; (fbac <nrfx_clock_start+0x90>)
    fb54:	f005 fa70 	bl	15038 <assert_post_action>
            break;
    }
}
    fb58:	e018      	b.n	fb8c <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    fb5a:	4620      	mov	r0, r4
    fb5c:	f10d 0107 	add.w	r1, sp, #7
    fb60:	f7ff ff6c 	bl	fa3c <nrf_clock_is_running.constprop.0>
    fb64:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fb68:	b190      	cbz	r0, fb90 <nrfx_clock_start+0x74>
    fb6a:	f89d 2007 	ldrb.w	r2, [sp, #7]
    fb6e:	2a02      	cmp	r2, #2
    fb70:	d10e      	bne.n	fb90 <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    fb72:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fb76:	2200      	movs	r2, #0
    fb78:	4b0e      	ldr	r3, [pc, #56]	; (fbb4 <nrfx_clock_start+0x98>)
    fb7a:	601a      	str	r2, [r3, #0]
    fb7c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    fb7e:	2202      	movs	r2, #2
    fb80:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fb84:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fb88:	2201      	movs	r2, #1
    fb8a:	609a      	str	r2, [r3, #8]
}
    fb8c:	b002      	add	sp, #8
    fb8e:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    fb90:	2201      	movs	r2, #1
    fb92:	e7ee      	b.n	fb72 <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fb94:	2200      	movs	r2, #0
    fb96:	4b08      	ldr	r3, [pc, #32]	; (fbb8 <nrfx_clock_start+0x9c>)
    fb98:	601a      	str	r2, [r3, #0]
    fb9a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    fb9c:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fba0:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fba4:	601c      	str	r4, [r3, #0]
}
    fba6:	e7f1      	b.n	fb8c <nrfx_clock_start+0x70>
    fba8:	20000c4c 	.word	0x20000c4c
    fbac:	00016d24 	.word	0x00016d24
    fbb0:	00015e12 	.word	0x00015e12
    fbb4:	50005104 	.word	0x50005104
    fbb8:	50005100 	.word	0x50005100

0000fbbc <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    fbbc:	4b2d      	ldr	r3, [pc, #180]	; (fc74 <nrfx_clock_stop+0xb8>)
{
    fbbe:	b513      	push	{r0, r1, r4, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    fbc0:	791b      	ldrb	r3, [r3, #4]
{
    fbc2:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    fbc4:	b953      	cbnz	r3, fbdc <nrfx_clock_stop+0x20>
    fbc6:	492c      	ldr	r1, [pc, #176]	; (fc78 <nrfx_clock_stop+0xbc>)
    fbc8:	482c      	ldr	r0, [pc, #176]	; (fc7c <nrfx_clock_stop+0xc0>)
    fbca:	f240 1243 	movw	r2, #323	; 0x143
    fbce:	f005 f967 	bl	14ea0 <printk>
    fbd2:	f240 1143 	movw	r1, #323	; 0x143
    fbd6:	4828      	ldr	r0, [pc, #160]	; (fc78 <nrfx_clock_stop+0xbc>)
    fbd8:	f005 fa2e 	bl	15038 <assert_post_action>
    switch (domain)
    fbdc:	b174      	cbz	r4, fbfc <nrfx_clock_stop+0x40>
    fbde:	2c01      	cmp	r4, #1
    fbe0:	d027      	beq.n	fc32 <nrfx_clock_stop+0x76>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    fbe2:	4925      	ldr	r1, [pc, #148]	; (fc78 <nrfx_clock_stop+0xbc>)
    fbe4:	4825      	ldr	r0, [pc, #148]	; (fc7c <nrfx_clock_stop+0xc0>)
    fbe6:	f240 125f 	movw	r2, #351	; 0x15f
    fbea:	f005 f959 	bl	14ea0 <printk>
    fbee:	f240 115f 	movw	r1, #351	; 0x15f
    fbf2:	4821      	ldr	r0, [pc, #132]	; (fc78 <nrfx_clock_stop+0xbc>)
    fbf4:	f005 fa20 	bl	15038 <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    fbf8:	b002      	add	sp, #8
    fbfa:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    fbfc:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fc00:	2202      	movs	r2, #2
    fc02:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fc06:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fc08:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fc0c:	f242 7410 	movw	r4, #10000	; 0x2710
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fc10:	f503 7382 	add.w	r3, r3, #260	; 0x104
    fc14:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fc16:	4b1a      	ldr	r3, [pc, #104]	; (fc80 <nrfx_clock_stop+0xc4>)
    fc18:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    fc1a:	2100      	movs	r1, #0
    fc1c:	4608      	mov	r0, r1
    fc1e:	f7ff ff0d 	bl	fa3c <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    fc22:	2800      	cmp	r0, #0
    fc24:	d0e8      	beq.n	fbf8 <nrfx_clock_stop+0x3c>
    fc26:	2001      	movs	r0, #1
    fc28:	f005 fcc6 	bl	155b8 <nrfx_busy_wait>
    fc2c:	3c01      	subs	r4, #1
    fc2e:	d1f4      	bne.n	fc1a <nrfx_clock_stop+0x5e>
    fc30:	e7e2      	b.n	fbf8 <nrfx_clock_stop+0x3c>
    p_reg->INTENCLR = mask;
    fc32:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fc36:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    fc38:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fc3c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    fc40:	f503 7380 	add.w	r3, r3, #256	; 0x100
    fc44:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fc46:	4b0f      	ldr	r3, [pc, #60]	; (fc84 <nrfx_clock_stop+0xc8>)
    fc48:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    fc4a:	f88d 4007 	strb.w	r4, [sp, #7]
    fc4e:	f242 7410 	movw	r4, #10000	; 0x2710
    fc52:	2001      	movs	r0, #1
    fc54:	f10d 0107 	add.w	r1, sp, #7
    fc58:	f7ff fef0 	bl	fa3c <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    fc5c:	2800      	cmp	r0, #0
    fc5e:	d0cb      	beq.n	fbf8 <nrfx_clock_stop+0x3c>
    fc60:	f89d 0007 	ldrb.w	r0, [sp, #7]
    fc64:	2801      	cmp	r0, #1
    fc66:	d1c7      	bne.n	fbf8 <nrfx_clock_stop+0x3c>
    fc68:	f005 fca6 	bl	155b8 <nrfx_busy_wait>
    fc6c:	3c01      	subs	r4, #1
    fc6e:	d1f0      	bne.n	fc52 <nrfx_clock_stop+0x96>
    fc70:	e7c2      	b.n	fbf8 <nrfx_clock_stop+0x3c>
    fc72:	bf00      	nop
    fc74:	20000c4c 	.word	0x20000c4c
    fc78:	00016d24 	.word	0x00016d24
    fc7c:	00015e12 	.word	0x00015e12
    fc80:	5000500c 	.word	0x5000500c
    fc84:	50005004 	.word	0x50005004

0000fc88 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    fc88:	4b16      	ldr	r3, [pc, #88]	; (fce4 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    fc8a:	b507      	push	{r0, r1, r2, lr}
    fc8c:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    fc8e:	b152      	cbz	r2, fca6 <nrfx_power_clock_irq_handler+0x1e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fc90:	2000      	movs	r0, #0
    fc92:	6018      	str	r0, [r3, #0]
    fc94:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    fc96:	2201      	movs	r2, #1
    fc98:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fc9c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    fca0:	4b11      	ldr	r3, [pc, #68]	; (fce8 <nrfx_power_clock_irq_handler+0x60>)
    fca2:	681b      	ldr	r3, [r3, #0]
    fca4:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    fca6:	4b11      	ldr	r3, [pc, #68]	; (fcec <nrfx_power_clock_irq_handler+0x64>)
    fca8:	681a      	ldr	r2, [r3, #0]
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    fcaa:	b18a      	cbz	r2, fcd0 <nrfx_power_clock_irq_handler+0x48>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fcac:	2000      	movs	r0, #0
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    fcae:	f10d 0107 	add.w	r1, sp, #7
    fcb2:	6018      	str	r0, [r3, #0]
    fcb4:	681b      	ldr	r3, [r3, #0]
    fcb6:	f7ff fec1 	bl	fa3c <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    fcba:	f89d 1007 	ldrb.w	r1, [sp, #7]
    fcbe:	f04f 2350 	mov.w	r3, #1342197760	; 0x50005000
    fcc2:	2901      	cmp	r1, #1
    fcc4:	f04f 0202 	mov.w	r2, #2
    fcc8:	d105      	bne.n	fcd6 <nrfx_power_clock_irq_handler+0x4e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    fcca:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fcce:	6099      	str	r1, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    fcd0:	b003      	add	sp, #12
    fcd2:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    fcd6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    fcda:	4b03      	ldr	r3, [pc, #12]	; (fce8 <nrfx_power_clock_irq_handler+0x60>)
    fcdc:	2001      	movs	r0, #1
    fcde:	681b      	ldr	r3, [r3, #0]
    fce0:	4798      	blx	r3
}
    fce2:	e7f5      	b.n	fcd0 <nrfx_power_clock_irq_handler+0x48>
    fce4:	50005100 	.word	0x50005100
    fce8:	20000c4c 	.word	0x20000c4c
    fcec:	50005104 	.word	0x50005104

0000fcf0 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    fcf0:	6803      	ldr	r3, [r0, #0]
{
    fcf2:	b510      	push	{r4, lr}
    switch (port)
    fcf4:	095a      	lsrs	r2, r3, #5
    fcf6:	bf0c      	ite	eq
    fcf8:	f04f 32ff 	moveq.w	r2, #4294967295
    fcfc:	2200      	movne	r2, #0
    pin_number &= 0x1F;
    fcfe:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
    fd02:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    fd06:	07db      	lsls	r3, r3, #31
{
    fd08:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    fd0a:	d40a      	bmi.n	fd22 <nrf_gpio_pin_port_decode+0x32>
    fd0c:	490e      	ldr	r1, [pc, #56]	; (fd48 <nrf_gpio_pin_port_decode+0x58>)
    fd0e:	480f      	ldr	r0, [pc, #60]	; (fd4c <nrf_gpio_pin_port_decode+0x5c>)
    fd10:	f44f 7205 	mov.w	r2, #532	; 0x214
    fd14:	f005 f8c4 	bl	14ea0 <printk>
    fd18:	f44f 7105 	mov.w	r1, #532	; 0x214
    fd1c:	480a      	ldr	r0, [pc, #40]	; (fd48 <nrf_gpio_pin_port_decode+0x58>)
    fd1e:	f005 f98b 	bl	15038 <assert_post_action>
    uint32_t pin_number = *p_pin;
    fd22:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    fd24:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    fd28:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    fd2a:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    fd2c:	d00a      	beq.n	fd44 <nrf_gpio_pin_port_decode+0x54>
            NRFX_ASSERT(0);
    fd2e:	4906      	ldr	r1, [pc, #24]	; (fd48 <nrf_gpio_pin_port_decode+0x58>)
    fd30:	4806      	ldr	r0, [pc, #24]	; (fd4c <nrf_gpio_pin_port_decode+0x5c>)
    fd32:	f240 2219 	movw	r2, #537	; 0x219
    fd36:	f005 f8b3 	bl	14ea0 <printk>
    fd3a:	f240 2119 	movw	r1, #537	; 0x219
    fd3e:	4802      	ldr	r0, [pc, #8]	; (fd48 <nrf_gpio_pin_port_decode+0x58>)
    fd40:	f005 f97a 	bl	15038 <assert_post_action>
}
    fd44:	4802      	ldr	r0, [pc, #8]	; (fd50 <nrf_gpio_pin_port_decode+0x60>)
    fd46:	bd10      	pop	{r4, pc}
    fd48:	00016bed 	.word	0x00016bed
    fd4c:	00015e12 	.word	0x00015e12
    fd50:	50842500 	.word	0x50842500

0000fd54 <nrfx_twim_init>:

nrfx_err_t nrfx_twim_init(nrfx_twim_t const *        p_instance,
                          nrfx_twim_config_t const * p_config,
                          nrfx_twim_evt_handler_t    event_handler,
                          void *                     p_context)
{
    fd54:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    fd58:	4606      	mov	r6, r0
    fd5a:	4692      	mov	sl, r2
    fd5c:	4699      	mov	r9, r3
    NRFX_ASSERT(p_config);
    fd5e:	460c      	mov	r4, r1
    fd60:	b951      	cbnz	r1, fd78 <nrfx_twim_init+0x24>
    fd62:	4931      	ldr	r1, [pc, #196]	; (fe28 <__kernel_ram_size+0x8>)
    fd64:	4831      	ldr	r0, [pc, #196]	; (fe2c <__kernel_ram_size+0xc>)
    fd66:	f44f 7283 	mov.w	r2, #262	; 0x106
    fd6a:	f005 f899 	bl	14ea0 <printk>
    fd6e:	f44f 7183 	mov.w	r1, #262	; 0x106
    fd72:	482d      	ldr	r0, [pc, #180]	; (fe28 <__kernel_ram_size+0x8>)
    fd74:	f005 f960 	bl	15038 <assert_post_action>
    NRFX_ASSERT(p_config->scl != p_config->sda);
    fd78:	e9d4 2300 	ldrd	r2, r3, [r4]
    fd7c:	429a      	cmp	r2, r3
    fd7e:	d10a      	bne.n	fd96 <nrfx_twim_init+0x42>
    fd80:	4929      	ldr	r1, [pc, #164]	; (fe28 <__kernel_ram_size+0x8>)
    fd82:	482a      	ldr	r0, [pc, #168]	; (fe2c <__kernel_ram_size+0xc>)
    fd84:	f240 1207 	movw	r2, #263	; 0x107
    fd88:	f005 f88a 	bl	14ea0 <printk>
    fd8c:	f240 1107 	movw	r1, #263	; 0x107
    fd90:	4825      	ldr	r0, [pc, #148]	; (fe28 <__kernel_ram_size+0x8>)
    fd92:	f005 f951 	bl	15038 <assert_post_action>
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    fd96:	2734      	movs	r7, #52	; 0x34
    twim_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    fd98:	f896 8004 	ldrb.w	r8, [r6, #4]
    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    fd9c:	4d24      	ldr	r5, [pc, #144]	; (fe30 <__kernel_ram_size+0x10>)
    fd9e:	fb07 f708 	mul.w	r7, r7, r8
    fda2:	19e9      	adds	r1, r5, r7
    fda4:	f891 302d 	ldrb.w	r3, [r1, #45]	; 0x2d
    fda8:	2b00      	cmp	r3, #0
    fdaa:	d13b      	bne.n	fe24 <__kernel_ram_size+0x4>
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler         = event_handler;
    p_cb->p_context       = p_context;
    p_cb->int_mask        = 0;
    fdac:	608b      	str	r3, [r1, #8]
    p_cb->repeated        = false;
    fdae:	f881 3030 	strb.w	r3, [r1, #48]	; 0x30
    p_cb->busy            = false;
    fdb2:	f881 302f 	strb.w	r3, [r1, #47]	; 0x2f
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    fdb6:	7b63      	ldrb	r3, [r4, #13]
    p_cb->p_context       = p_context;
    fdb8:	f8c1 9004 	str.w	r9, [r1, #4]
    p_cb->hold_bus_uninit = p_config->hold_bus_uninit;
    fdbc:	f881 3032 	strb.w	r3, [r1, #50]	; 0x32
    fdc0:	6823      	ldr	r3, [r4, #0]
    p_cb->handler         = event_handler;
    fdc2:	f845 a007 	str.w	sl, [r5, r7]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    fdc6:	a801      	add	r0, sp, #4
#if NRFX_CHECK(NRFX_TWIM_NRF52_ANOMALY_109_WORKAROUND_ENABLED)
    p_cb->bus_frequency   = (nrf_twim_frequency_t)p_config->frequency;
#endif

    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    fdc8:	f8d6 9000 	ldr.w	r9, [r6]
    reg->PIN_CNF[pin_number] = cnf;
    fdcc:	f240 6a0c 	movw	sl, #1548	; 0x60c
    fdd0:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    fdd2:	f7ff ff8d 	bl	fcf0 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    fdd6:	9b01      	ldr	r3, [sp, #4]
    fdd8:	3380      	adds	r3, #128	; 0x80
    fdda:	f840 a023 	str.w	sl, [r0, r3, lsl #2]
    TWIM_PIN_INIT(p_config->sda, drive);
    fdde:	6863      	ldr	r3, [r4, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    fde0:	a801      	add	r0, sp, #4
    fde2:	9301      	str	r3, [sp, #4]
    fde4:	f7ff ff84 	bl	fcf0 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    fde8:	9b01      	ldr	r3, [sp, #4]
    fdea:	3380      	adds	r3, #128	; 0x80
    fdec:	f840 a023 	str.w	sl, [r0, r3, lsl #2]
    nrf_twim_pins_set(p_twim, p_config->scl, p_config->sda);
    fdf0:	e9d4 2300 	ldrd	r2, r3, [r4]
    p_reg->PSEL.SCL = scl_pin;
    fdf4:	f8c9 2508 	str.w	r2, [r9, #1288]	; 0x508
    p_reg->PSEL.SDA = sda_pin;
    fdf8:	f8c9 350c 	str.w	r3, [r9, #1292]	; 0x50c
    if (!twim_pins_configure(p_twim, p_config))
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    nrf_twim_frequency_set(p_twim, (nrf_twim_frequency_t)p_config->frequency);
    fdfc:	68a3      	ldr	r3, [r4, #8]
    p_reg->FREQUENCY = frequency;
    fdfe:	f8c9 3524 	str.w	r3, [r9, #1316]	; 0x524

    if (p_cb->handler)
    fe02:	59eb      	ldr	r3, [r5, r7]
    fe04:	b123      	cbz	r3, fe10 <nrfx_twim_init+0xbc>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
    fe06:	6830      	ldr	r0, [r6, #0]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_twim),
            p_config->interrupt_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_twim));
    fe08:	f340 3007 	sbfx	r0, r0, #12, #8
    fe0c:	f7fe fb26 	bl	e45c <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    fe10:	2334      	movs	r3, #52	; 0x34
    fe12:	fb03 5508 	mla	r5, r3, r8, r5
    fe16:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    fe18:	4806      	ldr	r0, [pc, #24]	; (fe34 <__kernel_ram_size+0x14>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    fe1a:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
}
    fe1e:	b002      	add	sp, #8
    fe20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        return err_code;
    fe24:	4804      	ldr	r0, [pc, #16]	; (fe38 <__kernel_ram_size+0x18>)
    fe26:	e7fa      	b.n	fe1e <nrfx_twim_init+0xca>
    fe28:	00016d61 	.word	0x00016d61
    fe2c:	00015e12 	.word	0x00015e12
    fe30:	20000c54 	.word	0x20000c54
    fe34:	0bad0000 	.word	0x0bad0000
    fe38:	0bad0005 	.word	0x0bad0005

0000fe3c <nrfx_twim_enable>:
}

void nrfx_twim_enable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state == NRFX_DRV_STATE_INITIALIZED);
    fe3c:	2234      	movs	r2, #52	; 0x34
{
    fe3e:	b570      	push	{r4, r5, r6, lr}
    NRFX_ASSERT(p_cb->state == NRFX_DRV_STATE_INITIALIZED);
    fe40:	4d0f      	ldr	r5, [pc, #60]	; (fe80 <nrfx_twim_enable+0x44>)
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    fe42:	7904      	ldrb	r4, [r0, #4]
{
    fe44:	4606      	mov	r6, r0
    NRFX_ASSERT(p_cb->state == NRFX_DRV_STATE_INITIALIZED);
    fe46:	fb02 5204 	mla	r2, r2, r4, r5
    fe4a:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
    fe4e:	2a01      	cmp	r2, #1
    fe50:	d00a      	beq.n	fe68 <nrfx_twim_enable+0x2c>
    fe52:	490c      	ldr	r1, [pc, #48]	; (fe84 <nrfx_twim_enable+0x48>)
    fe54:	480c      	ldr	r0, [pc, #48]	; (fe88 <nrfx_twim_enable+0x4c>)
    fe56:	f44f 72b5 	mov.w	r2, #362	; 0x16a
    fe5a:	f005 f821 	bl	14ea0 <printk>
    fe5e:	f44f 71b5 	mov.w	r1, #362	; 0x16a
    fe62:	4808      	ldr	r0, [pc, #32]	; (fe84 <nrfx_twim_enable+0x48>)
    fe64:	f005 f8e8 	bl	15038 <assert_post_action>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
    fe68:	2206      	movs	r2, #6

    nrf_twim_enable(p_instance->p_twim);
    fe6a:	6833      	ldr	r3, [r6, #0]
    fe6c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500

    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    fe70:	2334      	movs	r3, #52	; 0x34
    fe72:	fb03 5404 	mla	r4, r3, r4, r5
    fe76:	2302      	movs	r3, #2
    fe78:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    NRFX_LOG_INFO("Instance enabled: %d.", p_instance->drv_inst_idx);
}
    fe7c:	bd70      	pop	{r4, r5, r6, pc}
    fe7e:	bf00      	nop
    fe80:	20000c54 	.word	0x20000c54
    fe84:	00016d61 	.word	0x00016d61
    fe88:	00015e12 	.word	0x00015e12

0000fe8c <nrfx_twim_disable>:

void nrfx_twim_disable(nrfx_twim_t const * p_instance)
{
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    fe8c:	2234      	movs	r2, #52	; 0x34
{
    fe8e:	b570      	push	{r4, r5, r6, lr}
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    fe90:	4d14      	ldr	r5, [pc, #80]	; (fee4 <nrfx_twim_disable+0x58>)
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    fe92:	7904      	ldrb	r4, [r0, #4]
{
    fe94:	4606      	mov	r6, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    fe96:	fb02 5204 	mla	r2, r2, r4, r5
    fe9a:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
    fe9e:	b952      	cbnz	r2, feb6 <nrfx_twim_disable+0x2a>
    fea0:	4911      	ldr	r1, [pc, #68]	; (fee8 <nrfx_twim_disable+0x5c>)
    fea2:	4812      	ldr	r0, [pc, #72]	; (feec <nrfx_twim_disable+0x60>)
    fea4:	f240 1275 	movw	r2, #373	; 0x175
    fea8:	f004 fffa 	bl	14ea0 <printk>
    feac:	f240 1175 	movw	r1, #373	; 0x175
    feb0:	480d      	ldr	r0, [pc, #52]	; (fee8 <nrfx_twim_disable+0x5c>)
    feb2:	f005 f8c1 	bl	15038 <assert_post_action>

    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    p_cb->int_mask = 0;
    feb6:	2334      	movs	r3, #52	; 0x34
    feb8:	2100      	movs	r1, #0
    feba:	fb03 5304 	mla	r3, r3, r4, r5
    NRF_TWIM_Type * p_twim = p_instance->p_twim;
    febe:	6832      	ldr	r2, [r6, #0]
    p_reg->INTENCLR = mask;
    fec0:	480b      	ldr	r0, [pc, #44]	; (fef0 <nrfx_twim_disable+0x64>)
    p_cb->int_mask = 0;
    fec2:	6099      	str	r1, [r3, #8]
    fec4:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
    p_reg->SHORTS &= ~(mask);
    fec8:	f8d2 0200 	ldr.w	r0, [r2, #512]	; 0x200
    fecc:	f420 50bc 	bic.w	r0, r0, #6016	; 0x1780
    fed0:	f8c2 0200 	str.w	r0, [r2, #512]	; 0x200
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
    fed4:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    nrf_twim_int_disable(p_twim, NRF_TWIM_ALL_INTS_MASK);
    nrf_twim_shorts_disable(p_twim, NRF_TWIM_ALL_SHORTS_MASK);
    nrf_twim_disable(p_twim);

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    fed8:	2201      	movs	r2, #1
    p_cb->busy = false;
    feda:	f883 102f 	strb.w	r1, [r3, #47]	; 0x2f
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    fede:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NRFX_LOG_INFO("Instance disabled: %d.", p_instance->drv_inst_idx);
}
    fee2:	bd70      	pop	{r4, r5, r6, pc}
    fee4:	20000c54 	.word	0x20000c54
    fee8:	00016d61 	.word	0x00016d61
    feec:	00015e12 	.word	0x00015e12
    fef0:	019c0202 	.word	0x019c0202

0000fef4 <nrfx_twim_xfer>:


nrfx_err_t nrfx_twim_xfer(nrfx_twim_t           const * p_instance,
                          nrfx_twim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
    fef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    NRFX_ASSERT(TWIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
    fef8:	7903      	ldrb	r3, [r0, #4]
{
    fefa:	4680      	mov	r8, r0
    fefc:	460d      	mov	r5, r1
    fefe:	4617      	mov	r7, r2
    NRFX_ASSERT(TWIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
    ff00:	b93b      	cbnz	r3, ff12 <nrfx_twim_xfer+0x1e>
    ff02:	684b      	ldr	r3, [r1, #4]
    ff04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    ff08:	d203      	bcs.n	ff12 <nrfx_twim_xfer+0x1e>
    ff0a:	688b      	ldr	r3, [r1, #8]
    ff0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    ff10:	d30a      	bcc.n	ff28 <nrfx_twim_xfer+0x34>
    ff12:	49bc      	ldr	r1, [pc, #752]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
    ff14:	48bc      	ldr	r0, [pc, #752]	; (10208 <CONFIG_PM_PARTITION_SIZE_SPM+0x208>)
    ff16:	f240 228a 	movw	r2, #650	; 0x28a
    ff1a:	f004 ffc1 	bl	14ea0 <printk>
    ff1e:	f240 218a 	movw	r1, #650	; 0x28a
    ff22:	48b8      	ldr	r0, [pc, #736]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
    ff24:	f005 f888 	bl	15038 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];

    // TXRX and TXTX transfers are supported only in non-blocking mode.
    NRFX_ASSERT( !((p_cb->handler == NULL) && (p_xfer_desc->type == NRFX_TWIM_XFER_TXRX)));
    ff28:	2434      	movs	r4, #52	; 0x34
    twim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    ff2a:	f898 9004 	ldrb.w	r9, [r8, #4]
    NRFX_ASSERT( !((p_cb->handler == NULL) && (p_xfer_desc->type == NRFX_TWIM_XFER_TXRX)));
    ff2e:	4eb7      	ldr	r6, [pc, #732]	; (1020c <CONFIG_PM_PARTITION_SIZE_SPM+0x20c>)
    ff30:	fb04 f409 	mul.w	r4, r4, r9
    ff34:	5933      	ldr	r3, [r6, r4]
    ff36:	b9fb      	cbnz	r3, ff78 <nrfx_twim_xfer+0x84>
    ff38:	782b      	ldrb	r3, [r5, #0]
    ff3a:	2b02      	cmp	r3, #2
    ff3c:	d00e      	beq.n	ff5c <nrfx_twim_xfer+0x68>
    NRFX_ASSERT( !((p_cb->handler == NULL) && (p_xfer_desc->type == NRFX_TWIM_XFER_TXTX)));
    ff3e:	782b      	ldrb	r3, [r5, #0]
    ff40:	2b03      	cmp	r3, #3
    ff42:	d119      	bne.n	ff78 <nrfx_twim_xfer+0x84>
    ff44:	f240 2293 	movw	r2, #659	; 0x293
    ff48:	49ae      	ldr	r1, [pc, #696]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
    ff4a:	48af      	ldr	r0, [pc, #700]	; (10208 <CONFIG_PM_PARTITION_SIZE_SPM+0x208>)
    ff4c:	f004 ffa8 	bl	14ea0 <printk>
    ff50:	f240 2193 	movw	r1, #659	; 0x293
    ff54:	48ab      	ldr	r0, [pc, #684]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
    ff56:	f005 f86f 	bl	15038 <assert_post_action>
    ff5a:	e00d      	b.n	ff78 <nrfx_twim_xfer+0x84>
    NRFX_ASSERT( !((p_cb->handler == NULL) && (p_xfer_desc->type == NRFX_TWIM_XFER_TXRX)));
    ff5c:	f240 2292 	movw	r2, #658	; 0x292
    ff60:	49a8      	ldr	r1, [pc, #672]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
    ff62:	48a9      	ldr	r0, [pc, #676]	; (10208 <CONFIG_PM_PARTITION_SIZE_SPM+0x208>)
    ff64:	f004 ff9c 	bl	14ea0 <printk>
    ff68:	f240 2192 	movw	r1, #658	; 0x292
    ff6c:	48a5      	ldr	r0, [pc, #660]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
    ff6e:	f005 f863 	bl	15038 <assert_post_action>
    NRFX_ASSERT( !((p_cb->handler == NULL) && (p_xfer_desc->type == NRFX_TWIM_XFER_TXTX)));
    ff72:	5933      	ldr	r3, [r6, r4]
    ff74:	2b00      	cmp	r3, #0
    ff76:	d0e2      	beq.n	ff3e <nrfx_twim_xfer+0x4a>
    p_cb->error = false;
    ff78:	2334      	movs	r3, #52	; 0x34
    ff7a:	2200      	movs	r2, #0
    ff7c:	fb03 6309 	mla	r3, r3, r9, r6
                           p_xfer_desc->primary_length * sizeof(p_xfer_desc->p_primary_buf[0]));
    NRFX_LOG_DEBUG("Secondary buffer data:");
    NRFX_LOG_HEXDUMP_DEBUG(p_xfer_desc->p_secondary_buf,
                           p_xfer_desc->secondary_length * sizeof(p_xfer_desc->p_secondary_buf[0]));

    err_code = twim_xfer(p_cb, (NRF_TWIM_Type *)p_instance->p_twim, p_xfer_desc, flags);
    ff80:	f8d8 4000 	ldr.w	r4, [r8]
    p_cb->error = false;
    ff84:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    if (p_xfer_desc->primary_length != 0 && !nrfx_is_in_ram(p_xfer_desc->p_primary_buf))
    ff88:	686b      	ldr	r3, [r5, #4]
    ff8a:	b153      	cbz	r3, ffa2 <nrfx_twim_xfer+0xae>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    ff8c:	68eb      	ldr	r3, [r5, #12]
    ff8e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    ff92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    ff96:	d004      	beq.n	ffa2 <nrfx_twim_xfer+0xae>
        return err_code;
    ff98:	f8df 8278 	ldr.w	r8, [pc, #632]	; 10214 <CONFIG_PM_PARTITION_SIZE_SPM+0x214>
    NRFX_LOG_WARNING("Function: %s, error code: %s.",
                     __func__,
                     NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    ff9c:	4640      	mov	r0, r8
    ff9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (p_cb->busy)
    ffa2:	f04f 0c34 	mov.w	ip, #52	; 0x34
    ffa6:	fb0c 6c09 	mla	ip, ip, r9, r6
    p_reg->INTENCLR = mask;
    ffaa:	4b99      	ldr	r3, [pc, #612]	; (10210 <CONFIG_PM_PARTITION_SIZE_SPM+0x210>)
    ffac:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    ffb0:	f89c 302f 	ldrb.w	r3, [ip, #47]	; 0x2f
    ffb4:	f003 0aff 	and.w	sl, r3, #255	; 0xff
    ffb8:	b133      	cbz	r3, ffc8 <nrfx_twim_xfer+0xd4>
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
    ffba:	f8dc 3008 	ldr.w	r3, [ip, #8]
        return err_code;
    ffbe:	f8df 8258 	ldr.w	r8, [pc, #600]	; 10218 <CONFIG_PM_PARTITION_SIZE_SPM+0x218>
    p_reg->INTENSET = mask;
    ffc2:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    ffc6:	e7e9      	b.n	ff9c <nrfx_twim_xfer+0xa8>
                      (NRFX_TWIM_FLAG_REPEATED_XFER & flags)) ? false: true;
    ffc8:	f017 0f14 	tst.w	r7, #20
    ffcc:	bf0c      	ite	eq
    ffce:	2301      	moveq	r3, #1
    ffd0:	2300      	movne	r3, #0
    p_cb->xfer_desc = *p_xfer_desc;
    ffd2:	46a8      	mov	r8, r5
        p_cb->busy = ((NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER & flags) ||
    ffd4:	f88c 302f 	strb.w	r3, [ip, #47]	; 0x2f
    p_cb->xfer_desc = *p_xfer_desc;
    ffd8:	f10c 0e0c 	add.w	lr, ip, #12
    ffdc:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
    ffe0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    ffe4:	f8d8 3000 	ldr.w	r3, [r8]
    p_cb->flags = flags;
    ffe8:	f8cc 7020 	str.w	r7, [ip, #32]
    p_cb->xfer_desc = *p_xfer_desc;
    ffec:	f8ce 3000 	str.w	r3, [lr]
    p_cb->repeated = (flags & NRFX_TWIM_FLAG_REPEATED_XFER) ? true : false;
    fff0:	f3c7 1300 	ubfx	r3, r7, #4, #1
    fff4:	f88c 3030 	strb.w	r3, [ip, #48]	; 0x30
}

NRF_STATIC_INLINE void nrf_twim_address_set(NRF_TWIM_Type * p_reg,
                                            uint8_t address)
{
    p_reg->ADDRESS = address;
    fff8:	786b      	ldrb	r3, [r5, #1]
    fffa:	f8c4 3588 	str.w	r3, [r4, #1416]	; 0x588
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fffe:	f8c4 a104 	str.w	sl, [r4, #260]	; 0x104
   10002:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
   10006:	f8c4 a124 	str.w	sl, [r4, #292]	; 0x124
   1000a:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
   1000e:	f8c4 a160 	str.w	sl, [r4, #352]	; 0x160
   10012:	f8d4 3160 	ldr.w	r3, [r4, #352]	; 0x160
   10016:	f8c4 a148 	str.w	sl, [r4, #328]	; 0x148
   1001a:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    if (NRFX_TWIM_FLAG_TX_POSTINC & flags)
   1001e:	f017 0301 	ands.w	r3, r7, #1
    return p_reg->RXD.AMOUNT;
}

NRF_STATIC_INLINE void nrf_twim_tx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_ArrayList << TWIM_TXD_LIST_LIST_Pos;
   10022:	bf18      	it	ne
   10024:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_tx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->TXD.LIST = TWIM_TXD_LIST_LIST_Disabled << TWIM_TXD_LIST_LIST_Pos;
   10026:	f8c4 3550 	str.w	r3, [r4, #1360]	; 0x550
    if (NRFX_TWIM_FLAG_RX_POSTINC & flags)
   1002a:	f017 0302 	ands.w	r3, r7, #2
}

NRF_STATIC_INLINE void nrf_twim_rx_list_enable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_ArrayList << TWIM_RXD_LIST_LIST_Pos;
   1002e:	bf18      	it	ne
   10030:	2301      	movne	r3, #1
}

NRF_STATIC_INLINE void nrf_twim_rx_list_disable(NRF_TWIM_Type * p_reg)
{
    p_reg->RXD.LIST = TWIM_RXD_LIST_LIST_Disabled << TWIM_RXD_LIST_LIST_Pos;
   10032:	f8c4 3540 	str.w	r3, [r4, #1344]	; 0x540
    switch (p_xfer_desc->type)
   10036:	782b      	ldrb	r3, [r5, #0]
   10038:	2b03      	cmp	r3, #3
   1003a:	f200 80df 	bhi.w	101fc <CONFIG_PM_PARTITION_SIZE_SPM+0x1fc>
   1003e:	e8df f003 	tbb	[pc, r3]
   10042:	caae      	.short	0xcaae
   10044:	0293      	.short	0x0293
        NRFX_ASSERT(!(flags & NRFX_TWIM_FLAG_REPEATED_XFER));
   10046:	06f9      	lsls	r1, r7, #27
   10048:	d50a      	bpl.n	10060 <CONFIG_PM_PARTITION_SIZE_SPM+0x60>
   1004a:	496e      	ldr	r1, [pc, #440]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
   1004c:	486e      	ldr	r0, [pc, #440]	; (10208 <CONFIG_PM_PARTITION_SIZE_SPM+0x208>)
   1004e:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
   10052:	f004 ff25 	bl	14ea0 <printk>
   10056:	f44f 71e7 	mov.w	r1, #462	; 0x1ce
   1005a:	486a      	ldr	r0, [pc, #424]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
   1005c:	f004 ffec 	bl	15038 <assert_post_action>
        NRFX_ASSERT(!(flags & NRFX_TWIM_FLAG_HOLD_XFER));
   10060:	073a      	lsls	r2, r7, #28
   10062:	d50a      	bpl.n	1007a <CONFIG_PM_PARTITION_SIZE_SPM+0x7a>
   10064:	4967      	ldr	r1, [pc, #412]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
   10066:	4868      	ldr	r0, [pc, #416]	; (10208 <CONFIG_PM_PARTITION_SIZE_SPM+0x208>)
   10068:	f240 12cf 	movw	r2, #463	; 0x1cf
   1006c:	f004 ff18 	bl	14ea0 <printk>
   10070:	f240 11cf 	movw	r1, #463	; 0x1cf
   10074:	4863      	ldr	r0, [pc, #396]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
   10076:	f004 ffdf 	bl	15038 <assert_post_action>
        NRFX_ASSERT(!(flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER));
   1007a:	077b      	lsls	r3, r7, #29
   1007c:	d50a      	bpl.n	10094 <CONFIG_PM_PARTITION_SIZE_SPM+0x94>
   1007e:	4961      	ldr	r1, [pc, #388]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
   10080:	4861      	ldr	r0, [pc, #388]	; (10208 <CONFIG_PM_PARTITION_SIZE_SPM+0x208>)
   10082:	f44f 72e8 	mov.w	r2, #464	; 0x1d0
   10086:	f004 ff0b 	bl	14ea0 <printk>
   1008a:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
   1008e:	485d      	ldr	r0, [pc, #372]	; (10204 <CONFIG_PM_PARTITION_SIZE_SPM+0x204>)
   10090:	f004 ffd2 	bl	15038 <assert_post_action>
   10094:	692a      	ldr	r2, [r5, #16]
   10096:	f002 4360 	and.w	r3, r2, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
   1009a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1009e:	f47f af7b 	bne.w	ff98 <nrfx_twim_xfer+0xa4>
    p_reg->SHORTS = mask;
   100a2:	f44f 7380 	mov.w	r3, #256	; 0x100
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   100a6:	68e9      	ldr	r1, [r5, #12]
    p_reg->SHORTS = mask;
   100a8:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   100ac:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   100ae:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   100b2:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   100b6:	2300      	movs	r3, #0
   100b8:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
   100bc:	f8d4 1150 	ldr.w	r1, [r4, #336]	; 0x150
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   100c0:	2101      	movs	r1, #1
   100c2:	6221      	str	r1, [r4, #32]
   100c4:	60a1      	str	r1, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   100c6:	f8d4 1150 	ldr.w	r1, [r4, #336]	; 0x150
        while (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_TXSTARTED))
   100ca:	2900      	cmp	r1, #0
   100cc:	d0fb      	beq.n	100c6 <CONFIG_PM_PARTITION_SIZE_SPM+0xc6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   100ce:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
   100d2:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
   100d6:	68ab      	ldr	r3, [r5, #8]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   100d8:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   100dc:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
        p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
   100e0:	2334      	movs	r3, #52	; 0x34
   100e2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   100e6:	fb03 6309 	mla	r3, r3, r9, r6
   100ea:	609a      	str	r2, [r3, #8]
    nrf_twim_task_t  start_task = NRF_TWIM_TASK_STARTTX;
   100ec:	2308      	movs	r3, #8
    nrfx_err_t err_code = NRFX_SUCCESS;
   100ee:	f8df 812c 	ldr.w	r8, [pc, #300]	; 1021c <CONFIG_PM_PARTITION_SIZE_SPM+0x21c>
    if (!(flags & NRFX_TWIM_FLAG_HOLD_XFER) && (p_xfer_desc->type != NRFX_TWIM_XFER_TXTX))
   100f2:	0738      	lsls	r0, r7, #28
   100f4:	d407      	bmi.n	10106 <CONFIG_PM_PARTITION_SIZE_SPM+0x106>
   100f6:	782a      	ldrb	r2, [r5, #0]
   100f8:	2a03      	cmp	r2, #3
   100fa:	d004      	beq.n	10106 <CONFIG_PM_PARTITION_SIZE_SPM+0x106>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   100fc:	2201      	movs	r2, #1
   100fe:	50e2      	str	r2, [r4, r3]
        if (p_xfer_desc->primary_length == 0)
   10100:	686b      	ldr	r3, [r5, #4]
   10102:	b903      	cbnz	r3, 10106 <CONFIG_PM_PARTITION_SIZE_SPM+0x106>
   10104:	6162      	str	r2, [r4, #20]
    if (p_cb->handler)
   10106:	2334      	movs	r3, #52	; 0x34
   10108:	fb03 f309 	mul.w	r3, r3, r9
   1010c:	18f2      	adds	r2, r6, r3
   1010e:	58f3      	ldr	r3, [r6, r3]
   10110:	2b00      	cmp	r3, #0
   10112:	f040 8087 	bne.w	10224 <CONFIG_PM_PARTITION_SIZE_SPM+0x224>
                transmission_finished = true;
   10116:	2501      	movs	r5, #1
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   10118:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
   1011c:	f8d4 1104 	ldr.w	r1, [r4, #260]	; 0x104
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
   10120:	2900      	cmp	r1, #0
   10122:	f040 8097 	bne.w	10254 <CONFIG_PM_PARTITION_SIZE_SPM+0x254>
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_SUSPENDED))
   10126:	3a00      	subs	r2, #0
   10128:	bf18      	it	ne
   1012a:	2201      	movne	r2, #1
   1012c:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
            if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
   10130:	2900      	cmp	r1, #0
   10132:	f000 8095 	beq.w	10260 <CONFIG_PM_PARTITION_SIZE_SPM+0x260>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   10136:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
   1013a:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1013e:	f8d4 0160 	ldr.w	r0, [r4, #352]	; 0x160
    return p_reg->SHORTS;
   10142:	f8d4 1200 	ldr.w	r1, [r4, #512]	; 0x200
                if (!(lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_STOP_MASK)))
   10146:	b110      	cbz	r0, 1014e <CONFIG_PM_PARTITION_SIZE_SPM+0x14e>
   10148:	f411 7f00 	tst.w	r1, #512	; 0x200
   1014c:	d104      	bne.n	10158 <CONFIG_PM_PARTITION_SIZE_SPM+0x158>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1014e:	6225      	str	r5, [r4, #32]
   10150:	6165      	str	r5, [r4, #20]
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
   10152:	2800      	cmp	r0, #0
   10154:	d0e0      	beq.n	10118 <CONFIG_PM_PARTITION_SIZE_SPM+0x118>
                    transmission_finished = false;
   10156:	2200      	movs	r2, #0
                if (lasttx_triggered && (shorts_mask & NRF_TWIM_SHORT_LASTTX_SUSPEND_MASK))
   10158:	05c9      	lsls	r1, r1, #23
   1015a:	f140 8081 	bpl.w	10260 <CONFIG_PM_PARTITION_SIZE_SPM+0x260>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1015e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   10162:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
        } while (!transmission_finished);
   10166:	e7d7      	b.n	10118 <CONFIG_PM_PARTITION_SIZE_SPM+0x118>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   10168:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1016a:	68ea      	ldr	r2, [r5, #12]
   1016c:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   10170:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
   10174:	692b      	ldr	r3, [r5, #16]
   10176:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
        if (!nrfx_is_in_ram(p_xfer_desc->p_secondary_buf))
   1017a:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
   1017e:	f47f af0b 	bne.w	ff98 <nrfx_twim_xfer+0xa4>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_secondary_buf, p_xfer_desc->secondary_length);
   10182:	68aa      	ldr	r2, [r5, #8]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   10184:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->SHORTS = mask;
   10188:	f44f 5384 	mov.w	r3, #4224	; 0x1080
    p_reg->RXD.MAXCNT = length;
   1018c:	f8c4 2538 	str.w	r2, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
   10190:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   10194:	2334      	movs	r3, #52	; 0x34
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   10196:	2202      	movs	r2, #2
   10198:	fb03 6309 	mla	r3, r3, r9, r6
   1019c:	e012      	b.n	101c4 <CONFIG_PM_PARTITION_SIZE_SPM+0x1c4>
        nrf_twim_tx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   1019e:	686b      	ldr	r3, [r5, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   101a0:	68ea      	ldr	r2, [r5, #12]
        if (NRFX_TWIM_FLAG_TX_NO_STOP & flags)
   101a2:	f017 0f20 	tst.w	r7, #32
   101a6:	f8c4 2544 	str.w	r2, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   101aa:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
   101ae:	f04f 0334 	mov.w	r3, #52	; 0x34
   101b2:	d00b      	beq.n	101cc <CONFIG_PM_PARTITION_SIZE_SPM+0x1cc>
    p_reg->SHORTS = mask;
   101b4:	f44f 7280 	mov.w	r2, #256	; 0x100
   101b8:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_SUSPENDED_MASK;
   101bc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   101c0:	fb03 6309 	mla	r3, r3, r9, r6
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   101c4:	609a      	str	r2, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   101c6:	2301      	movs	r3, #1
   101c8:	6223      	str	r3, [r4, #32]
   101ca:	e78f      	b.n	100ec <CONFIG_PM_PARTITION_SIZE_SPM+0xec>
    p_reg->SHORTS = mask;
   101cc:	f44f 7200 	mov.w	r2, #512	; 0x200
   101d0:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
   101d4:	e7df      	b.n	10196 <CONFIG_PM_PARTITION_SIZE_SPM+0x196>
        nrf_twim_rx_buffer_set(p_twim, p_xfer_desc->p_primary_buf, p_xfer_desc->primary_length);
   101d6:	686b      	ldr	r3, [r5, #4]
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   101d8:	68ea      	ldr	r2, [r5, #12]
   101da:	f8c4 2534 	str.w	r2, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   101de:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    p_reg->SHORTS = mask;
   101e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   101e6:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
        p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   101ea:	2334      	movs	r3, #52	; 0x34
   101ec:	2202      	movs	r2, #2
   101ee:	fb03 6309 	mla	r3, r3, r9, r6
   101f2:	609a      	str	r2, [r3, #8]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   101f4:	2301      	movs	r3, #1
   101f6:	6223      	str	r3, [r4, #32]
        start_task = NRF_TWIM_TASK_STARTRX;
   101f8:	2300      	movs	r3, #0
   101fa:	e778      	b.n	100ee <CONFIG_PM_PARTITION_SIZE_SPM+0xee>
    switch (p_xfer_desc->type)
   101fc:	2308      	movs	r3, #8
   101fe:	f8df 8020 	ldr.w	r8, [pc, #32]	; 10220 <CONFIG_PM_PARTITION_SIZE_SPM+0x220>
   10202:	e776      	b.n	100f2 <CONFIG_PM_PARTITION_SIZE_SPM+0xf2>
   10204:	00016d61 	.word	0x00016d61
   10208:	00015e12 	.word	0x00015e12
   1020c:	20000c54 	.word	0x20000c54
   10210:	019c0202 	.word	0x019c0202
   10214:	0bad000a 	.word	0x0bad000a
   10218:	0bad000b 	.word	0x0bad000b
   1021c:	0bad0000 	.word	0x0bad0000
   10220:	0bad0004 	.word	0x0bad0004
        if (flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER)
   10224:	0779      	lsls	r1, r7, #29
            p_cb->int_mask = 0;
   10226:	bf44      	itt	mi
   10228:	2300      	movmi	r3, #0
   1022a:	6093      	strmi	r3, [r2, #8]
        if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK))
   1022c:	067b      	lsls	r3, r7, #25
   1022e:	d406      	bmi.n	1023e <CONFIG_PM_PARTITION_SIZE_SPM+0x23e>
            p_cb->int_mask |= NRF_TWIM_INT_STOPPED_MASK;
   10230:	2334      	movs	r3, #52	; 0x34
   10232:	fb03 6309 	mla	r3, r3, r9, r6
   10236:	689a      	ldr	r2, [r3, #8]
   10238:	f042 0202 	orr.w	r2, r2, #2
   1023c:	609a      	str	r2, [r3, #8]
        p_cb->int_mask |= NRF_TWIM_INT_ERROR_MASK;
   1023e:	2334      	movs	r3, #52	; 0x34
   10240:	fb03 6609 	mla	r6, r3, r9, r6
   10244:	68b3      	ldr	r3, [r6, #8]
   10246:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   1024a:	60b3      	str	r3, [r6, #8]
        nrf_twim_int_enable(p_twim, p_cb->int_mask);
   1024c:	68b3      	ldr	r3, [r6, #8]
    p_reg->INTENSET = mask;
   1024e:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
   10252:	e6a3      	b.n	ff9c <nrfx_twim_xfer+0xa8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   10254:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
   10258:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
                transmission_finished = true;
   1025c:	2201      	movs	r2, #1
   1025e:	e765      	b.n	1012c <CONFIG_PM_PARTITION_SIZE_SPM+0x12c>
        } while (!transmission_finished);
   10260:	2a00      	cmp	r2, #0
   10262:	f43f af59 	beq.w	10118 <CONFIG_PM_PARTITION_SIZE_SPM+0x118>
        p_cb->busy = false;
   10266:	2134      	movs	r1, #52	; 0x34
   10268:	2000      	movs	r0, #0
   1026a:	fb01 6209 	mla	r2, r1, r9, r6
    uint32_t error_source = p_reg->ERRORSRC;
   1026e:	f8d4 34c4 	ldr.w	r3, [r4, #1220]	; 0x4c4
    p_reg->ERRORSRC = error_source;
   10272:	f8c4 34c4 	str.w	r3, [r4, #1220]	; 0x4c4
   10276:	f882 002f 	strb.w	r0, [r2, #47]	; 0x2f
        if (errorsrc)
   1027a:	b18b      	cbz	r3, 102a0 <CONFIG_PM_PARTITION_SIZE_SPM+0x2a0>
        ret = NRFX_ERROR_DRV_TWI_ERR_OVERRUN;
   1027c:	4a0f      	ldr	r2, [pc, #60]	; (102bc <CONFIG_PM_PARTITION_SIZE_SPM+0x2bc>)
   1027e:	4910      	ldr	r1, [pc, #64]	; (102c0 <CONFIG_PM_PARTITION_SIZE_SPM+0x2c0>)
   10280:	f013 0f01 	tst.w	r3, #1
   10284:	bf14      	ite	ne
   10286:	4690      	movne	r8, r2
   10288:	4688      	moveq	r8, r1
        ret = NRFX_ERROR_DRV_TWI_ERR_ANACK;
   1028a:	3201      	adds	r2, #1
   1028c:	f013 0f02 	tst.w	r3, #2
   10290:	bf18      	it	ne
   10292:	4690      	movne	r8, r2
        ret = NRFX_ERROR_DRV_TWI_ERR_DNACK;
   10294:	f013 0f04 	tst.w	r3, #4
   10298:	4b0a      	ldr	r3, [pc, #40]	; (102c4 <CONFIG_PM_PARTITION_SIZE_SPM+0x2c4>)
   1029a:	bf18      	it	ne
   1029c:	4698      	movne	r8, r3
   1029e:	e67d      	b.n	ff9c <nrfx_twim_xfer+0xa8>
            if (!(flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) &&
   102a0:	067b      	lsls	r3, r7, #25
   102a2:	f53f ae7b 	bmi.w	ff9c <nrfx_twim_xfer+0xa8>
                !xfer_completeness_check(p_twim, p_cb))
   102a6:	4620      	mov	r0, r4
   102a8:	fb09 6101 	mla	r1, r9, r1, r6
   102ac:	f005 f986 	bl	155bc <xfer_completeness_check>
                err_code = NRFX_ERROR_INTERNAL;
   102b0:	4b03      	ldr	r3, [pc, #12]	; (102c0 <CONFIG_PM_PARTITION_SIZE_SPM+0x2c0>)
   102b2:	2800      	cmp	r0, #0
   102b4:	bf08      	it	eq
   102b6:	4698      	moveq	r8, r3
   102b8:	e670      	b.n	ff9c <nrfx_twim_xfer+0xa8>
   102ba:	bf00      	nop
   102bc:	0bae0000 	.word	0x0bae0000
   102c0:	0bad0001 	.word	0x0bad0001
   102c4:	0bae0002 	.word	0x0bae0002

000102c8 <nrfx_twim_2_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_TWIM2_ENABLED)
void nrfx_twim_2_irq_handler(void)
{
   102c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    NRFX_ASSERT(p_cb->handler);
   102ca:	4c62      	ldr	r4, [pc, #392]	; (10454 <nrfx_twim_2_irq_handler+0x18c>)
{
   102cc:	b087      	sub	sp, #28
    NRFX_ASSERT(p_cb->handler);
   102ce:	6823      	ldr	r3, [r4, #0]
   102d0:	b953      	cbnz	r3, 102e8 <nrfx_twim_2_irq_handler+0x20>
   102d2:	4961      	ldr	r1, [pc, #388]	; (10458 <nrfx_twim_2_irq_handler+0x190>)
   102d4:	4861      	ldr	r0, [pc, #388]	; (1045c <nrfx_twim_2_irq_handler+0x194>)
   102d6:	f240 22cd 	movw	r2, #717	; 0x2cd
   102da:	f004 fde1 	bl	14ea0 <printk>
   102de:	f240 21cd 	movw	r1, #717	; 0x2cd
   102e2:	485d      	ldr	r0, [pc, #372]	; (10458 <nrfx_twim_2_irq_handler+0x190>)
   102e4:	f004 fea8 	bl	15038 <assert_post_action>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   102e8:	4b5d      	ldr	r3, [pc, #372]	; (10460 <nrfx_twim_2_irq_handler+0x198>)
   102ea:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
   102ee:	461d      	mov	r5, r3
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_ERROR))
   102f0:	b1fa      	cbz	r2, 10332 <nrfx_twim_2_irq_handler+0x6a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   102f2:	2200      	movs	r2, #0
   102f4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   102f8:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   102fc:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        if (!nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
   10300:	b9ba      	cbnz	r2, 10332 <nrfx_twim_2_irq_handler+0x6a>
            nrf_twim_int_disable(p_twim, p_cb->int_mask);
   10302:	68a2      	ldr	r2, [r4, #8]
    p_reg->INTENCLR = mask;
   10304:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK;
   10308:	2202      	movs	r2, #2
   1030a:	60a2      	str	r2, [r4, #8]
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
   1030c:	68a2      	ldr	r2, [r4, #8]
    p_reg->INTENSET = mask;
   1030e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   10312:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
            if (!(nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_LASTTX) &&
   10316:	b11a      	cbz	r2, 10320 <nrfx_twim_2_irq_handler+0x58>
    return p_reg->SHORTS;
   10318:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
   1031c:	059e      	lsls	r6, r3, #22
   1031e:	d403      	bmi.n	10328 <nrfx_twim_2_irq_handler+0x60>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   10320:	2201      	movs	r2, #1
   10322:	4b4f      	ldr	r3, [pc, #316]	; (10460 <nrfx_twim_2_irq_handler+0x198>)
   10324:	621a      	str	r2, [r3, #32]
   10326:	615a      	str	r2, [r3, #20]
            p_cb->error = true;
   10328:	2301      	movs	r3, #1
   1032a:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    twim_irq_handler(NRF_TWIM2, &m_cb[NRFX_TWIM2_INST_IDX]);
}
   1032e:	b007      	add	sp, #28
   10330:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   10332:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    if (nrf_twim_event_check(p_twim, NRF_TWIM_EVENT_STOPPED))
   10336:	2b00      	cmp	r3, #0
   10338:	d054      	beq.n	103e4 <nrfx_twim_2_irq_handler+0x11c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1033a:	2300      	movs	r3, #0
   1033c:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
   10340:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_SPURIOUS_STOP_CHECK) && !p_cb->error)
   10344:	6a23      	ldr	r3, [r4, #32]
   10346:	065d      	lsls	r5, r3, #25
   10348:	d40a      	bmi.n	10360 <nrfx_twim_2_irq_handler+0x98>
   1034a:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
   1034e:	b93b      	cbnz	r3, 10360 <nrfx_twim_2_irq_handler+0x98>
            p_cb->error = !xfer_completeness_check(p_twim, p_cb);
   10350:	4940      	ldr	r1, [pc, #256]	; (10454 <nrfx_twim_2_irq_handler+0x18c>)
   10352:	4843      	ldr	r0, [pc, #268]	; (10460 <nrfx_twim_2_irq_handler+0x198>)
   10354:	f005 f932 	bl	155bc <xfer_completeness_check>
   10358:	f080 0001 	eor.w	r0, r0, #1
   1035c:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
        if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER))
   10360:	6a23      	ldr	r3, [r4, #32]
   10362:	f013 0704 	ands.w	r7, r3, #4
   10366:	d122      	bne.n	103ae <nrfx_twim_2_irq_handler+0xe6>
            event.xfer_desc = p_cb->xfer_desc;
   10368:	4e3e      	ldr	r6, [pc, #248]	; (10464 <nrfx_twim_2_irq_handler+0x19c>)
   1036a:	ad01      	add	r5, sp, #4
   1036c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1036e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   10370:	6833      	ldr	r3, [r6, #0]
   10372:	f894 c030 	ldrb.w	ip, [r4, #48]	; 0x30
   10376:	602b      	str	r3, [r5, #0]
   10378:	4b39      	ldr	r3, [pc, #228]	; (10460 <nrfx_twim_2_irq_handler+0x198>)
   1037a:	f8c3 7160 	str.w	r7, [r3, #352]	; 0x160
   1037e:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
   10382:	f8c3 715c 	str.w	r7, [r3, #348]	; 0x15c
   10386:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
            if (!p_cb->repeated || p_cb->error)
   1038a:	f1bc 0f00 	cmp.w	ip, #0
   1038e:	d002      	beq.n	10396 <nrfx_twim_2_irq_handler+0xce>
   10390:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
   10394:	b15a      	cbz	r2, 103ae <nrfx_twim_2_irq_handler+0xe6>
    p_reg->SHORTS = mask;
   10396:	2200      	movs	r2, #0
   10398:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
                p_cb->int_mask = 0;
   1039c:	60a2      	str	r2, [r4, #8]
    p_reg->INTENCLR = mask;
   1039e:	4a32      	ldr	r2, [pc, #200]	; (10468 <nrfx_twim_2_irq_handler+0x1a0>)
   103a0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   103a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
   103a8:	4b30      	ldr	r3, [pc, #192]	; (1046c <nrfx_twim_2_irq_handler+0x1a4>)
   103aa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    uint32_t error_source = p_reg->ERRORSRC;
   103ae:	4a2c      	ldr	r2, [pc, #176]	; (10460 <nrfx_twim_2_irq_handler+0x198>)
   103b0:	f8d2 34c4 	ldr.w	r3, [r2, #1220]	; 0x4c4
    if (errorsrc & NRF_TWIM_ERROR_ADDRESS_NACK)
   103b4:	0798      	lsls	r0, r3, #30
    p_reg->ERRORSRC = error_source;
   103b6:	f8c2 34c4 	str.w	r3, [r2, #1220]	; 0x4c4
   103ba:	d53c      	bpl.n	10436 <nrfx_twim_2_irq_handler+0x16e>
        event.type = NRFX_TWIM_EVT_ADDRESS_NACK;
   103bc:	2301      	movs	r3, #1
        event.type = NRFX_TWIM_EVT_DONE;
   103be:	f88d 3000 	strb.w	r3, [sp]
    if (!p_cb->repeated)
   103c2:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   103c6:	b90b      	cbnz	r3, 103cc <nrfx_twim_2_irq_handler+0x104>
        p_cb->busy = false;
   103c8:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
    if (!(p_cb->flags & NRFX_TWIM_FLAG_NO_XFER_EVT_HANDLER) || p_cb->error)
   103cc:	6a23      	ldr	r3, [r4, #32]
   103ce:	075b      	lsls	r3, r3, #29
   103d0:	d503      	bpl.n	103da <nrfx_twim_2_irq_handler+0x112>
   103d2:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
   103d6:	2b00      	cmp	r3, #0
   103d8:	d0a9      	beq.n	1032e <nrfx_twim_2_irq_handler+0x66>
        p_cb->handler(&event, p_cb->p_context);
   103da:	e9d4 3100 	ldrd	r3, r1, [r4]
   103de:	4668      	mov	r0, sp
   103e0:	4798      	blx	r3
}
   103e2:	e7a4      	b.n	1032e <nrfx_twim_2_irq_handler+0x66>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   103e4:	f8c5 3148 	str.w	r3, [r5, #328]	; 0x148
   103e8:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
        if (p_cb->xfer_desc.type == NRFX_TWIM_XFER_TX)
   103ec:	7b23      	ldrb	r3, [r4, #12]
   103ee:	b983      	cbnz	r3, 10412 <nrfx_twim_2_irq_handler+0x14a>
            event.xfer_desc = p_cb->xfer_desc;
   103f0:	4f1c      	ldr	r7, [pc, #112]	; (10464 <nrfx_twim_2_irq_handler+0x19c>)
   103f2:	ae01      	add	r6, sp, #4
   103f4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
   103f6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
   103f8:	683b      	ldr	r3, [r7, #0]
   103fa:	6033      	str	r3, [r6, #0]
            if (!p_cb->repeated)
   103fc:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   10400:	2b00      	cmp	r3, #0
   10402:	d1d4      	bne.n	103ae <nrfx_twim_2_irq_handler+0xe6>
    p_reg->SHORTS = mask;
   10404:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
                p_cb->int_mask = 0;
   10408:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
   1040a:	4b17      	ldr	r3, [pc, #92]	; (10468 <nrfx_twim_2_irq_handler+0x1a0>)
   1040c:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
   10410:	e7c8      	b.n	103a4 <nrfx_twim_2_irq_handler+0xdc>
    p_reg->SHORTS = mask;
   10412:	f44f 7300 	mov.w	r3, #512	; 0x200
   10416:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
            p_cb->int_mask = NRF_TWIM_INT_STOPPED_MASK | NRF_TWIM_INT_ERROR_MASK;
   1041a:	f240 2302 	movw	r3, #514	; 0x202
   1041e:	60a3      	str	r3, [r4, #8]
    p_reg->INTENCLR = mask;
   10420:	f103 73ce 	add.w	r3, r3, #27000832	; 0x19c0000
   10424:	f8c5 3308 	str.w	r3, [r5, #776]	; 0x308
            nrf_twim_int_enable(p_twim, p_cb->int_mask);
   10428:	68a3      	ldr	r3, [r4, #8]
    p_reg->INTENSET = mask;
   1042a:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1042e:	2301      	movs	r3, #1
   10430:	60ab      	str	r3, [r5, #8]
   10432:	622b      	str	r3, [r5, #32]
            return;
   10434:	e77b      	b.n	1032e <nrfx_twim_2_irq_handler+0x66>
    else if (errorsrc & NRF_TWIM_ERROR_DATA_NACK)
   10436:	0759      	lsls	r1, r3, #29
   10438:	d501      	bpl.n	1043e <nrfx_twim_2_irq_handler+0x176>
        event.type = NRFX_TWIM_EVT_DATA_NACK;
   1043a:	2302      	movs	r3, #2
   1043c:	e7bf      	b.n	103be <nrfx_twim_2_irq_handler+0xf6>
    else if (errorsrc & NRF_TWIM_ERROR_OVERRUN)
   1043e:	07da      	lsls	r2, r3, #31
   10440:	d501      	bpl.n	10446 <nrfx_twim_2_irq_handler+0x17e>
        event.type = NRFX_TWIM_EVT_OVERRUN;
   10442:	2303      	movs	r3, #3
   10444:	e7bb      	b.n	103be <nrfx_twim_2_irq_handler+0xf6>
    else if (p_cb->error)
   10446:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
   1044a:	2b00      	cmp	r3, #0
   1044c:	d0b7      	beq.n	103be <nrfx_twim_2_irq_handler+0xf6>
        event.type = NRFX_TWIM_EVT_BUS_ERROR;
   1044e:	2304      	movs	r3, #4
   10450:	e7b5      	b.n	103be <nrfx_twim_2_irq_handler+0xf6>
   10452:	bf00      	nop
   10454:	20000c54 	.word	0x20000c54
   10458:	00016d61 	.word	0x00016d61
   1045c:	00015e12 	.word	0x00015e12
   10460:	5000a000 	.word	0x5000a000
   10464:	20000c60 	.word	0x20000c60
   10468:	019c0202 	.word	0x019c0202
   1046c:	e000e100 	.word	0xe000e100

00010470 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   10470:	6803      	ldr	r3, [r0, #0]
{
   10472:	b510      	push	{r4, lr}
    switch (port)
   10474:	095a      	lsrs	r2, r3, #5
   10476:	bf0c      	ite	eq
   10478:	f04f 32ff 	moveq.w	r2, #4294967295
   1047c:	2200      	movne	r2, #0
    pin_number &= 0x1F;
   1047e:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
   10482:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   10486:	07db      	lsls	r3, r3, #31
{
   10488:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1048a:	d40a      	bmi.n	104a2 <nrf_gpio_pin_port_decode+0x32>
   1048c:	490e      	ldr	r1, [pc, #56]	; (104c8 <nrf_gpio_pin_port_decode+0x58>)
   1048e:	480f      	ldr	r0, [pc, #60]	; (104cc <nrf_gpio_pin_port_decode+0x5c>)
   10490:	f44f 7205 	mov.w	r2, #532	; 0x214
   10494:	f004 fd04 	bl	14ea0 <printk>
   10498:	f44f 7105 	mov.w	r1, #532	; 0x214
   1049c:	480a      	ldr	r0, [pc, #40]	; (104c8 <nrf_gpio_pin_port_decode+0x58>)
   1049e:	f004 fdcb 	bl	15038 <assert_post_action>
    uint32_t pin_number = *p_pin;
   104a2:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
   104a4:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   104a8:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
   104aa:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   104ac:	d00a      	beq.n	104c4 <nrf_gpio_pin_port_decode+0x54>
            NRFX_ASSERT(0);
   104ae:	4906      	ldr	r1, [pc, #24]	; (104c8 <nrf_gpio_pin_port_decode+0x58>)
   104b0:	4806      	ldr	r0, [pc, #24]	; (104cc <nrf_gpio_pin_port_decode+0x5c>)
   104b2:	f240 2219 	movw	r2, #537	; 0x219
   104b6:	f004 fcf3 	bl	14ea0 <printk>
   104ba:	f240 2119 	movw	r1, #537	; 0x219
   104be:	4802      	ldr	r0, [pc, #8]	; (104c8 <nrf_gpio_pin_port_decode+0x58>)
   104c0:	f004 fdba 	bl	15038 <assert_post_action>
}
   104c4:	4802      	ldr	r0, [pc, #8]	; (104d0 <nrf_gpio_pin_port_decode+0x60>)
   104c6:	bd10      	pop	{r4, pc}
   104c8:	00016bed 	.word	0x00016bed
   104cc:	00015e12 	.word	0x00015e12
   104d0:	50842500 	.word	0x50842500

000104d4 <nrfx_twi_twim_bus_recover>:
                                                  NRF_GPIO_PIN_PULLUP,        \
                                                  NRF_GPIO_PIN_S0D1,          \
                                                  NRF_GPIO_PIN_NOSENSE)

nrfx_err_t nrfx_twi_twim_bus_recover(uint32_t scl_pin, uint32_t sda_pin)
{
   104d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   104d6:	460c      	mov	r4, r1
   104d8:	4606      	mov	r6, r0
    nrf_gpio_pin_set(scl_pin);
   104da:	f005 f89f 	bl	1561c <nrf_gpio_pin_set>
    nrf_gpio_pin_set(sda_pin);
   104de:	4620      	mov	r0, r4
   104e0:	f005 f89c 	bl	1561c <nrf_gpio_pin_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   104e4:	a801      	add	r0, sp, #4
    reg->PIN_CNF[pin_number] = cnf;
   104e6:	f240 650d 	movw	r5, #1549	; 0x60d
   104ea:	9601      	str	r6, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   104ec:	f7ff ffc0 	bl	10470 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   104f0:	9b01      	ldr	r3, [sp, #4]
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   104f2:	2701      	movs	r7, #1
    reg->PIN_CNF[pin_number] = cnf;
   104f4:	3380      	adds	r3, #128	; 0x80
   104f6:	f840 5023 	str.w	r5, [r0, r3, lsl #2]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   104fa:	a801      	add	r0, sp, #4
   104fc:	9401      	str	r4, [sp, #4]
   104fe:	f7ff ffb7 	bl	10470 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   10502:	9b01      	ldr	r3, [sp, #4]
   10504:	3380      	adds	r3, #128	; 0x80
   10506:	f840 5023 	str.w	r5, [r0, r3, lsl #2]

    TWI_TWIM_PIN_CONFIGURE(scl_pin);
    TWI_TWIM_PIN_CONFIGURE(sda_pin);
    NRFX_DELAY_US(4);
   1050a:	2004      	movs	r0, #4
   1050c:	f005 f854 	bl	155b8 <nrfx_busy_wait>
   10510:	2509      	movs	r5, #9
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   10512:	a801      	add	r0, sp, #4
   10514:	9401      	str	r4, [sp, #4]
   10516:	f7ff ffab 	bl	10470 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1051a:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
   1051c:	6903      	ldr	r3, [r0, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1051e:	40d3      	lsrs	r3, r2

    for (uint8_t i = 0; i < 9; i++)
    {
        if (nrf_gpio_pin_read(sda_pin))
   10520:	07db      	lsls	r3, r3, #31
   10522:	d414      	bmi.n	1054e <nrfx_twi_twim_bus_recover+0x7a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   10524:	a801      	add	r0, sp, #4
   10526:	9601      	str	r6, [sp, #4]
   10528:	f7ff ffa2 	bl	10470 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   1052c:	9b01      	ldr	r3, [sp, #4]
   1052e:	3d01      	subs	r5, #1
   10530:	fa07 f303 	lsl.w	r3, r7, r3
    p_reg->OUTCLR = clr_mask;
   10534:	60c3      	str	r3, [r0, #12]
        }
        else
        {
            // Pulse CLOCK signal
            nrf_gpio_pin_clear(scl_pin);
            NRFX_DELAY_US(4);
   10536:	2004      	movs	r0, #4
   10538:	f005 f83e 	bl	155b8 <nrfx_busy_wait>
            nrf_gpio_pin_set(scl_pin);
   1053c:	4630      	mov	r0, r6
   1053e:	f005 f86d 	bl	1561c <nrf_gpio_pin_set>
            NRFX_DELAY_US(4);
   10542:	2004      	movs	r0, #4
   10544:	f005 f838 	bl	155b8 <nrfx_busy_wait>
    for (uint8_t i = 0; i < 9; i++)
   10548:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
   1054c:	d1e1      	bne.n	10512 <nrfx_twi_twim_bus_recover+0x3e>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1054e:	a801      	add	r0, sp, #4
   10550:	9401      	str	r4, [sp, #4]
   10552:	f7ff ff8d 	bl	10470 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   10556:	2301      	movs	r3, #1
   10558:	9a01      	ldr	r2, [sp, #4]
   1055a:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
   1055c:	60c3      	str	r3, [r0, #12]
        }
    }

    // Generate a STOP condition on the bus
    nrf_gpio_pin_clear(sda_pin);
    NRFX_DELAY_US(4);
   1055e:	2004      	movs	r0, #4
   10560:	f005 f82a 	bl	155b8 <nrfx_busy_wait>
    nrf_gpio_pin_set(sda_pin);
   10564:	4620      	mov	r0, r4
   10566:	f005 f859 	bl	1561c <nrf_gpio_pin_set>
    NRFX_DELAY_US(4);
   1056a:	2004      	movs	r0, #4
   1056c:	f005 f824 	bl	155b8 <nrfx_busy_wait>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   10570:	a801      	add	r0, sp, #4
   10572:	9401      	str	r4, [sp, #4]
   10574:	f7ff ff7c 	bl	10470 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   10578:	9a01      	ldr	r2, [sp, #4]
    return p_reg->IN;
   1057a:	6903      	ldr	r3, [r0, #16]
    }
    else
    {
        return NRFX_ERROR_INTERNAL;
    }
}
   1057c:	4803      	ldr	r0, [pc, #12]	; (1058c <nrfx_twi_twim_bus_recover+0xb8>)
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1057e:	40d3      	lsrs	r3, r2
   10580:	f003 0301 	and.w	r3, r3, #1
   10584:	1ac0      	subs	r0, r0, r3
   10586:	b003      	add	sp, #12
   10588:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1058a:	bf00      	nop
   1058c:	0bad0001 	.word	0x0bad0001

00010590 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   10590:	4b0e      	ldr	r3, [pc, #56]	; (105cc <z_sys_init_run_level+0x3c>)
{
   10592:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   10594:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
   10598:	3001      	adds	r0, #1
   1059a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
   1059e:	42a6      	cmp	r6, r4
   105a0:	d800      	bhi.n	105a4 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
   105a2:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
   105a4:	e9d4 3500 	ldrd	r3, r5, [r4]
   105a8:	4628      	mov	r0, r5
   105aa:	4798      	blx	r3
		if (dev != NULL) {
   105ac:	b165      	cbz	r5, 105c8 <z_sys_init_run_level+0x38>
			if (rc != 0) {
   105ae:	68eb      	ldr	r3, [r5, #12]
   105b0:	b130      	cbz	r0, 105c0 <z_sys_init_run_level+0x30>
				if (rc < 0) {
   105b2:	2800      	cmp	r0, #0
   105b4:	bfb8      	it	lt
   105b6:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
   105b8:	28ff      	cmp	r0, #255	; 0xff
   105ba:	bfa8      	it	ge
   105bc:	20ff      	movge	r0, #255	; 0xff
   105be:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
   105c0:	785a      	ldrb	r2, [r3, #1]
   105c2:	f042 0201 	orr.w	r2, r2, #1
   105c6:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   105c8:	3408      	adds	r4, #8
   105ca:	e7e8      	b.n	1059e <z_sys_init_run_level+0xe>
   105cc:	00015c3c 	.word	0x00015c3c

000105d0 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
   105d0:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
   105d2:	4605      	mov	r5, r0
   105d4:	b910      	cbnz	r0, 105dc <z_impl_device_get_binding+0xc>
		return NULL;
   105d6:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
   105d8:	4620      	mov	r0, r4
   105da:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
   105dc:	7803      	ldrb	r3, [r0, #0]
   105de:	2b00      	cmp	r3, #0
   105e0:	d0f9      	beq.n	105d6 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
   105e2:	4a0f      	ldr	r2, [pc, #60]	; (10620 <z_impl_device_get_binding+0x50>)
   105e4:	4c0f      	ldr	r4, [pc, #60]	; (10624 <z_impl_device_get_binding+0x54>)
   105e6:	4616      	mov	r6, r2
   105e8:	4294      	cmp	r4, r2
   105ea:	d108      	bne.n	105fe <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
   105ec:	4c0d      	ldr	r4, [pc, #52]	; (10624 <z_impl_device_get_binding+0x54>)
   105ee:	42b4      	cmp	r4, r6
   105f0:	d0f1      	beq.n	105d6 <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
   105f2:	4620      	mov	r0, r4
   105f4:	f005 f81f 	bl	15636 <z_device_ready>
   105f8:	b950      	cbnz	r0, 10610 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
   105fa:	3418      	adds	r4, #24
   105fc:	e7f7      	b.n	105ee <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
   105fe:	4620      	mov	r0, r4
   10600:	f005 f819 	bl	15636 <z_device_ready>
   10604:	b110      	cbz	r0, 1060c <z_impl_device_get_binding+0x3c>
   10606:	6823      	ldr	r3, [r4, #0]
   10608:	42ab      	cmp	r3, r5
   1060a:	d0e5      	beq.n	105d8 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
   1060c:	3418      	adds	r4, #24
   1060e:	e7eb      	b.n	105e8 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
   10610:	4628      	mov	r0, r5
   10612:	6821      	ldr	r1, [r4, #0]
   10614:	f004 fe4d 	bl	152b2 <strcmp>
   10618:	2800      	cmp	r0, #0
   1061a:	d1ee      	bne.n	105fa <z_impl_device_get_binding+0x2a>
   1061c:	e7dc      	b.n	105d8 <z_impl_device_get_binding+0x8>
   1061e:	bf00      	nop
   10620:	20000190 	.word	0x20000190
   10624:	20000100 	.word	0x20000100

00010628 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   10628:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1062a:	4604      	mov	r4, r0
   1062c:	460e      	mov	r6, r1
	__asm__ volatile(
   1062e:	f04f 0320 	mov.w	r3, #32
   10632:	f3ef 8711 	mrs	r7, BASEPRI
   10636:	f383 8811 	msr	BASEPRI, r3
   1063a:	f3bf 8f6f 	isb	sy
	return z_impl_k_current_get();
   1063e:	f001 fbcd 	bl	11ddc <z_impl_k_current_get>
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
   10642:	2200      	movs	r2, #0
   10644:	2c04      	cmp	r4, #4
   10646:	bf98      	it	ls
   10648:	4b1d      	ldrls	r3, [pc, #116]	; (106c0 <z_fatal_error+0x98>)
   1064a:	4605      	mov	r5, r0
	switch (reason) {
   1064c:	bf94      	ite	ls
   1064e:	f853 3024 	ldrls.w	r3, [r3, r4, lsl #2]
   10652:	4b1c      	ldrhi	r3, [pc, #112]	; (106c4 <z_fatal_error+0x9c>)
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
   10654:	9200      	str	r2, [sp, #0]
   10656:	2145      	movs	r1, #69	; 0x45
   10658:	4622      	mov	r2, r4
   1065a:	481b      	ldr	r0, [pc, #108]	; (106c8 <z_fatal_error+0xa0>)
   1065c:	f004 fd01 	bl	15062 <z_log_minimal_printk>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
   10660:	b13e      	cbz	r6, 10672 <z_fatal_error+0x4a>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
   10662:	69f3      	ldr	r3, [r6, #28]
   10664:	f3c3 0308 	ubfx	r3, r3, #0, #9
   10668:	b11b      	cbz	r3, 10672 <z_fatal_error+0x4a>
		LOG_ERR("Fault during interrupt handling\n");
   1066a:	2145      	movs	r1, #69	; 0x45
   1066c:	4817      	ldr	r0, [pc, #92]	; (106cc <z_fatal_error+0xa4>)
   1066e:	f004 fcf8 	bl	15062 <z_log_minimal_printk>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
   10672:	b135      	cbz	r5, 10682 <z_fatal_error+0x5a>
   10674:	4628      	mov	r0, r5
   10676:	f005 f809 	bl	1568c <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
   1067a:	4603      	mov	r3, r0
   1067c:	b108      	cbz	r0, 10682 <z_fatal_error+0x5a>
   1067e:	7802      	ldrb	r2, [r0, #0]
   10680:	b902      	cbnz	r2, 10684 <z_fatal_error+0x5c>
		thread_name = "unknown";
   10682:	4b13      	ldr	r3, [pc, #76]	; (106d0 <z_fatal_error+0xa8>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
   10684:	462a      	mov	r2, r5
   10686:	2145      	movs	r1, #69	; 0x45
   10688:	4812      	ldr	r0, [pc, #72]	; (106d4 <z_fatal_error+0xac>)
   1068a:	f004 fcea 	bl	15062 <z_log_minimal_printk>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
   1068e:	4631      	mov	r1, r6
   10690:	4620      	mov	r0, r4
   10692:	f7ff f8bd 	bl	f810 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
   10696:	2c04      	cmp	r4, #4
   10698:	d108      	bne.n	106ac <z_fatal_error+0x84>
   1069a:	490f      	ldr	r1, [pc, #60]	; (106d8 <z_fatal_error+0xb0>)
   1069c:	480f      	ldr	r0, [pc, #60]	; (106dc <z_fatal_error+0xb4>)
   1069e:	228f      	movs	r2, #143	; 0x8f
   106a0:	f004 fbfe 	bl	14ea0 <printk>
   106a4:	218f      	movs	r1, #143	; 0x8f
   106a6:	480c      	ldr	r0, [pc, #48]	; (106d8 <z_fatal_error+0xb0>)
   106a8:	f004 fcc6 	bl	15038 <assert_post_action>
	__asm__ volatile(
   106ac:	f387 8811 	msr	BASEPRI, r7
   106b0:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   106b4:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   106b6:	b003      	add	sp, #12
   106b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   106bc:	f7fe bacc 	b.w	ec58 <z_impl_k_thread_abort>
   106c0:	00015c54 	.word	0x00015c54
   106c4:	00016d9d 	.word	0x00016d9d
   106c8:	00016db3 	.word	0x00016db3
   106cc:	00016de0 	.word	0x00016de0
   106d0:	00016dab 	.word	0x00016dab
   106d4:	00016e06 	.word	0x00016e06
   106d8:	00016e23 	.word	0x00016e23
   106dc:	00015e12 	.word	0x00015e12

000106e0 <z_bss_zero>:
 *
 * @return N/A
 */
void z_bss_zero(void)
{
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
   106e0:	4802      	ldr	r0, [pc, #8]	; (106ec <z_bss_zero+0xc>)
   106e2:	4a03      	ldr	r2, [pc, #12]	; (106f0 <z_bss_zero+0x10>)
   106e4:	2100      	movs	r1, #0
   106e6:	1a12      	subs	r2, r2, r0
   106e8:	f004 be41 	b.w	1536e <memset>
   106ec:	200001e0 	.word	0x200001e0
   106f0:	20001798 	.word	0x20001798

000106f4 <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
   106f4:	2201      	movs	r2, #1
{
   106f6:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
   106f8:	4b09      	ldr	r3, [pc, #36]	; (10720 <bg_thread_main+0x2c>)

	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
   106fa:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
   106fc:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
   106fe:	f7ff ff47 	bl	10590 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
   10702:	f001 fecb 	bl	1249c <boot_banner>
	__do_global_ctors_aux();
	__do_init_array_aux();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
   10706:	2003      	movs	r0, #3
   10708:	f7ff ff42 	bl	10590 <z_sys_init_run_level>

	z_init_static_threads();
   1070c:	f000 f9d6 	bl	10abc <z_init_static_threads>
	z_sys_init_run_level(_SYS_INIT_LEVEL_SMP);
#endif

	extern void main(void);

	main();
   10710:	f004 fbac 	bl	14e6c <main>

	/* Mark nonessenrial since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
   10714:	4a03      	ldr	r2, [pc, #12]	; (10724 <bg_thread_main+0x30>)
   10716:	7b13      	ldrb	r3, [r2, #12]
   10718:	f023 0301 	bic.w	r3, r3, #1
   1071c:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
   1071e:	bd08      	pop	{r3, pc}
   10720:	20001795 	.word	0x20001795
   10724:	20000260 	.word	0x20000260

00010728 <z_cstart>:
 * cleared/zeroed.
 *
 * @return Does not return
 */
FUNC_NORETURN void z_cstart(void)
{
   10728:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
   1072c:	4b3f      	ldr	r3, [pc, #252]	; (1082c <z_cstart+0x104>)
   1072e:	b0a7      	sub	sp, #156	; 0x9c
	uint32_t msp =
   10730:	f503 6700 	add.w	r7, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
   10734:	f387 8808 	msr	MSP, r7
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
   10738:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1073c:	2400      	movs	r4, #0
   1073e:	23e0      	movs	r3, #224	; 0xe0
   10740:	4d3b      	ldr	r5, [pc, #236]	; (10830 <z_cstart+0x108>)
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   10742:	f04f 0b01 	mov.w	fp, #1
   10746:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
   1074a:	77ec      	strb	r4, [r5, #31]
   1074c:	762c      	strb	r4, [r5, #24]
   1074e:	766c      	strb	r4, [r5, #25]
   10750:	76ac      	strb	r4, [r5, #26]
   10752:	76ec      	strb	r4, [r5, #27]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
   10754:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	_kernel.ready_q.cache = &z_main_thread;
   10756:	4e37      	ldr	r6, [pc, #220]	; (10834 <z_cstart+0x10c>)
   10758:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
   1075c:	626b      	str	r3, [r5, #36]	; 0x24
		      SCB_SHCSR_BUSFAULTENA_Msk;
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	/* Enable Secure Fault */
	SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
   1075e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   10760:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 1084c <z_cstart+0x124>
   10764:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
   10768:	626b      	str	r3, [r5, #36]	; 0x24
	/* Clear BFAR before setting BusFaults to target Non-Secure state. */
	SCB->BFAR = 0;
   1076a:	63ac      	str	r4, [r5, #56]	; 0x38
	/* Set NMI, Hard, and Bus Faults as Non-Secure.
	 * NMI and Bus Faults targeting the Secure state will
	 * escalate to a SecureFault or SecureHardFault.
	 */
	SCB->AIRCR =
		(SCB->AIRCR & (~(SCB_AIRCR_VECTKEY_Msk)))
   1076c:	68eb      	ldr	r3, [r5, #12]
	z_setup_new_thread(thread, stack,
   1076e:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 10850 <z_cstart+0x128>
   10772:	b29b      	uxth	r3, r3
		| SCB_AIRCR_BFHFNMINS_Msk
		| ((AIRCR_VECT_KEY_PERMIT_WRITE << SCB_AIRCR_VECTKEY_Pos) &
   10774:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   10778:	f443 3308 	orr.w	r3, r3, #139264	; 0x22000
	SCB->AIRCR =
   1077c:	60eb      	str	r3, [r5, #12]

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
   1077e:	f7fe f9fd 	bl	eb7c <z_arm_fault_init>
	z_arm_cpu_idle_init();
   10782:	f7fd fedf 	bl	e544 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
   10786:	f04f 33ff 	mov.w	r3, #4294967295
   1078a:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
   1078c:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
   1078e:	f7fe fc91 	bl	f0b4 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
   10792:	f7fe fae9 	bl	ed68 <z_arm_configure_static_mpu_regions>
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
   10796:	f240 1301 	movw	r3, #257	; 0x101
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
   1079a:	4d27      	ldr	r5, [pc, #156]	; (10838 <z_cstart+0x110>)
	dummy_thread->base.user_options = K_ESSENTIAL;
   1079c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
   107a0:	ab06      	add	r3, sp, #24
   107a2:	60ab      	str	r3, [r5, #8]
	dummy_thread->stack_info.size = 0U;
   107a4:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
   107a8:	f004 ff44 	bl	15634 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
   107ac:	4620      	mov	r0, r4
   107ae:	f7ff feef 	bl	10590 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
   107b2:	2001      	movs	r0, #1
   107b4:	f7ff feec 	bl	10590 <z_sys_init_run_level>
	z_sched_init();
   107b8:	f001 f9c0 	bl	11b3c <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   107bc:	4b1f      	ldr	r3, [pc, #124]	; (1083c <z_cstart+0x114>)
	_kernel.ready_q.cache = &z_main_thread;
   107be:	626e      	str	r6, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   107c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   107c4:	491e      	ldr	r1, [pc, #120]	; (10840 <z_cstart+0x118>)
   107c6:	9305      	str	r3, [sp, #20]
   107c8:	4630      	mov	r0, r6
   107ca:	4653      	mov	r3, sl
   107cc:	e9cd 4b03 	strd	r4, fp, [sp, #12]
   107d0:	e9cd 4401 	strd	r4, r4, [sp, #4]
   107d4:	9400      	str	r4, [sp, #0]
   107d6:	f000 f91d 	bl	10a14 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
   107da:	7b73      	ldrb	r3, [r6, #13]
   107dc:	4681      	mov	r9, r0
   107de:	f023 0304 	bic.w	r3, r3, #4
	z_ready_thread(&z_main_thread);
   107e2:	4630      	mov	r0, r6
   107e4:	7373      	strb	r3, [r6, #13]
   107e6:	f001 f821 	bl	1182c <z_ready_thread>
	z_setup_new_thread(thread, stack,
   107ea:	230f      	movs	r3, #15
   107ec:	f44f 72a0 	mov.w	r2, #320	; 0x140
   107f0:	e9cd 4302 	strd	r4, r3, [sp, #8]
   107f4:	4913      	ldr	r1, [pc, #76]	; (10844 <z_cstart+0x11c>)
   107f6:	4b14      	ldr	r3, [pc, #80]	; (10848 <z_cstart+0x120>)
   107f8:	4640      	mov	r0, r8
   107fa:	e9cd b404 	strd	fp, r4, [sp, #16]
   107fe:	e9cd 5400 	strd	r5, r4, [sp]
   10802:	f000 f907 	bl	10a14 <z_setup_new_thread>
   10806:	f898 300d 	ldrb.w	r3, [r8, #13]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
   1080a:	4652      	mov	r2, sl
   1080c:	f023 0304 	bic.w	r3, r3, #4
   10810:	f888 300d 	strb.w	r3, [r8, #13]
 * @return N/A
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
   10814:	f105 0318 	add.w	r3, r5, #24
   10818:	4649      	mov	r1, r9
   1081a:	4630      	mov	r0, r6
	list->tail = (sys_dnode_t *)list;
   1081c:	e9c5 3306 	strd	r3, r3, [r5, #24]
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
   10820:	f8c5 800c 	str.w	r8, [r5, #12]
		_kernel.cpus[i].id = i;
   10824:	752c      	strb	r4, [r5, #20]
		_kernel.cpus[i].irq_stack =
   10826:	606f      	str	r7, [r5, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
   10828:	f7fd fe78 	bl	e51c <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
   1082c:	200028d8 	.word	0x200028d8
   10830:	e000ed00 	.word	0xe000ed00
   10834:	20000260 	.word	0x20000260
   10838:	20000c88 	.word	0x20000c88
   1083c:	00016e8f 	.word	0x00016e8f
   10840:	20001798 	.word	0x20001798
   10844:	20002798 	.word	0x20002798
   10848:	00010c05 	.word	0x00010c05
   1084c:	000106f5 	.word	0x000106f5
   10850:	200001e0 	.word	0x200001e0

00010854 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
   10854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   10858:	4d14      	ldr	r5, [pc, #80]	; (108ac <init_mem_slab_module+0x58>)
   1085a:	4c15      	ldr	r4, [pc, #84]	; (108b0 <init_mem_slab_module+0x5c>)
   1085c:	46a8      	mov	r8, r5
   1085e:	4e15      	ldr	r6, [pc, #84]	; (108b4 <init_mem_slab_module+0x60>)
   10860:	42ac      	cmp	r4, r5
   10862:	d908      	bls.n	10876 <init_mem_slab_module+0x22>
   10864:	4631      	mov	r1, r6
   10866:	4814      	ldr	r0, [pc, #80]	; (108b8 <init_mem_slab_module+0x64>)
   10868:	223c      	movs	r2, #60	; 0x3c
   1086a:	f004 fb19 	bl	14ea0 <printk>
   1086e:	213c      	movs	r1, #60	; 0x3c
   10870:	4630      	mov	r0, r6
   10872:	f004 fbe1 	bl	15038 <assert_post_action>
   10876:	4544      	cmp	r4, r8
   10878:	d302      	bcc.n	10880 <init_mem_slab_module+0x2c>
			goto out;
		}
		z_object_init(slab);
	}

out:
   1087a:	2000      	movs	r0, #0
	return rc;
}
   1087c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   10880:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
   10884:	ea42 0301 	orr.w	r3, r2, r1
   10888:	f013 0303 	ands.w	r3, r3, #3
   1088c:	d10b      	bne.n	108a6 <init_mem_slab_module+0x52>
	for (j = 0U; j < slab->num_blocks; j++) {
   1088e:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
   10890:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   10892:	4283      	cmp	r3, r0
   10894:	d101      	bne.n	1089a <init_mem_slab_module+0x46>
	Z_STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   10896:	3420      	adds	r4, #32
   10898:	e7e2      	b.n	10860 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
   1089a:	69a7      	ldr	r7, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   1089c:	3301      	adds	r3, #1
		*(char **)p = slab->free_list;
   1089e:	6017      	str	r7, [r2, #0]
		slab->free_list = p;
   108a0:	61a2      	str	r2, [r4, #24]
		p += slab->block_size;
   108a2:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   108a4:	e7f5      	b.n	10892 <init_mem_slab_module+0x3e>
		return -EINVAL;
   108a6:	f06f 0015 	mvn.w	r0, #21
	return rc;
   108aa:	e7e7      	b.n	1087c <init_mem_slab_module+0x28>
   108ac:	20000190 	.word	0x20000190
   108b0:	20000190 	.word	0x20000190
   108b4:	00016e97 	.word	0x00016e97
   108b8:	00015e12 	.word	0x00015e12

000108bc <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
   108bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   108c0:	4604      	mov	r4, r0
   108c2:	460d      	mov	r5, r1
   108c4:	4690      	mov	r8, r2
   108c6:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   108c8:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
   108cc:	f04f 0320 	mov.w	r3, #32
   108d0:	f3ef 8711 	mrs	r7, BASEPRI
   108d4:	f383 8811 	msr	BASEPRI, r3
   108d8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   108dc:	4630      	mov	r0, r6
   108de:	f000 f96d 	bl	10bbc <z_spin_lock_valid>
   108e2:	b940      	cbnz	r0, 108f6 <k_mem_slab_alloc+0x3a>
   108e4:	491f      	ldr	r1, [pc, #124]	; (10964 <k_mem_slab_alloc+0xa8>)
   108e6:	4820      	ldr	r0, [pc, #128]	; (10968 <k_mem_slab_alloc+0xac>)
   108e8:	2281      	movs	r2, #129	; 0x81
   108ea:	f004 fad9 	bl	14ea0 <printk>
   108ee:	2181      	movs	r1, #129	; 0x81
   108f0:	481c      	ldr	r0, [pc, #112]	; (10964 <k_mem_slab_alloc+0xa8>)
   108f2:	f004 fba1 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   108f6:	4630      	mov	r0, r6
   108f8:	f000 f97c 	bl	10bf4 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
   108fc:	69a3      	ldr	r3, [r4, #24]
   108fe:	b1c3      	cbz	r3, 10932 <k_mem_slab_alloc+0x76>
		/* take a free block */
		*mem = slab->free_list;
   10900:	602b      	str	r3, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
   10902:	681b      	ldr	r3, [r3, #0]
   10904:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
   10906:	69e3      	ldr	r3, [r4, #28]
   10908:	3301      	adds	r3, #1
   1090a:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
   1090c:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1090e:	4630      	mov	r0, r6
   10910:	f000 f962 	bl	10bd8 <z_spin_unlock_valid>
   10914:	b940      	cbnz	r0, 10928 <k_mem_slab_alloc+0x6c>
   10916:	4913      	ldr	r1, [pc, #76]	; (10964 <k_mem_slab_alloc+0xa8>)
   10918:	4813      	ldr	r0, [pc, #76]	; (10968 <k_mem_slab_alloc+0xac>)
   1091a:	22ac      	movs	r2, #172	; 0xac
   1091c:	f004 fac0 	bl	14ea0 <printk>
   10920:	21ac      	movs	r1, #172	; 0xac
   10922:	4810      	ldr	r0, [pc, #64]	; (10964 <k_mem_slab_alloc+0xa8>)
   10924:	f004 fb88 	bl	15038 <assert_post_action>
	__asm__ volatile(
   10928:	f387 8811 	msr	BASEPRI, r7
   1092c:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
   10930:	e013      	b.n	1095a <k_mem_slab_alloc+0x9e>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
   10932:	ea58 0209 	orrs.w	r2, r8, r9
   10936:	d103      	bne.n	10940 <k_mem_slab_alloc+0x84>
		result = -ENOMEM;
   10938:	f06f 040b 	mvn.w	r4, #11
		*mem = NULL;
   1093c:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
   1093e:	e7e6      	b.n	1090e <k_mem_slab_alloc+0x52>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
   10940:	4622      	mov	r2, r4
   10942:	4639      	mov	r1, r7
   10944:	4630      	mov	r0, r6
   10946:	e9cd 8900 	strd	r8, r9, [sp]
   1094a:	f000 fd89 	bl	11460 <z_pend_curr>
		if (result == 0) {
   1094e:	4604      	mov	r4, r0
   10950:	b918      	cbnz	r0, 1095a <k_mem_slab_alloc+0x9e>
			*mem = _current->base.swap_data;
   10952:	4b06      	ldr	r3, [pc, #24]	; (1096c <k_mem_slab_alloc+0xb0>)
   10954:	689b      	ldr	r3, [r3, #8]
   10956:	695b      	ldr	r3, [r3, #20]
   10958:	602b      	str	r3, [r5, #0]
}
   1095a:	4620      	mov	r0, r4
   1095c:	b003      	add	sp, #12
   1095e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   10962:	bf00      	nop
   10964:	00015e4c 	.word	0x00015e4c
   10968:	00015e12 	.word	0x00015e12
   1096c:	20000c88 	.word	0x20000c88

00010970 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   10970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10974:	4604      	mov	r4, r0
   10976:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   10978:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
   1097c:	f04f 0320 	mov.w	r3, #32
   10980:	f3ef 8711 	mrs	r7, BASEPRI
   10984:	f383 8811 	msr	BASEPRI, r3
   10988:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1098c:	4630      	mov	r0, r6
   1098e:	f000 f915 	bl	10bbc <z_spin_lock_valid>
   10992:	b940      	cbnz	r0, 109a6 <k_mem_slab_free+0x36>
   10994:	491d      	ldr	r1, [pc, #116]	; (10a0c <k_mem_slab_free+0x9c>)
   10996:	481e      	ldr	r0, [pc, #120]	; (10a10 <k_mem_slab_free+0xa0>)
   10998:	2281      	movs	r2, #129	; 0x81
   1099a:	f004 fa81 	bl	14ea0 <printk>
   1099e:	2181      	movs	r1, #129	; 0x81
   109a0:	481a      	ldr	r0, [pc, #104]	; (10a0c <k_mem_slab_free+0x9c>)
   109a2:	f004 fb49 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   109a6:	4630      	mov	r0, r6
   109a8:	f000 f924 	bl	10bf4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   109ac:	f8d4 8018 	ldr.w	r8, [r4, #24]
   109b0:	f1b8 0f00 	cmp.w	r8, #0
   109b4:	d10f      	bne.n	109d6 <k_mem_slab_free+0x66>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   109b6:	4620      	mov	r0, r4
   109b8:	f001 f882 	bl	11ac0 <z_unpend_first_thread>

		if (pending_thread != NULL) {
   109bc:	b158      	cbz	r0, 109d6 <k_mem_slab_free+0x66>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   109be:	682a      	ldr	r2, [r5, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
   109c0:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   109c4:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
   109c6:	f000 ff31 	bl	1182c <z_ready_thread>
			z_reschedule(&slab->lock, key);
   109ca:	4639      	mov	r1, r7
   109cc:	4630      	mov	r0, r6
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   109ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
   109d2:	f000 bba5 	b.w	11120 <z_reschedule>
	**(char ***) mem = slab->free_list;
   109d6:	682b      	ldr	r3, [r5, #0]
   109d8:	69a2      	ldr	r2, [r4, #24]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   109da:	4630      	mov	r0, r6
   109dc:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   109de:	682b      	ldr	r3, [r5, #0]
   109e0:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
   109e2:	69e3      	ldr	r3, [r4, #28]
   109e4:	3b01      	subs	r3, #1
   109e6:	61e3      	str	r3, [r4, #28]
   109e8:	f000 f8f6 	bl	10bd8 <z_spin_unlock_valid>
   109ec:	b940      	cbnz	r0, 10a00 <k_mem_slab_free+0x90>
   109ee:	4907      	ldr	r1, [pc, #28]	; (10a0c <k_mem_slab_free+0x9c>)
   109f0:	4807      	ldr	r0, [pc, #28]	; (10a10 <k_mem_slab_free+0xa0>)
   109f2:	22ac      	movs	r2, #172	; 0xac
   109f4:	f004 fa54 	bl	14ea0 <printk>
   109f8:	21ac      	movs	r1, #172	; 0xac
   109fa:	4804      	ldr	r0, [pc, #16]	; (10a0c <k_mem_slab_free+0x9c>)
   109fc:	f004 fb1c 	bl	15038 <assert_post_action>
	__asm__ volatile(
   10a00:	f387 8811 	msr	BASEPRI, r7
   10a04:	f3bf 8f6f 	isb	sy
}
   10a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10a0c:	00015e4c 	.word	0x00015e4c
   10a10:	00015e12 	.word	0x00015e12

00010a14 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
   10a14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   10a18:	b085      	sub	sp, #20
   10a1a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
   10a1e:	4604      	mov	r4, r0
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
   10a20:	f1b9 0f0f 	cmp.w	r9, #15
{
   10a24:	460f      	mov	r7, r1
   10a26:	4615      	mov	r5, r2
   10a28:	4698      	mov	r8, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
   10a2a:	d12e      	bne.n	10a8a <z_setup_new_thread+0x76>
   10a2c:	4b1f      	ldr	r3, [pc, #124]	; (10aac <z_setup_new_thread+0x98>)
   10a2e:	4598      	cmp	r8, r3
   10a30:	d12f      	bne.n	10a92 <z_setup_new_thread+0x7e>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
   10a32:	f104 0358 	add.w	r3, r4, #88	; 0x58
   10a36:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
   10a3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
	thread_base->pended_on = NULL;
   10a3c:	2600      	movs	r6, #0
	thread_base->user_options = (uint8_t)options;
   10a3e:	7323      	strb	r3, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   10a40:	2304      	movs	r3, #4
   10a42:	7363      	strb	r3, [r4, #13]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   10a44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   10a46:	1de8      	adds	r0, r5, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   10a48:	9302      	str	r3, [sp, #8]
   10a4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   10a4c:	f020 0007 	bic.w	r0, r0, #7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   10a50:	9301      	str	r3, [sp, #4]
   10a52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	stack_ptr = (char *)stack + stack_obj_size;
   10a54:	183d      	adds	r5, r7, r0
	new_thread->stack_info.size = stack_buf_size;
   10a56:	e9c4 7019 	strd	r7, r0, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   10a5a:	9300      	str	r3, [sp, #0]
   10a5c:	462a      	mov	r2, r5
   10a5e:	4643      	mov	r3, r8
   10a60:	4639      	mov	r1, r7
   10a62:	4620      	mov	r0, r4
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
   10a64:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
   10a68:	60a6      	str	r6, [r4, #8]

	thread_base->prio = priority;
   10a6a:	f884 900e 	strb.w	r9, [r4, #14]

	thread_base->sched_locked = 0U;
   10a6e:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
   10a70:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   10a72:	f7fd fd37 	bl	e4e4 <arch_new_thread>
	if (!_current) {
   10a76:	4b0e      	ldr	r3, [pc, #56]	; (10ab0 <z_setup_new_thread+0x9c>)
	new_thread->init_data = NULL;
   10a78:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
   10a7a:	689b      	ldr	r3, [r3, #8]
   10a7c:	b103      	cbz	r3, 10a80 <z_setup_new_thread+0x6c>
	new_thread->resource_pool = _current->resource_pool;
   10a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
   10a80:	4628      	mov	r0, r5
   10a82:	6723      	str	r3, [r4, #112]	; 0x70
   10a84:	b005      	add	sp, #20
   10a86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
   10a8a:	f109 0310 	add.w	r3, r9, #16
   10a8e:	2b1e      	cmp	r3, #30
   10a90:	d9cf      	bls.n	10a32 <z_setup_new_thread+0x1e>
   10a92:	f44f 7202 	mov.w	r2, #520	; 0x208
   10a96:	4907      	ldr	r1, [pc, #28]	; (10ab4 <z_setup_new_thread+0xa0>)
   10a98:	4807      	ldr	r0, [pc, #28]	; (10ab8 <z_setup_new_thread+0xa4>)
   10a9a:	f004 fa01 	bl	14ea0 <printk>
   10a9e:	f44f 7102 	mov.w	r1, #520	; 0x208
   10aa2:	4804      	ldr	r0, [pc, #16]	; (10ab4 <z_setup_new_thread+0xa0>)
   10aa4:	f004 fac8 	bl	15038 <assert_post_action>
   10aa8:	e7c3      	b.n	10a32 <z_setup_new_thread+0x1e>
   10aaa:	bf00      	nop
   10aac:	00010c05 	.word	0x00010c05
   10ab0:	20000c88 	.word	0x20000c88
   10ab4:	00016ebc 	.word	0x00016ebc
   10ab8:	00015e12 	.word	0x00015e12

00010abc <z_init_static_threads>:
{
   10abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
   10ac0:	4f39      	ldr	r7, [pc, #228]	; (10ba8 <z_init_static_threads+0xec>)
   10ac2:	4d3a      	ldr	r5, [pc, #232]	; (10bac <z_init_static_threads+0xf0>)
   10ac4:	463e      	mov	r6, r7
   10ac6:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 10bb4 <z_init_static_threads+0xf8>
{
   10aca:	b086      	sub	sp, #24
	_FOREACH_STATIC_THREAD(thread_data) {
   10acc:	42bd      	cmp	r5, r7
   10ace:	d90a      	bls.n	10ae6 <z_init_static_threads+0x2a>
   10ad0:	4641      	mov	r1, r8
   10ad2:	4837      	ldr	r0, [pc, #220]	; (10bb0 <z_init_static_threads+0xf4>)
   10ad4:	f44f 7236 	mov.w	r2, #728	; 0x2d8
   10ad8:	f004 f9e2 	bl	14ea0 <printk>
   10adc:	f44f 7136 	mov.w	r1, #728	; 0x2d8
   10ae0:	4640      	mov	r0, r8
   10ae2:	f004 faa9 	bl	15038 <assert_post_action>
   10ae6:	42b5      	cmp	r5, r6
   10ae8:	f105 0430 	add.w	r4, r5, #48	; 0x30
   10aec:	d31d      	bcc.n	10b2a <z_init_static_threads+0x6e>
	k_sched_lock();
   10aee:	f000 fb4d 	bl	1118c <k_sched_lock>
		} else {
			return (t * to_hz + off) / from_hz;
   10af2:	f240 38e7 	movw	r8, #999	; 0x3e7
   10af6:	f04f 0900 	mov.w	r9, #0
	_FOREACH_STATIC_THREAD(thread_data) {
   10afa:	4c2c      	ldr	r4, [pc, #176]	; (10bac <z_init_static_threads+0xf0>)
   10afc:	4d2d      	ldr	r5, [pc, #180]	; (10bb4 <z_init_static_threads+0xf8>)
   10afe:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 10bb0 <z_init_static_threads+0xf4>
   10b02:	42b4      	cmp	r4, r6
   10b04:	d90a      	bls.n	10b1c <z_init_static_threads+0x60>
   10b06:	4629      	mov	r1, r5
   10b08:	4650      	mov	r0, sl
   10b0a:	f240 22f7 	movw	r2, #759	; 0x2f7
   10b0e:	f004 f9c7 	bl	14ea0 <printk>
   10b12:	f240 21f7 	movw	r1, #759	; 0x2f7
   10b16:	4628      	mov	r0, r5
   10b18:	f004 fa8e 	bl	15038 <assert_post_action>
   10b1c:	42b4      	cmp	r4, r6
   10b1e:	d321      	bcc.n	10b64 <z_init_static_threads+0xa8>
}
   10b20:	b006      	add	sp, #24
   10b22:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	k_sched_unlock();
   10b26:	f000 bd19 	b.w	1155c <k_sched_unlock>
		z_setup_new_thread(
   10b2a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   10b2e:	9305      	str	r3, [sp, #20]
   10b30:	f854 3c10 	ldr.w	r3, [r4, #-16]
   10b34:	9304      	str	r3, [sp, #16]
   10b36:	f854 3c14 	ldr.w	r3, [r4, #-20]
   10b3a:	9303      	str	r3, [sp, #12]
   10b3c:	f854 3c18 	ldr.w	r3, [r4, #-24]
   10b40:	9302      	str	r3, [sp, #8]
   10b42:	f854 3c1c 	ldr.w	r3, [r4, #-28]
   10b46:	9301      	str	r3, [sp, #4]
   10b48:	f854 3c20 	ldr.w	r3, [r4, #-32]
   10b4c:	9300      	str	r3, [sp, #0]
   10b4e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
   10b52:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
   10b56:	f7ff ff5d 	bl	10a14 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
   10b5a:	f854 3c30 	ldr.w	r3, [r4, #-48]
   10b5e:	655d      	str	r5, [r3, #84]	; 0x54
   10b60:	4625      	mov	r5, r4
   10b62:	e7b3      	b.n	10acc <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
   10b64:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10b66:	1c5a      	adds	r2, r3, #1
   10b68:	d00f      	beq.n	10b8a <z_init_static_threads+0xce>
   10b6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   10b6e:	4640      	mov	r0, r8
   10b70:	4649      	mov	r1, r9
					    K_MSEC(thread_data->init_delay));
   10b72:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   10b76:	fbc2 0103 	smlal	r0, r1, r2, r3
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   10b7a:	4549      	cmp	r1, r9
   10b7c:	bf08      	it	eq
   10b7e:	4540      	cmpeq	r0, r8
			schedule_new_thread(thread_data->init_thread,
   10b80:	6827      	ldr	r7, [r4, #0]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   10b82:	d104      	bne.n	10b8e <z_init_static_threads+0xd2>
	z_sched_start(thread);
   10b84:	4638      	mov	r0, r7
   10b86:	f000 fe87 	bl	11898 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
   10b8a:	3430      	adds	r4, #48	; 0x30
   10b8c:	e7b9      	b.n	10b02 <z_init_static_threads+0x46>
   10b8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   10b92:	2300      	movs	r3, #0
   10b94:	f7fb fc52 	bl	c43c <__aeabi_uldivmod>
   10b98:	4602      	mov	r2, r0
   10b9a:	460b      	mov	r3, r1

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   10b9c:	f107 0018 	add.w	r0, r7, #24
   10ba0:	4905      	ldr	r1, [pc, #20]	; (10bb8 <z_init_static_threads+0xfc>)
   10ba2:	f001 fa1f 	bl	11fe4 <z_add_timeout>
   10ba6:	e7f0      	b.n	10b8a <z_init_static_threads+0xce>
   10ba8:	20000190 	.word	0x20000190
   10bac:	20000190 	.word	0x20000190
   10bb0:	00015e12 	.word	0x00015e12
   10bb4:	00016ebc 	.word	0x00016ebc
   10bb8:	0001191d 	.word	0x0001191d

00010bbc <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
   10bbc:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
   10bbe:	b138      	cbz	r0, 10bd0 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
   10bc0:	4b04      	ldr	r3, [pc, #16]	; (10bd4 <z_spin_lock_valid+0x18>)
   10bc2:	f000 0003 	and.w	r0, r0, #3
   10bc6:	7d1b      	ldrb	r3, [r3, #20]
   10bc8:	1ac0      	subs	r0, r0, r3
   10bca:	bf18      	it	ne
   10bcc:	2001      	movne	r0, #1
   10bce:	4770      	bx	lr
			return false;
		}
	}
	return true;
   10bd0:	2001      	movs	r0, #1
}
   10bd2:	4770      	bx	lr
   10bd4:	20000c88 	.word	0x20000c88

00010bd8 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   10bd8:	4905      	ldr	r1, [pc, #20]	; (10bf0 <z_spin_unlock_valid+0x18>)
{
   10bda:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   10bdc:	688a      	ldr	r2, [r1, #8]
   10bde:	7d08      	ldrb	r0, [r1, #20]
   10be0:	6819      	ldr	r1, [r3, #0]
   10be2:	4302      	orrs	r2, r0
   10be4:	2000      	movs	r0, #0
   10be6:	4291      	cmp	r1, r2
		return false;
	}
	l->thread_cpu = 0;
   10be8:	bf04      	itt	eq
   10bea:	6018      	streq	r0, [r3, #0]
	return true;
   10bec:	2001      	moveq	r0, #1
}
   10bee:	4770      	bx	lr
   10bf0:	20000c88 	.word	0x20000c88

00010bf4 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
   10bf4:	4a02      	ldr	r2, [pc, #8]	; (10c00 <z_spin_lock_set_owner+0xc>)
   10bf6:	7d11      	ldrb	r1, [r2, #20]
   10bf8:	6893      	ldr	r3, [r2, #8]
   10bfa:	430b      	orrs	r3, r1
   10bfc:	6003      	str	r3, [r0, #0]
}
   10bfe:	4770      	bx	lr
   10c00:	20000c88 	.word	0x20000c88

00010c04 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
   10c04:	b508      	push	{r3, lr}
	_kernel.idle = ticks;
   10c06:	4c09      	ldr	r4, [pc, #36]	; (10c2c <idle+0x28>)
	__asm__ volatile(
   10c08:	f04f 0220 	mov.w	r2, #32
   10c0c:	f3ef 8311 	mrs	r3, BASEPRI
   10c10:	f382 8811 	msr	BASEPRI, r2
   10c14:	f3bf 8f6f 	isb	sy
	int32_t ticks = z_get_next_timeout_expiry();
   10c18:	f001 fada 	bl	121d0 <z_get_next_timeout_expiry>
	_kernel.idle = ticks;
   10c1c:	6220      	str	r0, [r4, #32]
	if (pm_system_suspend(ticks) == PM_STATE_ACTIVE) {
   10c1e:	f7fc fcab 	bl	d578 <pm_system_suspend>
   10c22:	2800      	cmp	r0, #0
   10c24:	d1f0      	bne.n	10c08 <idle+0x4>
	arch_cpu_idle();
   10c26:	f7fd fc93 	bl	e550 <arch_cpu_idle>
}
   10c2a:	e7ed      	b.n	10c08 <idle+0x4>
   10c2c:	20000c88 	.word	0x20000c88

00010c30 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
   10c30:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   10c34:	4604      	mov	r4, r0
   10c36:	4616      	mov	r6, r2
   10c38:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   10c3a:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   10c3e:	b143      	cbz	r3, 10c52 <z_impl_k_mutex_lock+0x22>
   10c40:	495f      	ldr	r1, [pc, #380]	; (10dc0 <z_impl_k_mutex_lock+0x190>)
   10c42:	4860      	ldr	r0, [pc, #384]	; (10dc4 <z_impl_k_mutex_lock+0x194>)
   10c44:	2265      	movs	r2, #101	; 0x65
   10c46:	f004 f92b 	bl	14ea0 <printk>
   10c4a:	2165      	movs	r1, #101	; 0x65
   10c4c:	485c      	ldr	r0, [pc, #368]	; (10dc0 <z_impl_k_mutex_lock+0x190>)
   10c4e:	f004 f9f3 	bl	15038 <assert_post_action>
   10c52:	f04f 0320 	mov.w	r3, #32
   10c56:	f3ef 8811 	mrs	r8, BASEPRI
   10c5a:	f383 8811 	msr	BASEPRI, r3
   10c5e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   10c62:	4859      	ldr	r0, [pc, #356]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10c64:	f7ff ffaa 	bl	10bbc <z_spin_lock_valid>
   10c68:	b940      	cbnz	r0, 10c7c <z_impl_k_mutex_lock+0x4c>
   10c6a:	4958      	ldr	r1, [pc, #352]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10c6c:	4855      	ldr	r0, [pc, #340]	; (10dc4 <z_impl_k_mutex_lock+0x194>)
   10c6e:	2281      	movs	r2, #129	; 0x81
   10c70:	f004 f916 	bl	14ea0 <printk>
   10c74:	2181      	movs	r1, #129	; 0x81
   10c76:	4855      	ldr	r0, [pc, #340]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10c78:	f004 f9de 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   10c7c:	4852      	ldr	r0, [pc, #328]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10c7e:	f7ff ffb9 	bl	10bf4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
   10c82:	68e3      	ldr	r3, [r4, #12]
   10c84:	4a52      	ldr	r2, [pc, #328]	; (10dd0 <z_impl_k_mutex_lock+0x1a0>)
   10c86:	b1d3      	cbz	r3, 10cbe <z_impl_k_mutex_lock+0x8e>
   10c88:	68a0      	ldr	r0, [r4, #8]
   10c8a:	6891      	ldr	r1, [r2, #8]
   10c8c:	4288      	cmp	r0, r1
   10c8e:	d033      	beq.n	10cf8 <z_impl_k_mutex_lock+0xc8>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
   10c90:	ea56 0307 	orrs.w	r3, r6, r7
   10c94:	d132      	bne.n	10cfc <z_impl_k_mutex_lock+0xcc>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   10c96:	484c      	ldr	r0, [pc, #304]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10c98:	f7ff ff9e 	bl	10bd8 <z_spin_unlock_valid>
   10c9c:	b940      	cbnz	r0, 10cb0 <z_impl_k_mutex_lock+0x80>
   10c9e:	494b      	ldr	r1, [pc, #300]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10ca0:	4848      	ldr	r0, [pc, #288]	; (10dc4 <z_impl_k_mutex_lock+0x194>)
   10ca2:	22ac      	movs	r2, #172	; 0xac
   10ca4:	f004 f8fc 	bl	14ea0 <printk>
   10ca8:	21ac      	movs	r1, #172	; 0xac
   10caa:	4848      	ldr	r0, [pc, #288]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10cac:	f004 f9c4 	bl	15038 <assert_post_action>
	__asm__ volatile(
   10cb0:	f388 8811 	msr	BASEPRI, r8
   10cb4:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
   10cb8:	f06f 000f 	mvn.w	r0, #15
   10cbc:	e019      	b.n	10cf2 <z_impl_k_mutex_lock+0xc2>
					_current->base.prio :
   10cbe:	6891      	ldr	r1, [r2, #8]
   10cc0:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
   10cc4:	3301      	adds	r3, #1
   10cc6:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
   10cc8:	6893      	ldr	r3, [r2, #8]
   10cca:	483f      	ldr	r0, [pc, #252]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
   10ccc:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
   10cce:	60a3      	str	r3, [r4, #8]
   10cd0:	f7ff ff82 	bl	10bd8 <z_spin_unlock_valid>
   10cd4:	b940      	cbnz	r0, 10ce8 <z_impl_k_mutex_lock+0xb8>
   10cd6:	493d      	ldr	r1, [pc, #244]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10cd8:	483a      	ldr	r0, [pc, #232]	; (10dc4 <z_impl_k_mutex_lock+0x194>)
   10cda:	22ac      	movs	r2, #172	; 0xac
   10cdc:	f004 f8e0 	bl	14ea0 <printk>
   10ce0:	21ac      	movs	r1, #172	; 0xac
   10ce2:	483a      	ldr	r0, [pc, #232]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10ce4:	f004 f9a8 	bl	15038 <assert_post_action>
   10ce8:	f388 8811 	msr	BASEPRI, r8
   10cec:	f3bf 8f6f 	isb	sy
		return 0;
   10cf0:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
   10cf2:	b002      	add	sp, #8
   10cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
   10cf8:	6921      	ldr	r1, [r4, #16]
   10cfa:	e7e3      	b.n	10cc4 <z_impl_k_mutex_lock+0x94>
	new_prio = new_prio_for_inheritance(_current->base.prio,
   10cfc:	f990 300e 	ldrsb.w	r3, [r0, #14]
   10d00:	f991 100e 	ldrsb.w	r1, [r1, #14]
   10d04:	4299      	cmp	r1, r3
   10d06:	bfa8      	it	ge
   10d08:	4619      	movge	r1, r3
   10d0a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
   10d0e:	428b      	cmp	r3, r1
   10d10:	dd3c      	ble.n	10d8c <z_impl_k_mutex_lock+0x15c>
		return z_set_prio(mutex->owner, new_prio);
   10d12:	f000 fe4b 	bl	119ac <z_set_prio>
   10d16:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
   10d18:	4622      	mov	r2, r4
   10d1a:	4641      	mov	r1, r8
   10d1c:	e9cd 6700 	strd	r6, r7, [sp]
   10d20:	4829      	ldr	r0, [pc, #164]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10d22:	f000 fb9d 	bl	11460 <z_pend_curr>
	if (got_mutex == 0) {
   10d26:	2800      	cmp	r0, #0
   10d28:	d0e3      	beq.n	10cf2 <z_impl_k_mutex_lock+0xc2>
	__asm__ volatile(
   10d2a:	f04f 0320 	mov.w	r3, #32
   10d2e:	f3ef 8611 	mrs	r6, BASEPRI
   10d32:	f383 8811 	msr	BASEPRI, r3
   10d36:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   10d3a:	4823      	ldr	r0, [pc, #140]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10d3c:	f7ff ff3e 	bl	10bbc <z_spin_lock_valid>
   10d40:	b940      	cbnz	r0, 10d54 <z_impl_k_mutex_lock+0x124>
   10d42:	4922      	ldr	r1, [pc, #136]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10d44:	481f      	ldr	r0, [pc, #124]	; (10dc4 <z_impl_k_mutex_lock+0x194>)
   10d46:	2281      	movs	r2, #129	; 0x81
   10d48:	f004 f8aa 	bl	14ea0 <printk>
   10d4c:	2181      	movs	r1, #129	; 0x81
   10d4e:	481f      	ldr	r0, [pc, #124]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10d50:	f004 f972 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   10d54:	481c      	ldr	r0, [pc, #112]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10d56:	f7ff ff4d 	bl	10bf4 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
   10d5a:	6823      	ldr	r3, [r4, #0]
   10d5c:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
   10d5e:	429c      	cmp	r4, r3
   10d60:	d007      	beq.n	10d72 <z_impl_k_mutex_lock+0x142>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
   10d62:	b133      	cbz	r3, 10d72 <z_impl_k_mutex_lock+0x142>
   10d64:	f993 300e 	ldrsb.w	r3, [r3, #14]
   10d68:	4299      	cmp	r1, r3
   10d6a:	bfa8      	it	ge
   10d6c:	4619      	movge	r1, r3
   10d6e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
	resched = adjust_owner_prio(mutex, new_prio) || resched;
   10d72:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
   10d74:	f990 300e 	ldrsb.w	r3, [r0, #14]
   10d78:	4299      	cmp	r1, r3
   10d7a:	d109      	bne.n	10d90 <z_impl_k_mutex_lock+0x160>
	if (resched) {
   10d7c:	b16d      	cbz	r5, 10d9a <z_impl_k_mutex_lock+0x16a>
		z_reschedule(&lock, key);
   10d7e:	4631      	mov	r1, r6
   10d80:	4811      	ldr	r0, [pc, #68]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10d82:	f000 f9cd 	bl	11120 <z_reschedule>
	return -EAGAIN;
   10d86:	f06f 000a 	mvn.w	r0, #10
   10d8a:	e7b2      	b.n	10cf2 <z_impl_k_mutex_lock+0xc2>
	bool resched = false;
   10d8c:	2500      	movs	r5, #0
   10d8e:	e7c3      	b.n	10d18 <z_impl_k_mutex_lock+0xe8>
		return z_set_prio(mutex->owner, new_prio);
   10d90:	f000 fe0c 	bl	119ac <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
   10d94:	2800      	cmp	r0, #0
   10d96:	d1f2      	bne.n	10d7e <z_impl_k_mutex_lock+0x14e>
   10d98:	e7f0      	b.n	10d7c <z_impl_k_mutex_lock+0x14c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   10d9a:	480b      	ldr	r0, [pc, #44]	; (10dc8 <z_impl_k_mutex_lock+0x198>)
   10d9c:	f7ff ff1c 	bl	10bd8 <z_spin_unlock_valid>
   10da0:	b940      	cbnz	r0, 10db4 <z_impl_k_mutex_lock+0x184>
   10da2:	490a      	ldr	r1, [pc, #40]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10da4:	4807      	ldr	r0, [pc, #28]	; (10dc4 <z_impl_k_mutex_lock+0x194>)
   10da6:	22ac      	movs	r2, #172	; 0xac
   10da8:	f004 f87a 	bl	14ea0 <printk>
   10dac:	21ac      	movs	r1, #172	; 0xac
   10dae:	4807      	ldr	r0, [pc, #28]	; (10dcc <z_impl_k_mutex_lock+0x19c>)
   10db0:	f004 f942 	bl	15038 <assert_post_action>
	__asm__ volatile(
   10db4:	f386 8811 	msr	BASEPRI, r6
   10db8:	f3bf 8f6f 	isb	sy
   10dbc:	e7e3      	b.n	10d86 <z_impl_k_mutex_lock+0x156>
   10dbe:	bf00      	nop
   10dc0:	00016edf 	.word	0x00016edf
   10dc4:	00015e12 	.word	0x00015e12
   10dc8:	20000cb8 	.word	0x20000cb8
   10dcc:	00015e4c 	.word	0x00015e4c
   10dd0:	20000c88 	.word	0x20000c88

00010dd4 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
   10dd4:	b538      	push	{r3, r4, r5, lr}
   10dd6:	4604      	mov	r4, r0
   10dd8:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   10ddc:	b143      	cbz	r3, 10df0 <z_impl_k_mutex_unlock+0x1c>
   10dde:	4945      	ldr	r1, [pc, #276]	; (10ef4 <z_impl_k_mutex_unlock+0x120>)
   10de0:	4845      	ldr	r0, [pc, #276]	; (10ef8 <z_impl_k_mutex_unlock+0x124>)
   10de2:	22c7      	movs	r2, #199	; 0xc7
   10de4:	f004 f85c 	bl	14ea0 <printk>
   10de8:	21c7      	movs	r1, #199	; 0xc7
   10dea:	4842      	ldr	r0, [pc, #264]	; (10ef4 <z_impl_k_mutex_unlock+0x120>)
   10dec:	f004 f924 	bl	15038 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
   10df0:	68a3      	ldr	r3, [r4, #8]
   10df2:	2b00      	cmp	r3, #0
   10df4:	d078      	beq.n	10ee8 <z_impl_k_mutex_unlock+0x114>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
   10df6:	4d41      	ldr	r5, [pc, #260]	; (10efc <z_impl_k_mutex_unlock+0x128>)
   10df8:	68aa      	ldr	r2, [r5, #8]
   10dfa:	4293      	cmp	r3, r2
   10dfc:	d177      	bne.n	10eee <z_impl_k_mutex_unlock+0x11a>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
   10dfe:	68e3      	ldr	r3, [r4, #12]
   10e00:	b943      	cbnz	r3, 10e14 <z_impl_k_mutex_unlock+0x40>
   10e02:	493c      	ldr	r1, [pc, #240]	; (10ef4 <z_impl_k_mutex_unlock+0x120>)
   10e04:	483c      	ldr	r0, [pc, #240]	; (10ef8 <z_impl_k_mutex_unlock+0x124>)
   10e06:	22df      	movs	r2, #223	; 0xdf
   10e08:	f004 f84a 	bl	14ea0 <printk>
   10e0c:	21df      	movs	r1, #223	; 0xdf
   10e0e:	4839      	ldr	r0, [pc, #228]	; (10ef4 <z_impl_k_mutex_unlock+0x120>)
   10e10:	f004 f912 	bl	15038 <assert_post_action>
   10e14:	f3ef 8305 	mrs	r3, IPSR
}

static inline void z_sched_lock(void)
{
#ifdef CONFIG_PREEMPT_ENABLED
	__ASSERT(!arch_is_in_isr(), "");
   10e18:	b143      	cbz	r3, 10e2c <z_impl_k_mutex_unlock+0x58>
   10e1a:	4939      	ldr	r1, [pc, #228]	; (10f00 <z_impl_k_mutex_unlock+0x12c>)
   10e1c:	4836      	ldr	r0, [pc, #216]	; (10ef8 <z_impl_k_mutex_unlock+0x124>)
   10e1e:	22fe      	movs	r2, #254	; 0xfe
   10e20:	f004 f83e 	bl	14ea0 <printk>
   10e24:	21fe      	movs	r1, #254	; 0xfe
   10e26:	4836      	ldr	r0, [pc, #216]	; (10f00 <z_impl_k_mutex_unlock+0x12c>)
   10e28:	f004 f906 	bl	15038 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
   10e2c:	68ab      	ldr	r3, [r5, #8]
   10e2e:	7bdb      	ldrb	r3, [r3, #15]
   10e30:	2b01      	cmp	r3, #1
   10e32:	d108      	bne.n	10e46 <z_impl_k_mutex_unlock+0x72>
   10e34:	4932      	ldr	r1, [pc, #200]	; (10f00 <z_impl_k_mutex_unlock+0x12c>)
   10e36:	4830      	ldr	r0, [pc, #192]	; (10ef8 <z_impl_k_mutex_unlock+0x124>)
   10e38:	22ff      	movs	r2, #255	; 0xff
   10e3a:	f004 f831 	bl	14ea0 <printk>
   10e3e:	21ff      	movs	r1, #255	; 0xff
   10e40:	482f      	ldr	r0, [pc, #188]	; (10f00 <z_impl_k_mutex_unlock+0x12c>)
   10e42:	f004 f8f9 	bl	15038 <assert_post_action>

	--_current->base.sched_locked;
   10e46:	68aa      	ldr	r2, [r5, #8]
   10e48:	7bd3      	ldrb	r3, [r2, #15]
   10e4a:	3b01      	subs	r3, #1
   10e4c:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count - 1U != 0U) {
   10e4e:	68e3      	ldr	r3, [r4, #12]
   10e50:	2b01      	cmp	r3, #1
   10e52:	d005      	beq.n	10e60 <z_impl_k_mutex_unlock+0x8c>
		mutex->lock_count--;
   10e54:	3b01      	subs	r3, #1
   10e56:	60e3      	str	r3, [r4, #12]
		k_spin_unlock(&lock, key);
	}


k_mutex_unlock_return:
	k_sched_unlock();
   10e58:	f000 fb80 	bl	1155c <k_sched_unlock>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
   10e5c:	2000      	movs	r0, #0
}
   10e5e:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
   10e60:	f04f 0320 	mov.w	r3, #32
   10e64:	f3ef 8511 	mrs	r5, BASEPRI
   10e68:	f383 8811 	msr	BASEPRI, r3
   10e6c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   10e70:	4824      	ldr	r0, [pc, #144]	; (10f04 <z_impl_k_mutex_unlock+0x130>)
   10e72:	f7ff fea3 	bl	10bbc <z_spin_lock_valid>
   10e76:	b940      	cbnz	r0, 10e8a <z_impl_k_mutex_unlock+0xb6>
   10e78:	4923      	ldr	r1, [pc, #140]	; (10f08 <z_impl_k_mutex_unlock+0x134>)
   10e7a:	481f      	ldr	r0, [pc, #124]	; (10ef8 <z_impl_k_mutex_unlock+0x124>)
   10e7c:	2281      	movs	r2, #129	; 0x81
   10e7e:	f004 f80f 	bl	14ea0 <printk>
   10e82:	2181      	movs	r1, #129	; 0x81
   10e84:	4820      	ldr	r0, [pc, #128]	; (10f08 <z_impl_k_mutex_unlock+0x134>)
   10e86:	f004 f8d7 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   10e8a:	481e      	ldr	r0, [pc, #120]	; (10f04 <z_impl_k_mutex_unlock+0x130>)
   10e8c:	f7ff feb2 	bl	10bf4 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
   10e90:	68a0      	ldr	r0, [r4, #8]
   10e92:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
   10e94:	f990 300e 	ldrsb.w	r3, [r0, #14]
   10e98:	4299      	cmp	r1, r3
   10e9a:	d001      	beq.n	10ea0 <z_impl_k_mutex_unlock+0xcc>
		return z_set_prio(mutex->owner, new_prio);
   10e9c:	f000 fd86 	bl	119ac <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
   10ea0:	4620      	mov	r0, r4
   10ea2:	f000 fe0d 	bl	11ac0 <z_unpend_first_thread>
	mutex->owner = new_owner;
   10ea6:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
   10ea8:	b158      	cbz	r0, 10ec2 <z_impl_k_mutex_unlock+0xee>
		mutex->owner_orig_prio = new_owner->base.prio;
   10eaa:	f990 200e 	ldrsb.w	r2, [r0, #14]
   10eae:	6122      	str	r2, [r4, #16]
   10eb0:	2200      	movs	r2, #0
   10eb2:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
   10eb4:	f000 fcba 	bl	1182c <z_ready_thread>
		z_reschedule(&lock, key);
   10eb8:	4629      	mov	r1, r5
   10eba:	4812      	ldr	r0, [pc, #72]	; (10f04 <z_impl_k_mutex_unlock+0x130>)
   10ebc:	f000 f930 	bl	11120 <z_reschedule>
   10ec0:	e7ca      	b.n	10e58 <z_impl_k_mutex_unlock+0x84>
		mutex->lock_count = 0U;
   10ec2:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   10ec4:	480f      	ldr	r0, [pc, #60]	; (10f04 <z_impl_k_mutex_unlock+0x130>)
   10ec6:	f7ff fe87 	bl	10bd8 <z_spin_unlock_valid>
   10eca:	b940      	cbnz	r0, 10ede <z_impl_k_mutex_unlock+0x10a>
   10ecc:	490e      	ldr	r1, [pc, #56]	; (10f08 <z_impl_k_mutex_unlock+0x134>)
   10ece:	480a      	ldr	r0, [pc, #40]	; (10ef8 <z_impl_k_mutex_unlock+0x124>)
   10ed0:	22ac      	movs	r2, #172	; 0xac
   10ed2:	f003 ffe5 	bl	14ea0 <printk>
   10ed6:	21ac      	movs	r1, #172	; 0xac
   10ed8:	480b      	ldr	r0, [pc, #44]	; (10f08 <z_impl_k_mutex_unlock+0x134>)
   10eda:	f004 f8ad 	bl	15038 <assert_post_action>
	__asm__ volatile(
   10ede:	f385 8811 	msr	BASEPRI, r5
   10ee2:	f3bf 8f6f 	isb	sy
   10ee6:	e7b7      	b.n	10e58 <z_impl_k_mutex_unlock+0x84>
		return -EINVAL;
   10ee8:	f06f 0015 	mvn.w	r0, #21
   10eec:	e7b7      	b.n	10e5e <z_impl_k_mutex_unlock+0x8a>
		return -EPERM;
   10eee:	f04f 30ff 	mov.w	r0, #4294967295
   10ef2:	e7b4      	b.n	10e5e <z_impl_k_mutex_unlock+0x8a>
   10ef4:	00016edf 	.word	0x00016edf
   10ef8:	00015e12 	.word	0x00015e12
   10efc:	20000c88 	.word	0x20000c88
   10f00:	00016f01 	.word	0x00016f01
   10f04:	20000cb8 	.word	0x20000cb8
   10f08:	00015e4c 	.word	0x00015e4c

00010f0c <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
   10f0c:	b538      	push	{r3, r4, r5, lr}
   10f0e:	4604      	mov	r4, r0
	__asm__ volatile(
   10f10:	f04f 0320 	mov.w	r3, #32
   10f14:	f3ef 8511 	mrs	r5, BASEPRI
   10f18:	f383 8811 	msr	BASEPRI, r3
   10f1c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   10f20:	4812      	ldr	r0, [pc, #72]	; (10f6c <z_impl_k_sem_give+0x60>)
   10f22:	f7ff fe4b 	bl	10bbc <z_spin_lock_valid>
   10f26:	b940      	cbnz	r0, 10f3a <z_impl_k_sem_give+0x2e>
   10f28:	4911      	ldr	r1, [pc, #68]	; (10f70 <z_impl_k_sem_give+0x64>)
   10f2a:	4812      	ldr	r0, [pc, #72]	; (10f74 <z_impl_k_sem_give+0x68>)
   10f2c:	2281      	movs	r2, #129	; 0x81
   10f2e:	f003 ffb7 	bl	14ea0 <printk>
   10f32:	2181      	movs	r1, #129	; 0x81
   10f34:	480e      	ldr	r0, [pc, #56]	; (10f70 <z_impl_k_sem_give+0x64>)
   10f36:	f004 f87f 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   10f3a:	480c      	ldr	r0, [pc, #48]	; (10f6c <z_impl_k_sem_give+0x60>)
   10f3c:	f7ff fe5a 	bl	10bf4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
   10f40:	4620      	mov	r0, r4
   10f42:	f000 fdbd 	bl	11ac0 <z_unpend_first_thread>

	if (thread != NULL) {
   10f46:	b148      	cbz	r0, 10f5c <z_impl_k_sem_give+0x50>
   10f48:	2200      	movs	r2, #0
   10f4a:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
   10f4c:	f000 fc6e 	bl	1182c <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
   10f50:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
   10f52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
   10f56:	4805      	ldr	r0, [pc, #20]	; (10f6c <z_impl_k_sem_give+0x60>)
   10f58:	f000 b8e2 	b.w	11120 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   10f5c:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
   10f60:	429a      	cmp	r2, r3
   10f62:	bf18      	it	ne
   10f64:	3301      	addne	r3, #1
   10f66:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
   10f68:	e7f2      	b.n	10f50 <z_impl_k_sem_give+0x44>
   10f6a:	bf00      	nop
   10f6c:	20000cbc 	.word	0x20000cbc
   10f70:	00015e4c 	.word	0x00015e4c
   10f74:	00015e12 	.word	0x00015e12

00010f78 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
   10f78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10f7a:	4604      	mov	r4, r0
   10f7c:	4616      	mov	r6, r2
   10f7e:	461f      	mov	r7, r3
   10f80:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
   10f84:	b15b      	cbz	r3, 10f9e <z_impl_k_sem_take+0x26>
   10f86:	ea56 0307 	orrs.w	r3, r6, r7
   10f8a:	d008      	beq.n	10f9e <z_impl_k_sem_take+0x26>
   10f8c:	492b      	ldr	r1, [pc, #172]	; (1103c <z_impl_k_sem_take+0xc4>)
   10f8e:	482c      	ldr	r0, [pc, #176]	; (11040 <z_impl_k_sem_take+0xc8>)
   10f90:	2279      	movs	r2, #121	; 0x79
   10f92:	f003 ff85 	bl	14ea0 <printk>
   10f96:	2179      	movs	r1, #121	; 0x79
   10f98:	4828      	ldr	r0, [pc, #160]	; (1103c <z_impl_k_sem_take+0xc4>)
   10f9a:	f004 f84d 	bl	15038 <assert_post_action>
   10f9e:	f04f 0320 	mov.w	r3, #32
   10fa2:	f3ef 8511 	mrs	r5, BASEPRI
   10fa6:	f383 8811 	msr	BASEPRI, r3
   10faa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   10fae:	4825      	ldr	r0, [pc, #148]	; (11044 <z_impl_k_sem_take+0xcc>)
   10fb0:	f7ff fe04 	bl	10bbc <z_spin_lock_valid>
   10fb4:	b940      	cbnz	r0, 10fc8 <z_impl_k_sem_take+0x50>
   10fb6:	4924      	ldr	r1, [pc, #144]	; (11048 <z_impl_k_sem_take+0xd0>)
   10fb8:	4821      	ldr	r0, [pc, #132]	; (11040 <z_impl_k_sem_take+0xc8>)
   10fba:	2281      	movs	r2, #129	; 0x81
   10fbc:	f003 ff70 	bl	14ea0 <printk>
   10fc0:	2181      	movs	r1, #129	; 0x81
   10fc2:	4821      	ldr	r0, [pc, #132]	; (11048 <z_impl_k_sem_take+0xd0>)
   10fc4:	f004 f838 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   10fc8:	481e      	ldr	r0, [pc, #120]	; (11044 <z_impl_k_sem_take+0xcc>)
   10fca:	f7ff fe13 	bl	10bf4 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
   10fce:	68a3      	ldr	r3, [r4, #8]
   10fd0:	b1ab      	cbz	r3, 10ffe <z_impl_k_sem_take+0x86>
		sem->count--;
   10fd2:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   10fd4:	481b      	ldr	r0, [pc, #108]	; (11044 <z_impl_k_sem_take+0xcc>)
   10fd6:	60a3      	str	r3, [r4, #8]
   10fd8:	f7ff fdfe 	bl	10bd8 <z_spin_unlock_valid>
   10fdc:	b940      	cbnz	r0, 10ff0 <z_impl_k_sem_take+0x78>
   10fde:	491a      	ldr	r1, [pc, #104]	; (11048 <z_impl_k_sem_take+0xd0>)
   10fe0:	4817      	ldr	r0, [pc, #92]	; (11040 <z_impl_k_sem_take+0xc8>)
   10fe2:	22ac      	movs	r2, #172	; 0xac
   10fe4:	f003 ff5c 	bl	14ea0 <printk>
   10fe8:	21ac      	movs	r1, #172	; 0xac
   10fea:	4817      	ldr	r0, [pc, #92]	; (11048 <z_impl_k_sem_take+0xd0>)
   10fec:	f004 f824 	bl	15038 <assert_post_action>
	__asm__ volatile(
   10ff0:	f385 8811 	msr	BASEPRI, r5
   10ff4:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
   10ff8:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
   10ffa:	b003      	add	sp, #12
   10ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   10ffe:	ea56 0307 	orrs.w	r3, r6, r7
   11002:	d113      	bne.n	1102c <z_impl_k_sem_take+0xb4>
   11004:	480f      	ldr	r0, [pc, #60]	; (11044 <z_impl_k_sem_take+0xcc>)
   11006:	f7ff fde7 	bl	10bd8 <z_spin_unlock_valid>
   1100a:	b940      	cbnz	r0, 1101e <z_impl_k_sem_take+0xa6>
   1100c:	490e      	ldr	r1, [pc, #56]	; (11048 <z_impl_k_sem_take+0xd0>)
   1100e:	480c      	ldr	r0, [pc, #48]	; (11040 <z_impl_k_sem_take+0xc8>)
   11010:	22ac      	movs	r2, #172	; 0xac
   11012:	f003 ff45 	bl	14ea0 <printk>
   11016:	21ac      	movs	r1, #172	; 0xac
   11018:	480b      	ldr	r0, [pc, #44]	; (11048 <z_impl_k_sem_take+0xd0>)
   1101a:	f004 f80d 	bl	15038 <assert_post_action>
   1101e:	f385 8811 	msr	BASEPRI, r5
   11022:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
   11026:	f06f 000f 	mvn.w	r0, #15
   1102a:	e7e6      	b.n	10ffa <z_impl_k_sem_take+0x82>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
   1102c:	4622      	mov	r2, r4
   1102e:	4629      	mov	r1, r5
   11030:	e9cd 6700 	strd	r6, r7, [sp]
   11034:	4803      	ldr	r0, [pc, #12]	; (11044 <z_impl_k_sem_take+0xcc>)
   11036:	f000 fa13 	bl	11460 <z_pend_curr>
	return ret;
   1103a:	e7de      	b.n	10ffa <z_impl_k_sem_take+0x82>
   1103c:	00016f2c 	.word	0x00016f2c
   11040:	00015e12 	.word	0x00015e12
   11044:	20000cbc 	.word	0x20000cbc
   11048:	00015e4c 	.word	0x00015e4c

0001104c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
   1104c:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
   1104e:	4c08      	ldr	r4, [pc, #32]	; (11070 <z_reset_time_slice+0x24>)
   11050:	6823      	ldr	r3, [r4, #0]
   11052:	b15b      	cbz	r3, 1106c <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
   11054:	f7fc fdfa 	bl	dc4c <sys_clock_elapsed>
   11058:	4603      	mov	r3, r0
   1105a:	6820      	ldr	r0, [r4, #0]
   1105c:	4a05      	ldr	r2, [pc, #20]	; (11074 <z_reset_time_slice+0x28>)
   1105e:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
   11060:	2100      	movs	r1, #0
	}
}
   11062:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
   11066:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
   11068:	f001 b8e8 	b.w	1223c <z_set_timeout_expiry>
}
   1106c:	bd10      	pop	{r4, pc}
   1106e:	bf00      	nop
   11070:	20000ccc 	.word	0x20000ccc
   11074:	20000c88 	.word	0x20000c88

00011078 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
   11078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1107a:	4604      	mov	r4, r0
   1107c:	460d      	mov	r5, r1
	__asm__ volatile(
   1107e:	f04f 0320 	mov.w	r3, #32
   11082:	f3ef 8611 	mrs	r6, BASEPRI
   11086:	f383 8811 	msr	BASEPRI, r3
   1108a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1108e:	481e      	ldr	r0, [pc, #120]	; (11108 <k_sched_time_slice_set+0x90>)
   11090:	f7ff fd94 	bl	10bbc <z_spin_lock_valid>
   11094:	b940      	cbnz	r0, 110a8 <k_sched_time_slice_set+0x30>
   11096:	491d      	ldr	r1, [pc, #116]	; (1110c <k_sched_time_slice_set+0x94>)
   11098:	481d      	ldr	r0, [pc, #116]	; (11110 <k_sched_time_slice_set+0x98>)
   1109a:	2281      	movs	r2, #129	; 0x81
   1109c:	f003 ff00 	bl	14ea0 <printk>
   110a0:	2181      	movs	r1, #129	; 0x81
   110a2:	481a      	ldr	r0, [pc, #104]	; (1110c <k_sched_time_slice_set+0x94>)
   110a4:	f003 ffc8 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   110a8:	4817      	ldr	r0, [pc, #92]	; (11108 <k_sched_time_slice_set+0x90>)
   110aa:	f7ff fda3 	bl	10bf4 <z_spin_lock_set_owner>
			return (uint32_t)((t * to_hz + off) / from_hz);
   110ae:	f44f 4700 	mov.w	r7, #32768	; 0x8000
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
   110b2:	2200      	movs	r2, #0
   110b4:	f240 30e7 	movw	r0, #999	; 0x3e7
   110b8:	2100      	movs	r1, #0
   110ba:	4b16      	ldr	r3, [pc, #88]	; (11114 <k_sched_time_slice_set+0x9c>)
   110bc:	fbe7 0104 	umlal	r0, r1, r7, r4
   110c0:	611a      	str	r2, [r3, #16]
   110c2:	2300      	movs	r3, #0
   110c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   110c8:	f7fb f9b8 	bl	c43c <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
   110cc:	2c00      	cmp	r4, #0
   110ce:	4b12      	ldr	r3, [pc, #72]	; (11118 <k_sched_time_slice_set+0xa0>)
   110d0:	dc16      	bgt.n	11100 <k_sched_time_slice_set+0x88>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
   110d2:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
   110d4:	4b11      	ldr	r3, [pc, #68]	; (1111c <k_sched_time_slice_set+0xa4>)
   110d6:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
   110d8:	f7ff ffb8 	bl	1104c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   110dc:	480a      	ldr	r0, [pc, #40]	; (11108 <k_sched_time_slice_set+0x90>)
   110de:	f7ff fd7b 	bl	10bd8 <z_spin_unlock_valid>
   110e2:	b940      	cbnz	r0, 110f6 <k_sched_time_slice_set+0x7e>
   110e4:	4909      	ldr	r1, [pc, #36]	; (1110c <k_sched_time_slice_set+0x94>)
   110e6:	480a      	ldr	r0, [pc, #40]	; (11110 <k_sched_time_slice_set+0x98>)
   110e8:	22ac      	movs	r2, #172	; 0xac
   110ea:	f003 fed9 	bl	14ea0 <printk>
   110ee:	21ac      	movs	r1, #172	; 0xac
   110f0:	4806      	ldr	r0, [pc, #24]	; (1110c <k_sched_time_slice_set+0x94>)
   110f2:	f003 ffa1 	bl	15038 <assert_post_action>
	__asm__ volatile(
   110f6:	f386 8811 	msr	BASEPRI, r6
   110fa:	f3bf 8f6f 	isb	sy
	}
}
   110fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
   11100:	2802      	cmp	r0, #2
   11102:	bfb8      	it	lt
   11104:	2002      	movlt	r0, #2
   11106:	e7e4      	b.n	110d2 <k_sched_time_slice_set+0x5a>
   11108:	20000cc4 	.word	0x20000cc4
   1110c:	00015e4c 	.word	0x00015e4c
   11110:	00015e12 	.word	0x00015e12
   11114:	20000c88 	.word	0x20000c88
   11118:	20000ccc 	.word	0x20000ccc
   1111c:	20000cc8 	.word	0x20000cc8

00011120 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
   11120:	b510      	push	{r4, lr}
   11122:	4603      	mov	r3, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   11124:	460c      	mov	r4, r1
   11126:	b9c1      	cbnz	r1, 1115a <z_reschedule+0x3a>
   11128:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key.key) && need_swap()) {
   1112c:	b9aa      	cbnz	r2, 1115a <z_reschedule+0x3a>
	new_thread = _kernel.ready_q.cache;
   1112e:	4a14      	ldr	r2, [pc, #80]	; (11180 <z_reschedule+0x60>)
	if (resched(key.key) && need_swap()) {
   11130:	6a51      	ldr	r1, [r2, #36]	; 0x24
   11132:	6892      	ldr	r2, [r2, #8]
   11134:	4291      	cmp	r1, r2
   11136:	d010      	beq.n	1115a <z_reschedule+0x3a>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11138:	f7ff fd4e 	bl	10bd8 <z_spin_unlock_valid>
   1113c:	b940      	cbnz	r0, 11150 <z_reschedule+0x30>
   1113e:	4911      	ldr	r1, [pc, #68]	; (11184 <z_reschedule+0x64>)
   11140:	4811      	ldr	r0, [pc, #68]	; (11188 <z_reschedule+0x68>)
   11142:	22c3      	movs	r2, #195	; 0xc3
   11144:	f003 feac 	bl	14ea0 <printk>
   11148:	21c3      	movs	r1, #195	; 0xc3
   1114a:	480e      	ldr	r0, [pc, #56]	; (11184 <z_reschedule+0x64>)
   1114c:	f003 ff74 	bl	15038 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
   11150:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	ret = arch_swap(key);
   11154:	2000      	movs	r0, #0
   11156:	f7fd b92b 	b.w	e3b0 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1115a:	4618      	mov	r0, r3
   1115c:	f7ff fd3c 	bl	10bd8 <z_spin_unlock_valid>
   11160:	b940      	cbnz	r0, 11174 <z_reschedule+0x54>
   11162:	4908      	ldr	r1, [pc, #32]	; (11184 <z_reschedule+0x64>)
   11164:	4808      	ldr	r0, [pc, #32]	; (11188 <z_reschedule+0x68>)
   11166:	22ac      	movs	r2, #172	; 0xac
   11168:	f003 fe9a 	bl	14ea0 <printk>
   1116c:	21ac      	movs	r1, #172	; 0xac
   1116e:	4805      	ldr	r0, [pc, #20]	; (11184 <z_reschedule+0x64>)
   11170:	f003 ff62 	bl	15038 <assert_post_action>
   11174:	f384 8811 	msr	BASEPRI, r4
   11178:	f3bf 8f6f 	isb	sy
   1117c:	bd10      	pop	{r4, pc}
   1117e:	bf00      	nop
   11180:	20000c88 	.word	0x20000c88
   11184:	00015e4c 	.word	0x00015e4c
   11188:	00015e12 	.word	0x00015e12

0001118c <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
   1118c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   1118e:	f04f 0320 	mov.w	r3, #32
   11192:	f3ef 8511 	mrs	r5, BASEPRI
   11196:	f383 8811 	msr	BASEPRI, r3
   1119a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1119e:	4820      	ldr	r0, [pc, #128]	; (11220 <k_sched_lock+0x94>)
   111a0:	f7ff fd0c 	bl	10bbc <z_spin_lock_valid>
   111a4:	b940      	cbnz	r0, 111b8 <k_sched_lock+0x2c>
   111a6:	491f      	ldr	r1, [pc, #124]	; (11224 <k_sched_lock+0x98>)
   111a8:	481f      	ldr	r0, [pc, #124]	; (11228 <k_sched_lock+0x9c>)
   111aa:	2281      	movs	r2, #129	; 0x81
   111ac:	f003 fe78 	bl	14ea0 <printk>
   111b0:	2181      	movs	r1, #129	; 0x81
   111b2:	481c      	ldr	r0, [pc, #112]	; (11224 <k_sched_lock+0x98>)
   111b4:	f003 ff40 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   111b8:	4819      	ldr	r0, [pc, #100]	; (11220 <k_sched_lock+0x94>)
   111ba:	f7ff fd1b 	bl	10bf4 <z_spin_lock_set_owner>
   111be:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   111c2:	b143      	cbz	r3, 111d6 <k_sched_lock+0x4a>
   111c4:	4919      	ldr	r1, [pc, #100]	; (1122c <k_sched_lock+0xa0>)
   111c6:	4818      	ldr	r0, [pc, #96]	; (11228 <k_sched_lock+0x9c>)
   111c8:	22fe      	movs	r2, #254	; 0xfe
   111ca:	f003 fe69 	bl	14ea0 <printk>
   111ce:	21fe      	movs	r1, #254	; 0xfe
   111d0:	4816      	ldr	r0, [pc, #88]	; (1122c <k_sched_lock+0xa0>)
   111d2:	f003 ff31 	bl	15038 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
   111d6:	4c16      	ldr	r4, [pc, #88]	; (11230 <k_sched_lock+0xa4>)
   111d8:	68a2      	ldr	r2, [r4, #8]
   111da:	7bd2      	ldrb	r2, [r2, #15]
   111dc:	2a01      	cmp	r2, #1
   111de:	d108      	bne.n	111f2 <k_sched_lock+0x66>
   111e0:	4912      	ldr	r1, [pc, #72]	; (1122c <k_sched_lock+0xa0>)
   111e2:	4811      	ldr	r0, [pc, #68]	; (11228 <k_sched_lock+0x9c>)
   111e4:	22ff      	movs	r2, #255	; 0xff
   111e6:	f003 fe5b 	bl	14ea0 <printk>
   111ea:	21ff      	movs	r1, #255	; 0xff
   111ec:	480f      	ldr	r0, [pc, #60]	; (1122c <k_sched_lock+0xa0>)
   111ee:	f003 ff23 	bl	15038 <assert_post_action>
	--_current->base.sched_locked;
   111f2:	68a2      	ldr	r2, [r4, #8]
   111f4:	7bd3      	ldrb	r3, [r2, #15]
   111f6:	3b01      	subs	r3, #1
   111f8:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   111fa:	4809      	ldr	r0, [pc, #36]	; (11220 <k_sched_lock+0x94>)
   111fc:	f7ff fcec 	bl	10bd8 <z_spin_unlock_valid>
   11200:	b940      	cbnz	r0, 11214 <k_sched_lock+0x88>
   11202:	4908      	ldr	r1, [pc, #32]	; (11224 <k_sched_lock+0x98>)
   11204:	4808      	ldr	r0, [pc, #32]	; (11228 <k_sched_lock+0x9c>)
   11206:	22ac      	movs	r2, #172	; 0xac
   11208:	f003 fe4a 	bl	14ea0 <printk>
   1120c:	21ac      	movs	r1, #172	; 0xac
   1120e:	4805      	ldr	r0, [pc, #20]	; (11224 <k_sched_lock+0x98>)
   11210:	f003 ff12 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11214:	f385 8811 	msr	BASEPRI, r5
   11218:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
   1121c:	bd38      	pop	{r3, r4, r5, pc}
   1121e:	bf00      	nop
   11220:	20000cc4 	.word	0x20000cc4
   11224:	00015e4c 	.word	0x00015e4c
   11228:	00015e12 	.word	0x00015e12
   1122c:	00016f01 	.word	0x00016f01
   11230:	20000c88 	.word	0x20000c88

00011234 <z_priq_dumb_remove>:
	sys_dlist_append(pq, &thread->base.qnode_dlist);
}

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   11234:	4b0b      	ldr	r3, [pc, #44]	; (11264 <z_priq_dumb_remove+0x30>)
{
   11236:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   11238:	4299      	cmp	r1, r3
{
   1123a:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   1123c:	d10a      	bne.n	11254 <z_priq_dumb_remove+0x20>
   1123e:	490a      	ldr	r1, [pc, #40]	; (11268 <z_priq_dumb_remove+0x34>)
   11240:	480a      	ldr	r0, [pc, #40]	; (1126c <z_priq_dumb_remove+0x38>)
   11242:	f44f 7271 	mov.w	r2, #964	; 0x3c4
   11246:	f003 fe2b 	bl	14ea0 <printk>
   1124a:	f44f 7171 	mov.w	r1, #964	; 0x3c4
   1124e:	4806      	ldr	r0, [pc, #24]	; (11268 <z_priq_dumb_remove+0x34>)
   11250:	f003 fef2 	bl	15038 <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
   11254:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
   11258:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   1125a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   1125c:	2300      	movs	r3, #0
	node->prev = NULL;
   1125e:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
   11262:	bd10      	pop	{r4, pc}
   11264:	200001e0 	.word	0x200001e0
   11268:	00016f4c 	.word	0x00016f4c
   1126c:	00015e12 	.word	0x00015e12

00011270 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
   11270:	6883      	ldr	r3, [r0, #8]
{
   11272:	b510      	push	{r4, lr}
   11274:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
   11276:	b953      	cbnz	r3, 1128e <unpend_thread_no_timeout+0x1e>
   11278:	490a      	ldr	r1, [pc, #40]	; (112a4 <unpend_thread_no_timeout+0x34>)
   1127a:	480b      	ldr	r0, [pc, #44]	; (112a8 <unpend_thread_no_timeout+0x38>)
   1127c:	f240 224f 	movw	r2, #591	; 0x24f
   11280:	f003 fe0e 	bl	14ea0 <printk>
   11284:	f240 214f 	movw	r1, #591	; 0x24f
   11288:	4806      	ldr	r0, [pc, #24]	; (112a4 <unpend_thread_no_timeout+0x34>)
   1128a:	f003 fed5 	bl	15038 <assert_post_action>
	_priq_wait_remove(&pended_on(thread)->waitq, thread);
   1128e:	4621      	mov	r1, r4
   11290:	68a0      	ldr	r0, [r4, #8]
   11292:	f7ff ffcf 	bl	11234 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   11296:	7b63      	ldrb	r3, [r4, #13]
   11298:	f023 0302 	bic.w	r3, r3, #2
   1129c:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   1129e:	2300      	movs	r3, #0
   112a0:	60a3      	str	r3, [r4, #8]
}
   112a2:	bd10      	pop	{r4, pc}
   112a4:	00016f4c 	.word	0x00016f4c
   112a8:	00015e12 	.word	0x00015e12

000112ac <update_cache>:
{
   112ac:	b538      	push	{r3, r4, r5, lr}
   112ae:	4602      	mov	r2, r0
	thread = _priq_run_best(&_kernel.ready_q.runq);
   112b0:	4812      	ldr	r0, [pc, #72]	; (112fc <update_cache+0x50>)
   112b2:	f004 fa11 	bl	156d8 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
   112b6:	4d12      	ldr	r5, [pc, #72]	; (11300 <update_cache+0x54>)
   112b8:	4604      	mov	r4, r0
   112ba:	b900      	cbnz	r0, 112be <update_cache+0x12>
   112bc:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
   112be:	b9aa      	cbnz	r2, 112ec <update_cache+0x40>
	__ASSERT(_current != NULL, "");
   112c0:	68ab      	ldr	r3, [r5, #8]
   112c2:	b943      	cbnz	r3, 112d6 <update_cache+0x2a>
   112c4:	490f      	ldr	r1, [pc, #60]	; (11304 <update_cache+0x58>)
   112c6:	4810      	ldr	r0, [pc, #64]	; (11308 <update_cache+0x5c>)
   112c8:	2285      	movs	r2, #133	; 0x85
   112ca:	f003 fde9 	bl	14ea0 <printk>
   112ce:	2185      	movs	r1, #133	; 0x85
   112d0:	480c      	ldr	r0, [pc, #48]	; (11304 <update_cache+0x58>)
   112d2:	f003 feb1 	bl	15038 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
   112d6:	68ab      	ldr	r3, [r5, #8]
   112d8:	7b5a      	ldrb	r2, [r3, #13]
   112da:	06d2      	lsls	r2, r2, #27
   112dc:	d106      	bne.n	112ec <update_cache+0x40>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
   112de:	69a2      	ldr	r2, [r4, #24]
   112e0:	b922      	cbnz	r2, 112ec <update_cache+0x40>
	if (is_preempt(_current) || is_metairq(thread)) {
   112e2:	89da      	ldrh	r2, [r3, #14]
   112e4:	2a7f      	cmp	r2, #127	; 0x7f
   112e6:	d901      	bls.n	112ec <update_cache+0x40>
		_kernel.ready_q.cache = _current;
   112e8:	626b      	str	r3, [r5, #36]	; 0x24
}
   112ea:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
   112ec:	68ab      	ldr	r3, [r5, #8]
   112ee:	42a3      	cmp	r3, r4
   112f0:	d001      	beq.n	112f6 <update_cache+0x4a>
			z_reset_time_slice();
   112f2:	f7ff feab 	bl	1104c <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
   112f6:	626c      	str	r4, [r5, #36]	; 0x24
}
   112f8:	e7f7      	b.n	112ea <update_cache+0x3e>
   112fa:	bf00      	nop
   112fc:	20000cb0 	.word	0x20000cb0
   11300:	20000c88 	.word	0x20000c88
   11304:	00016f4c 	.word	0x00016f4c
   11308:	00015e12 	.word	0x00015e12

0001130c <unready_thread>:
{
   1130c:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
   1130e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   11312:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   11314:	2a00      	cmp	r2, #0
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
   11316:	7b43      	ldrb	r3, [r0, #13]
   11318:	da06      	bge.n	11328 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   1131a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		_priq_run_remove(pq, thread);
   1131e:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   11320:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
   11322:	4806      	ldr	r0, [pc, #24]	; (1133c <unready_thread+0x30>)
   11324:	f7ff ff86 	bl	11234 <z_priq_dumb_remove>
	update_cache(thread == _current);
   11328:	4b05      	ldr	r3, [pc, #20]	; (11340 <unready_thread+0x34>)
   1132a:	6898      	ldr	r0, [r3, #8]
   1132c:	1b03      	subs	r3, r0, r4
   1132e:	4258      	negs	r0, r3
   11330:	4158      	adcs	r0, r3
}
   11332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
   11336:	f7ff bfb9 	b.w	112ac <update_cache>
   1133a:	bf00      	nop
   1133c:	20000cb0 	.word	0x20000cb0
   11340:	20000c88 	.word	0x20000c88

00011344 <add_to_waitq_locked>:
{
   11344:	b538      	push	{r3, r4, r5, lr}
   11346:	4604      	mov	r4, r0
   11348:	460d      	mov	r5, r1
	unready_thread(thread);
   1134a:	f7ff ffdf 	bl	1130c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   1134e:	7b63      	ldrb	r3, [r4, #13]
   11350:	f043 0302 	orr.w	r3, r3, #2
   11354:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
   11356:	b325      	cbz	r5, 113a2 <add_to_waitq_locked+0x5e>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   11358:	4b18      	ldr	r3, [pc, #96]	; (113bc <add_to_waitq_locked+0x78>)
		thread->base.pended_on = wait_q;
   1135a:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   1135c:	429c      	cmp	r4, r3
   1135e:	d10a      	bne.n	11376 <add_to_waitq_locked+0x32>
   11360:	4917      	ldr	r1, [pc, #92]	; (113c0 <add_to_waitq_locked+0x7c>)
   11362:	4818      	ldr	r0, [pc, #96]	; (113c4 <add_to_waitq_locked+0x80>)
   11364:	f240 32b5 	movw	r2, #949	; 0x3b5
   11368:	f003 fd9a 	bl	14ea0 <printk>
   1136c:	f240 31b5 	movw	r1, #949	; 0x3b5
   11370:	4813      	ldr	r0, [pc, #76]	; (113c0 <add_to_waitq_locked+0x7c>)
   11372:	f003 fe61 	bl	15038 <assert_post_action>
	return list->head == list;
   11376:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   11378:	429d      	cmp	r5, r3
   1137a:	bf08      	it	eq
   1137c:	2300      	moveq	r3, #0
   1137e:	2b00      	cmp	r3, #0
   11380:	bf38      	it	cc
   11382:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   11384:	b19b      	cbz	r3, 113ae <add_to_waitq_locked+0x6a>
	int32_t b1 = thread_1->base.prio;
   11386:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   1138a:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
   1138e:	4291      	cmp	r1, r2
   11390:	d008      	beq.n	113a4 <add_to_waitq_locked+0x60>
		return b2 - b1;
   11392:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
   11394:	2a00      	cmp	r2, #0
   11396:	dd05      	ble.n	113a4 <add_to_waitq_locked+0x60>
	sys_dnode_t *const prev = successor->prev;
   11398:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   1139a:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   1139e:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   113a0:	605c      	str	r4, [r3, #4]
}
   113a2:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
   113a4:	686a      	ldr	r2, [r5, #4]
   113a6:	4293      	cmp	r3, r2
   113a8:	d001      	beq.n	113ae <add_to_waitq_locked+0x6a>
   113aa:	681b      	ldr	r3, [r3, #0]
   113ac:	e7ea      	b.n	11384 <add_to_waitq_locked+0x40>
	sys_dnode_t *const tail = list->tail;
   113ae:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
   113b0:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
   113b4:	601c      	str	r4, [r3, #0]
	list->tail = node;
   113b6:	606c      	str	r4, [r5, #4]
   113b8:	e7f3      	b.n	113a2 <add_to_waitq_locked+0x5e>
   113ba:	bf00      	nop
   113bc:	200001e0 	.word	0x200001e0
   113c0:	00016f4c 	.word	0x00016f4c
   113c4:	00015e12 	.word	0x00015e12

000113c8 <pend>:
{
   113c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   113cc:	4604      	mov	r4, r0
   113ce:	460d      	mov	r5, r1
   113d0:	4616      	mov	r6, r2
   113d2:	461f      	mov	r7, r3
	__asm__ volatile(
   113d4:	f04f 0320 	mov.w	r3, #32
   113d8:	f3ef 8811 	mrs	r8, BASEPRI
   113dc:	f383 8811 	msr	BASEPRI, r3
   113e0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   113e4:	481a      	ldr	r0, [pc, #104]	; (11450 <pend+0x88>)
   113e6:	f7ff fbe9 	bl	10bbc <z_spin_lock_valid>
   113ea:	b940      	cbnz	r0, 113fe <pend+0x36>
   113ec:	4919      	ldr	r1, [pc, #100]	; (11454 <pend+0x8c>)
   113ee:	481a      	ldr	r0, [pc, #104]	; (11458 <pend+0x90>)
   113f0:	2281      	movs	r2, #129	; 0x81
   113f2:	f003 fd55 	bl	14ea0 <printk>
   113f6:	2181      	movs	r1, #129	; 0x81
   113f8:	4816      	ldr	r0, [pc, #88]	; (11454 <pend+0x8c>)
   113fa:	f003 fe1d 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   113fe:	4814      	ldr	r0, [pc, #80]	; (11450 <pend+0x88>)
   11400:	f7ff fbf8 	bl	10bf4 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
   11404:	4620      	mov	r0, r4
   11406:	4629      	mov	r1, r5
   11408:	f7ff ff9c 	bl	11344 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1140c:	4810      	ldr	r0, [pc, #64]	; (11450 <pend+0x88>)
   1140e:	f7ff fbe3 	bl	10bd8 <z_spin_unlock_valid>
   11412:	b940      	cbnz	r0, 11426 <pend+0x5e>
   11414:	490f      	ldr	r1, [pc, #60]	; (11454 <pend+0x8c>)
   11416:	4810      	ldr	r0, [pc, #64]	; (11458 <pend+0x90>)
   11418:	22ac      	movs	r2, #172	; 0xac
   1141a:	f003 fd41 	bl	14ea0 <printk>
   1141e:	21ac      	movs	r1, #172	; 0xac
   11420:	480c      	ldr	r0, [pc, #48]	; (11454 <pend+0x8c>)
   11422:	f003 fe09 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11426:	f388 8811 	msr	BASEPRI, r8
   1142a:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   1142e:	1c7b      	adds	r3, r7, #1
   11430:	bf08      	it	eq
   11432:	f1b6 3fff 	cmpeq.w	r6, #4294967295
   11436:	d008      	beq.n	1144a <pend+0x82>
   11438:	4632      	mov	r2, r6
   1143a:	463b      	mov	r3, r7
   1143c:	f104 0018 	add.w	r0, r4, #24
   11440:	4906      	ldr	r1, [pc, #24]	; (1145c <pend+0x94>)
}
   11442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   11446:	f000 bdcd 	b.w	11fe4 <z_add_timeout>
   1144a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1144e:	bf00      	nop
   11450:	20000cc4 	.word	0x20000cc4
   11454:	00015e4c 	.word	0x00015e4c
   11458:	00015e12 	.word	0x00015e12
   1145c:	0001191d 	.word	0x0001191d

00011460 <z_pend_curr>:
{
   11460:	b538      	push	{r3, r4, r5, lr}
   11462:	4605      	mov	r5, r0
	pending_current = _current;
   11464:	4b0d      	ldr	r3, [pc, #52]	; (1149c <z_pend_curr+0x3c>)
{
   11466:	460c      	mov	r4, r1
	pending_current = _current;
   11468:	6898      	ldr	r0, [r3, #8]
   1146a:	4b0d      	ldr	r3, [pc, #52]	; (114a0 <z_pend_curr+0x40>)
{
   1146c:	4611      	mov	r1, r2
	pending_current = _current;
   1146e:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
   11470:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   11474:	f7ff ffa8 	bl	113c8 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11478:	4628      	mov	r0, r5
   1147a:	f7ff fbad 	bl	10bd8 <z_spin_unlock_valid>
   1147e:	b940      	cbnz	r0, 11492 <z_pend_curr+0x32>
   11480:	4908      	ldr	r1, [pc, #32]	; (114a4 <z_pend_curr+0x44>)
   11482:	4809      	ldr	r0, [pc, #36]	; (114a8 <z_pend_curr+0x48>)
   11484:	22c3      	movs	r2, #195	; 0xc3
   11486:	f003 fd0b 	bl	14ea0 <printk>
   1148a:	21c3      	movs	r1, #195	; 0xc3
   1148c:	4805      	ldr	r0, [pc, #20]	; (114a4 <z_pend_curr+0x44>)
   1148e:	f003 fdd3 	bl	15038 <assert_post_action>
   11492:	4620      	mov	r0, r4
}
   11494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   11498:	f7fc bf8a 	b.w	e3b0 <arch_swap>
   1149c:	20000c88 	.word	0x20000c88
   114a0:	20000cc0 	.word	0x20000cc0
   114a4:	00015e4c 	.word	0x00015e4c
   114a8:	00015e12 	.word	0x00015e12

000114ac <z_impl_k_thread_suspend>:
{
   114ac:	b570      	push	{r4, r5, r6, lr}
   114ae:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
   114b0:	3018      	adds	r0, #24
   114b2:	f000 fe51 	bl	12158 <z_abort_timeout>
	__asm__ volatile(
   114b6:	f04f 0320 	mov.w	r3, #32
   114ba:	f3ef 8611 	mrs	r6, BASEPRI
   114be:	f383 8811 	msr	BASEPRI, r3
   114c2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   114c6:	4820      	ldr	r0, [pc, #128]	; (11548 <z_impl_k_thread_suspend+0x9c>)
   114c8:	f7ff fb78 	bl	10bbc <z_spin_lock_valid>
   114cc:	b940      	cbnz	r0, 114e0 <z_impl_k_thread_suspend+0x34>
   114ce:	491f      	ldr	r1, [pc, #124]	; (1154c <z_impl_k_thread_suspend+0xa0>)
   114d0:	481f      	ldr	r0, [pc, #124]	; (11550 <z_impl_k_thread_suspend+0xa4>)
   114d2:	2281      	movs	r2, #129	; 0x81
   114d4:	f003 fce4 	bl	14ea0 <printk>
   114d8:	2181      	movs	r1, #129	; 0x81
   114da:	481c      	ldr	r0, [pc, #112]	; (1154c <z_impl_k_thread_suspend+0xa0>)
   114dc:	f003 fdac 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   114e0:	4819      	ldr	r0, [pc, #100]	; (11548 <z_impl_k_thread_suspend+0x9c>)
   114e2:	f7ff fb87 	bl	10bf4 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
   114e6:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
   114ea:	7b63      	ldrb	r3, [r4, #13]
   114ec:	2a00      	cmp	r2, #0
   114ee:	da06      	bge.n	114fe <z_impl_k_thread_suspend+0x52>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   114f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		_priq_run_remove(pq, thread);
   114f4:	4621      	mov	r1, r4
   114f6:	4817      	ldr	r0, [pc, #92]	; (11554 <z_impl_k_thread_suspend+0xa8>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   114f8:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
   114fa:	f7ff fe9b 	bl	11234 <z_priq_dumb_remove>
		update_cache(thread == _current);
   114fe:	4d16      	ldr	r5, [pc, #88]	; (11558 <z_impl_k_thread_suspend+0xac>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   11500:	7b63      	ldrb	r3, [r4, #13]
   11502:	68a8      	ldr	r0, [r5, #8]
   11504:	f043 0310 	orr.w	r3, r3, #16
   11508:	7363      	strb	r3, [r4, #13]
   1150a:	1b03      	subs	r3, r0, r4
   1150c:	4258      	negs	r0, r3
   1150e:	4158      	adcs	r0, r3
   11510:	f7ff fecc 	bl	112ac <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11514:	480c      	ldr	r0, [pc, #48]	; (11548 <z_impl_k_thread_suspend+0x9c>)
   11516:	f7ff fb5f 	bl	10bd8 <z_spin_unlock_valid>
   1151a:	b940      	cbnz	r0, 1152e <z_impl_k_thread_suspend+0x82>
   1151c:	490b      	ldr	r1, [pc, #44]	; (1154c <z_impl_k_thread_suspend+0xa0>)
   1151e:	480c      	ldr	r0, [pc, #48]	; (11550 <z_impl_k_thread_suspend+0xa4>)
   11520:	22ac      	movs	r2, #172	; 0xac
   11522:	f003 fcbd 	bl	14ea0 <printk>
   11526:	21ac      	movs	r1, #172	; 0xac
   11528:	4808      	ldr	r0, [pc, #32]	; (1154c <z_impl_k_thread_suspend+0xa0>)
   1152a:	f003 fd85 	bl	15038 <assert_post_action>
	__asm__ volatile(
   1152e:	f386 8811 	msr	BASEPRI, r6
   11532:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
   11536:	68ab      	ldr	r3, [r5, #8]
   11538:	42a3      	cmp	r3, r4
   1153a:	d103      	bne.n	11544 <z_impl_k_thread_suspend+0x98>
}
   1153c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
   11540:	f004 b8c0 	b.w	156c4 <z_reschedule_unlocked>
}
   11544:	bd70      	pop	{r4, r5, r6, pc}
   11546:	bf00      	nop
   11548:	20000cc4 	.word	0x20000cc4
   1154c:	00015e4c 	.word	0x00015e4c
   11550:	00015e12 	.word	0x00015e12
   11554:	20000cb0 	.word	0x20000cb0
   11558:	20000c88 	.word	0x20000c88

0001155c <k_sched_unlock>:
{
   1155c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   1155e:	f04f 0320 	mov.w	r3, #32
   11562:	f3ef 8511 	mrs	r5, BASEPRI
   11566:	f383 8811 	msr	BASEPRI, r3
   1156a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1156e:	4824      	ldr	r0, [pc, #144]	; (11600 <k_sched_unlock+0xa4>)
   11570:	f7ff fb24 	bl	10bbc <z_spin_lock_valid>
   11574:	b940      	cbnz	r0, 11588 <k_sched_unlock+0x2c>
   11576:	4923      	ldr	r1, [pc, #140]	; (11604 <k_sched_unlock+0xa8>)
   11578:	4823      	ldr	r0, [pc, #140]	; (11608 <k_sched_unlock+0xac>)
   1157a:	2281      	movs	r2, #129	; 0x81
   1157c:	f003 fc90 	bl	14ea0 <printk>
   11580:	2181      	movs	r1, #129	; 0x81
   11582:	4820      	ldr	r0, [pc, #128]	; (11604 <k_sched_unlock+0xa8>)
   11584:	f003 fd58 	bl	15038 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
   11588:	4c20      	ldr	r4, [pc, #128]	; (1160c <k_sched_unlock+0xb0>)
	z_spin_lock_set_owner(l);
   1158a:	481d      	ldr	r0, [pc, #116]	; (11600 <k_sched_unlock+0xa4>)
   1158c:	f7ff fb32 	bl	10bf4 <z_spin_lock_set_owner>
   11590:	68a2      	ldr	r2, [r4, #8]
   11592:	7bd2      	ldrb	r2, [r2, #15]
   11594:	b952      	cbnz	r2, 115ac <k_sched_unlock+0x50>
   11596:	491e      	ldr	r1, [pc, #120]	; (11610 <k_sched_unlock+0xb4>)
   11598:	481b      	ldr	r0, [pc, #108]	; (11608 <k_sched_unlock+0xac>)
   1159a:	f240 3252 	movw	r2, #850	; 0x352
   1159e:	f003 fc7f 	bl	14ea0 <printk>
   115a2:	f240 3152 	movw	r1, #850	; 0x352
   115a6:	481a      	ldr	r0, [pc, #104]	; (11610 <k_sched_unlock+0xb4>)
   115a8:	f003 fd46 	bl	15038 <assert_post_action>
   115ac:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
   115b0:	b153      	cbz	r3, 115c8 <k_sched_unlock+0x6c>
   115b2:	4917      	ldr	r1, [pc, #92]	; (11610 <k_sched_unlock+0xb4>)
   115b4:	4814      	ldr	r0, [pc, #80]	; (11608 <k_sched_unlock+0xac>)
   115b6:	f240 3253 	movw	r2, #851	; 0x353
   115ba:	f003 fc71 	bl	14ea0 <printk>
   115be:	f240 3153 	movw	r1, #851	; 0x353
   115c2:	4813      	ldr	r0, [pc, #76]	; (11610 <k_sched_unlock+0xb4>)
   115c4:	f003 fd38 	bl	15038 <assert_post_action>
		++_current->base.sched_locked;
   115c8:	68a2      	ldr	r2, [r4, #8]
		update_cache(0);
   115ca:	2000      	movs	r0, #0
		++_current->base.sched_locked;
   115cc:	7bd3      	ldrb	r3, [r2, #15]
   115ce:	3301      	adds	r3, #1
   115d0:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
   115d2:	f7ff fe6b 	bl	112ac <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   115d6:	480a      	ldr	r0, [pc, #40]	; (11600 <k_sched_unlock+0xa4>)
   115d8:	f7ff fafe 	bl	10bd8 <z_spin_unlock_valid>
   115dc:	b940      	cbnz	r0, 115f0 <k_sched_unlock+0x94>
   115de:	4909      	ldr	r1, [pc, #36]	; (11604 <k_sched_unlock+0xa8>)
   115e0:	4809      	ldr	r0, [pc, #36]	; (11608 <k_sched_unlock+0xac>)
   115e2:	22ac      	movs	r2, #172	; 0xac
   115e4:	f003 fc5c 	bl	14ea0 <printk>
   115e8:	21ac      	movs	r1, #172	; 0xac
   115ea:	4806      	ldr	r0, [pc, #24]	; (11604 <k_sched_unlock+0xa8>)
   115ec:	f003 fd24 	bl	15038 <assert_post_action>
	__asm__ volatile(
   115f0:	f385 8811 	msr	BASEPRI, r5
   115f4:	f3bf 8f6f 	isb	sy
}
   115f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
   115fc:	f004 b862 	b.w	156c4 <z_reschedule_unlocked>
   11600:	20000cc4 	.word	0x20000cc4
   11604:	00015e4c 	.word	0x00015e4c
   11608:	00015e12 	.word	0x00015e12
   1160c:	20000c88 	.word	0x20000c88
   11610:	00016f4c 	.word	0x00016f4c

00011614 <move_thread_to_end_of_prio_q>:
{
   11614:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
   11616:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   1161a:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   1161c:	2a00      	cmp	r2, #0
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
   1161e:	7b43      	ldrb	r3, [r0, #13]
   11620:	da06      	bge.n	11630 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   11622:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		_priq_run_remove(pq, thread);
   11626:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   11628:	7343      	strb	r3, [r0, #13]
		_priq_run_remove(pq, thread);
   1162a:	4820      	ldr	r0, [pc, #128]	; (116ac <move_thread_to_end_of_prio_q+0x98>)
   1162c:	f7ff fe02 	bl	11234 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   11630:	7b63      	ldrb	r3, [r4, #13]
   11632:	f063 037f 	orn	r3, r3, #127	; 0x7f
   11636:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   11638:	4b1d      	ldr	r3, [pc, #116]	; (116b0 <move_thread_to_end_of_prio_q+0x9c>)
   1163a:	429c      	cmp	r4, r3
   1163c:	d10a      	bne.n	11654 <move_thread_to_end_of_prio_q+0x40>
   1163e:	491d      	ldr	r1, [pc, #116]	; (116b4 <move_thread_to_end_of_prio_q+0xa0>)
   11640:	481d      	ldr	r0, [pc, #116]	; (116b8 <move_thread_to_end_of_prio_q+0xa4>)
   11642:	f240 32b5 	movw	r2, #949	; 0x3b5
   11646:	f003 fc2b 	bl	14ea0 <printk>
   1164a:	f240 31b5 	movw	r1, #949	; 0x3b5
   1164e:	4819      	ldr	r0, [pc, #100]	; (116b4 <move_thread_to_end_of_prio_q+0xa0>)
   11650:	f003 fcf2 	bl	15038 <assert_post_action>
	return list->head == list;
   11654:	4a19      	ldr	r2, [pc, #100]	; (116bc <move_thread_to_end_of_prio_q+0xa8>)
   11656:	4611      	mov	r1, r2
   11658:	f851 3f28 	ldr.w	r3, [r1, #40]!
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   1165c:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1165e:	428b      	cmp	r3, r1
   11660:	bf08      	it	eq
   11662:	2300      	moveq	r3, #0
   11664:	2b00      	cmp	r3, #0
   11666:	bf38      	it	cc
   11668:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   1166a:	b1cb      	cbz	r3, 116a0 <move_thread_to_end_of_prio_q+0x8c>
	int32_t b1 = thread_1->base.prio;
   1166c:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   11670:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
   11674:	4286      	cmp	r6, r0
   11676:	d00f      	beq.n	11698 <move_thread_to_end_of_prio_q+0x84>
		return b2 - b1;
   11678:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
   1167a:	2800      	cmp	r0, #0
   1167c:	dd0c      	ble.n	11698 <move_thread_to_end_of_prio_q+0x84>
	sys_dnode_t *const prev = successor->prev;
   1167e:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
   11680:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
   11684:	600c      	str	r4, [r1, #0]
	successor->prev = node;
   11686:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
   11688:	6890      	ldr	r0, [r2, #8]
   1168a:	1b03      	subs	r3, r0, r4
   1168c:	4258      	negs	r0, r3
   1168e:	4158      	adcs	r0, r3
}
   11690:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
   11694:	f7ff be0a 	b.w	112ac <update_cache>
	return (node == list->tail) ? NULL : node->next;
   11698:	42ab      	cmp	r3, r5
   1169a:	d001      	beq.n	116a0 <move_thread_to_end_of_prio_q+0x8c>
   1169c:	681b      	ldr	r3, [r3, #0]
   1169e:	e7e4      	b.n	1166a <move_thread_to_end_of_prio_q+0x56>
	node->prev = tail;
   116a0:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
   116a4:	602c      	str	r4, [r5, #0]
	list->tail = node;
   116a6:	62d4      	str	r4, [r2, #44]	; 0x2c
}
   116a8:	e7ee      	b.n	11688 <move_thread_to_end_of_prio_q+0x74>
   116aa:	bf00      	nop
   116ac:	20000cb0 	.word	0x20000cb0
   116b0:	200001e0 	.word	0x200001e0
   116b4:	00016f4c 	.word	0x00016f4c
   116b8:	00015e12 	.word	0x00015e12
   116bc:	20000c88 	.word	0x20000c88

000116c0 <z_time_slice>:
{
   116c0:	b570      	push	{r4, r5, r6, lr}
   116c2:	4604      	mov	r4, r0
	__asm__ volatile(
   116c4:	f04f 0320 	mov.w	r3, #32
   116c8:	f3ef 8511 	mrs	r5, BASEPRI
   116cc:	f383 8811 	msr	BASEPRI, r3
   116d0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   116d4:	4825      	ldr	r0, [pc, #148]	; (1176c <z_time_slice+0xac>)
   116d6:	f7ff fa71 	bl	10bbc <z_spin_lock_valid>
   116da:	b940      	cbnz	r0, 116ee <z_time_slice+0x2e>
   116dc:	4924      	ldr	r1, [pc, #144]	; (11770 <z_time_slice+0xb0>)
   116de:	4825      	ldr	r0, [pc, #148]	; (11774 <z_time_slice+0xb4>)
   116e0:	2281      	movs	r2, #129	; 0x81
   116e2:	f003 fbdd 	bl	14ea0 <printk>
   116e6:	2181      	movs	r1, #129	; 0x81
   116e8:	4821      	ldr	r0, [pc, #132]	; (11770 <z_time_slice+0xb0>)
   116ea:	f003 fca5 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   116ee:	481f      	ldr	r0, [pc, #124]	; (1176c <z_time_slice+0xac>)
   116f0:	f7ff fa80 	bl	10bf4 <z_spin_lock_set_owner>
	if (pending_current == _current) {
   116f4:	4b20      	ldr	r3, [pc, #128]	; (11778 <z_time_slice+0xb8>)
   116f6:	4a21      	ldr	r2, [pc, #132]	; (1177c <z_time_slice+0xbc>)
   116f8:	6898      	ldr	r0, [r3, #8]
   116fa:	6811      	ldr	r1, [r2, #0]
   116fc:	4288      	cmp	r0, r1
   116fe:	4619      	mov	r1, r3
   11700:	d113      	bne.n	1172a <z_time_slice+0x6a>
			z_reset_time_slice();
   11702:	f7ff fca3 	bl	1104c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11706:	4819      	ldr	r0, [pc, #100]	; (1176c <z_time_slice+0xac>)
   11708:	f7ff fa66 	bl	10bd8 <z_spin_unlock_valid>
   1170c:	b940      	cbnz	r0, 11720 <z_time_slice+0x60>
   1170e:	4918      	ldr	r1, [pc, #96]	; (11770 <z_time_slice+0xb0>)
   11710:	4818      	ldr	r0, [pc, #96]	; (11774 <z_time_slice+0xb4>)
   11712:	22ac      	movs	r2, #172	; 0xac
   11714:	f003 fbc4 	bl	14ea0 <printk>
   11718:	21ac      	movs	r1, #172	; 0xac
   1171a:	4815      	ldr	r0, [pc, #84]	; (11770 <z_time_slice+0xb0>)
   1171c:	f003 fc8c 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11720:	f385 8811 	msr	BASEPRI, r5
   11724:	f3bf 8f6f 	isb	sy
}
   11728:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
   1172a:	2600      	movs	r6, #0
   1172c:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
   1172e:	4a14      	ldr	r2, [pc, #80]	; (11780 <z_time_slice+0xc0>)
   11730:	6812      	ldr	r2, [r2, #0]
   11732:	b1ba      	cbz	r2, 11764 <z_time_slice+0xa4>
		&& !z_is_idle_thread_object(thread);
   11734:	89c2      	ldrh	r2, [r0, #14]
   11736:	2a7f      	cmp	r2, #127	; 0x7f
   11738:	d814      	bhi.n	11764 <z_time_slice+0xa4>
		&& !z_is_thread_prevented_from_running(thread)
   1173a:	7b42      	ldrb	r2, [r0, #13]
   1173c:	06d2      	lsls	r2, r2, #27
   1173e:	d111      	bne.n	11764 <z_time_slice+0xa4>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
   11740:	4a10      	ldr	r2, [pc, #64]	; (11784 <z_time_slice+0xc4>)
   11742:	f990 600e 	ldrsb.w	r6, [r0, #14]
   11746:	6812      	ldr	r2, [r2, #0]
   11748:	4296      	cmp	r6, r2
   1174a:	db0b      	blt.n	11764 <z_time_slice+0xa4>
		&& !z_is_idle_thread_object(thread);
   1174c:	4a0e      	ldr	r2, [pc, #56]	; (11788 <z_time_slice+0xc8>)
   1174e:	4290      	cmp	r0, r2
   11750:	d008      	beq.n	11764 <z_time_slice+0xa4>
		if (ticks >= _current_cpu->slice_ticks) {
   11752:	691a      	ldr	r2, [r3, #16]
   11754:	42a2      	cmp	r2, r4
   11756:	dc02      	bgt.n	1175e <z_time_slice+0x9e>
			move_thread_to_end_of_prio_q(_current);
   11758:	f7ff ff5c 	bl	11614 <move_thread_to_end_of_prio_q>
   1175c:	e7d1      	b.n	11702 <z_time_slice+0x42>
			_current_cpu->slice_ticks -= ticks;
   1175e:	1b12      	subs	r2, r2, r4
   11760:	611a      	str	r2, [r3, #16]
   11762:	e7d0      	b.n	11706 <z_time_slice+0x46>
		_current_cpu->slice_ticks = 0;
   11764:	2300      	movs	r3, #0
   11766:	610b      	str	r3, [r1, #16]
   11768:	e7cd      	b.n	11706 <z_time_slice+0x46>
   1176a:	bf00      	nop
   1176c:	20000cc4 	.word	0x20000cc4
   11770:	00015e4c 	.word	0x00015e4c
   11774:	00015e12 	.word	0x00015e12
   11778:	20000c88 	.word	0x20000c88
   1177c:	20000cc0 	.word	0x20000cc0
   11780:	20000ccc 	.word	0x20000ccc
   11784:	20000cc8 	.word	0x20000cc8
   11788:	200001e0 	.word	0x200001e0

0001178c <ready_thread>:
{
   1178c:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
   1178e:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   11792:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
   11794:	2a00      	cmp	r2, #0
   11796:	7b43      	ldrb	r3, [r0, #13]
   11798:	db3f      	blt.n	1181a <ready_thread+0x8e>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   1179a:	06da      	lsls	r2, r3, #27
   1179c:	d13d      	bne.n	1181a <ready_thread+0x8e>
	return !sys_dnode_is_linked(&to->node);
   1179e:	6985      	ldr	r5, [r0, #24]
   117a0:	2d00      	cmp	r5, #0
   117a2:	d13a      	bne.n	1181a <ready_thread+0x8e>
	thread->base.thread_state |= _THREAD_QUEUED;
   117a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
   117a8:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   117aa:	4b1c      	ldr	r3, [pc, #112]	; (1181c <ready_thread+0x90>)
   117ac:	4298      	cmp	r0, r3
   117ae:	d10a      	bne.n	117c6 <ready_thread+0x3a>
   117b0:	491b      	ldr	r1, [pc, #108]	; (11820 <ready_thread+0x94>)
   117b2:	481c      	ldr	r0, [pc, #112]	; (11824 <ready_thread+0x98>)
   117b4:	f240 32b5 	movw	r2, #949	; 0x3b5
   117b8:	f003 fb72 	bl	14ea0 <printk>
   117bc:	f240 31b5 	movw	r1, #949	; 0x3b5
   117c0:	4817      	ldr	r0, [pc, #92]	; (11820 <ready_thread+0x94>)
   117c2:	f003 fc39 	bl	15038 <assert_post_action>
	return list->head == list;
   117c6:	4918      	ldr	r1, [pc, #96]	; (11828 <ready_thread+0x9c>)
   117c8:	460b      	mov	r3, r1
   117ca:	f853 0f28 	ldr.w	r0, [r3, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   117ce:	4298      	cmp	r0, r3
   117d0:	bf18      	it	ne
   117d2:	4605      	movne	r5, r0
   117d4:	2d00      	cmp	r5, #0
   117d6:	461a      	mov	r2, r3
   117d8:	462b      	mov	r3, r5
   117da:	bf38      	it	cc
   117dc:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   117de:	6acd      	ldr	r5, [r1, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   117e0:	b1b3      	cbz	r3, 11810 <ready_thread+0x84>
	int32_t b1 = thread_1->base.prio;
   117e2:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   117e6:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
   117ea:	4286      	cmp	r6, r0
   117ec:	d00c      	beq.n	11808 <ready_thread+0x7c>
		return b2 - b1;
   117ee:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
   117f0:	2800      	cmp	r0, #0
   117f2:	dd09      	ble.n	11808 <ready_thread+0x7c>
	sys_dnode_t *const prev = successor->prev;
   117f4:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   117f6:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   117fa:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   117fc:	605c      	str	r4, [r3, #4]
		update_cache(0);
   117fe:	2000      	movs	r0, #0
}
   11800:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
   11804:	f7ff bd52 	b.w	112ac <update_cache>
	return (node == list->tail) ? NULL : node->next;
   11808:	42ab      	cmp	r3, r5
   1180a:	d001      	beq.n	11810 <ready_thread+0x84>
   1180c:	681b      	ldr	r3, [r3, #0]
   1180e:	e7e7      	b.n	117e0 <ready_thread+0x54>
	node->prev = tail;
   11810:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
   11814:	602c      	str	r4, [r5, #0]
	list->tail = node;
   11816:	62cc      	str	r4, [r1, #44]	; 0x2c
}
   11818:	e7f1      	b.n	117fe <ready_thread+0x72>
}
   1181a:	bd70      	pop	{r4, r5, r6, pc}
   1181c:	200001e0 	.word	0x200001e0
   11820:	00016f4c 	.word	0x00016f4c
   11824:	00015e12 	.word	0x00015e12
   11828:	20000c88 	.word	0x20000c88

0001182c <z_ready_thread>:
{
   1182c:	b538      	push	{r3, r4, r5, lr}
   1182e:	4604      	mov	r4, r0
	__asm__ volatile(
   11830:	f04f 0320 	mov.w	r3, #32
   11834:	f3ef 8511 	mrs	r5, BASEPRI
   11838:	f383 8811 	msr	BASEPRI, r3
   1183c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   11840:	4812      	ldr	r0, [pc, #72]	; (1188c <z_ready_thread+0x60>)
   11842:	f7ff f9bb 	bl	10bbc <z_spin_lock_valid>
   11846:	b940      	cbnz	r0, 1185a <z_ready_thread+0x2e>
   11848:	4911      	ldr	r1, [pc, #68]	; (11890 <z_ready_thread+0x64>)
   1184a:	4812      	ldr	r0, [pc, #72]	; (11894 <z_ready_thread+0x68>)
   1184c:	2281      	movs	r2, #129	; 0x81
   1184e:	f003 fb27 	bl	14ea0 <printk>
   11852:	2181      	movs	r1, #129	; 0x81
   11854:	480e      	ldr	r0, [pc, #56]	; (11890 <z_ready_thread+0x64>)
   11856:	f003 fbef 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   1185a:	480c      	ldr	r0, [pc, #48]	; (1188c <z_ready_thread+0x60>)
   1185c:	f7ff f9ca 	bl	10bf4 <z_spin_lock_set_owner>
			ready_thread(thread);
   11860:	4620      	mov	r0, r4
   11862:	f7ff ff93 	bl	1178c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11866:	4809      	ldr	r0, [pc, #36]	; (1188c <z_ready_thread+0x60>)
   11868:	f7ff f9b6 	bl	10bd8 <z_spin_unlock_valid>
   1186c:	b940      	cbnz	r0, 11880 <z_ready_thread+0x54>
   1186e:	4908      	ldr	r1, [pc, #32]	; (11890 <z_ready_thread+0x64>)
   11870:	4808      	ldr	r0, [pc, #32]	; (11894 <z_ready_thread+0x68>)
   11872:	22ac      	movs	r2, #172	; 0xac
   11874:	f003 fb14 	bl	14ea0 <printk>
   11878:	21ac      	movs	r1, #172	; 0xac
   1187a:	4805      	ldr	r0, [pc, #20]	; (11890 <z_ready_thread+0x64>)
   1187c:	f003 fbdc 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11880:	f385 8811 	msr	BASEPRI, r5
   11884:	f3bf 8f6f 	isb	sy
}
   11888:	bd38      	pop	{r3, r4, r5, pc}
   1188a:	bf00      	nop
   1188c:	20000cc4 	.word	0x20000cc4
   11890:	00015e4c 	.word	0x00015e4c
   11894:	00015e12 	.word	0x00015e12

00011898 <z_sched_start>:
{
   11898:	b538      	push	{r3, r4, r5, lr}
   1189a:	4604      	mov	r4, r0
	__asm__ volatile(
   1189c:	f04f 0320 	mov.w	r3, #32
   118a0:	f3ef 8511 	mrs	r5, BASEPRI
   118a4:	f383 8811 	msr	BASEPRI, r3
   118a8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   118ac:	4818      	ldr	r0, [pc, #96]	; (11910 <z_sched_start+0x78>)
   118ae:	f7ff f985 	bl	10bbc <z_spin_lock_valid>
   118b2:	b940      	cbnz	r0, 118c6 <z_sched_start+0x2e>
   118b4:	4917      	ldr	r1, [pc, #92]	; (11914 <z_sched_start+0x7c>)
   118b6:	4818      	ldr	r0, [pc, #96]	; (11918 <z_sched_start+0x80>)
   118b8:	2281      	movs	r2, #129	; 0x81
   118ba:	f003 faf1 	bl	14ea0 <printk>
   118be:	2181      	movs	r1, #129	; 0x81
   118c0:	4814      	ldr	r0, [pc, #80]	; (11914 <z_sched_start+0x7c>)
   118c2:	f003 fbb9 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   118c6:	4812      	ldr	r0, [pc, #72]	; (11910 <z_sched_start+0x78>)
   118c8:	f7ff f994 	bl	10bf4 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
   118cc:	7b63      	ldrb	r3, [r4, #13]
   118ce:	075a      	lsls	r2, r3, #29
   118d0:	d411      	bmi.n	118f6 <z_sched_start+0x5e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   118d2:	480f      	ldr	r0, [pc, #60]	; (11910 <z_sched_start+0x78>)
   118d4:	f7ff f980 	bl	10bd8 <z_spin_unlock_valid>
   118d8:	b940      	cbnz	r0, 118ec <z_sched_start+0x54>
   118da:	490e      	ldr	r1, [pc, #56]	; (11914 <z_sched_start+0x7c>)
   118dc:	480e      	ldr	r0, [pc, #56]	; (11918 <z_sched_start+0x80>)
   118de:	22ac      	movs	r2, #172	; 0xac
   118e0:	f003 fade 	bl	14ea0 <printk>
   118e4:	21ac      	movs	r1, #172	; 0xac
   118e6:	480b      	ldr	r0, [pc, #44]	; (11914 <z_sched_start+0x7c>)
   118e8:	f003 fba6 	bl	15038 <assert_post_action>
	__asm__ volatile(
   118ec:	f385 8811 	msr	BASEPRI, r5
   118f0:	f3bf 8f6f 	isb	sy
}
   118f4:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
   118f6:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
   118fa:	4620      	mov	r0, r4
   118fc:	7363      	strb	r3, [r4, #13]
   118fe:	f7ff ff45 	bl	1178c <ready_thread>
	z_reschedule(&sched_spinlock, key);
   11902:	4629      	mov	r1, r5
}
   11904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
   11908:	4801      	ldr	r0, [pc, #4]	; (11910 <z_sched_start+0x78>)
   1190a:	f7ff bc09 	b.w	11120 <z_reschedule>
   1190e:	bf00      	nop
   11910:	20000cc4 	.word	0x20000cc4
   11914:	00015e4c 	.word	0x00015e4c
   11918:	00015e12 	.word	0x00015e12

0001191c <z_thread_timeout>:
{
   1191c:	b570      	push	{r4, r5, r6, lr}
   1191e:	4604      	mov	r4, r0
	__asm__ volatile(
   11920:	f04f 0320 	mov.w	r3, #32
   11924:	f3ef 8611 	mrs	r6, BASEPRI
   11928:	f383 8811 	msr	BASEPRI, r3
   1192c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   11930:	481b      	ldr	r0, [pc, #108]	; (119a0 <z_thread_timeout+0x84>)
   11932:	f7ff f943 	bl	10bbc <z_spin_lock_valid>
   11936:	b940      	cbnz	r0, 1194a <z_thread_timeout+0x2e>
   11938:	491a      	ldr	r1, [pc, #104]	; (119a4 <z_thread_timeout+0x88>)
   1193a:	481b      	ldr	r0, [pc, #108]	; (119a8 <z_thread_timeout+0x8c>)
   1193c:	2281      	movs	r2, #129	; 0x81
   1193e:	f003 faaf 	bl	14ea0 <printk>
   11942:	2181      	movs	r1, #129	; 0x81
   11944:	4817      	ldr	r0, [pc, #92]	; (119a4 <z_thread_timeout+0x88>)
   11946:	f003 fb77 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   1194a:	4815      	ldr	r0, [pc, #84]	; (119a0 <z_thread_timeout+0x84>)
   1194c:	f7ff f952 	bl	10bf4 <z_spin_lock_set_owner>
		if (!killed) {
   11950:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   11954:	f013 0f28 	tst.w	r3, #40	; 0x28
   11958:	d110      	bne.n	1197c <z_thread_timeout+0x60>
			if (thread->base.pended_on != NULL) {
   1195a:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
   1195e:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
   11962:	b113      	cbz	r3, 1196a <z_thread_timeout+0x4e>
				unpend_thread_no_timeout(thread);
   11964:	4628      	mov	r0, r5
   11966:	f7ff fc83 	bl	11270 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   1196a:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
			ready_thread(thread);
   1196e:	4628      	mov	r0, r5
   11970:	f023 0314 	bic.w	r3, r3, #20
   11974:	f804 3c0b 	strb.w	r3, [r4, #-11]
   11978:	f7ff ff08 	bl	1178c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1197c:	4808      	ldr	r0, [pc, #32]	; (119a0 <z_thread_timeout+0x84>)
   1197e:	f7ff f92b 	bl	10bd8 <z_spin_unlock_valid>
   11982:	b940      	cbnz	r0, 11996 <z_thread_timeout+0x7a>
   11984:	4907      	ldr	r1, [pc, #28]	; (119a4 <z_thread_timeout+0x88>)
   11986:	4808      	ldr	r0, [pc, #32]	; (119a8 <z_thread_timeout+0x8c>)
   11988:	22ac      	movs	r2, #172	; 0xac
   1198a:	f003 fa89 	bl	14ea0 <printk>
   1198e:	21ac      	movs	r1, #172	; 0xac
   11990:	4804      	ldr	r0, [pc, #16]	; (119a4 <z_thread_timeout+0x88>)
   11992:	f003 fb51 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11996:	f386 8811 	msr	BASEPRI, r6
   1199a:	f3bf 8f6f 	isb	sy
}
   1199e:	bd70      	pop	{r4, r5, r6, pc}
   119a0:	20000cc4 	.word	0x20000cc4
   119a4:	00015e4c 	.word	0x00015e4c
   119a8:	00015e12 	.word	0x00015e12

000119ac <z_set_prio>:
{
   119ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   119ae:	4604      	mov	r4, r0
   119b0:	460e      	mov	r6, r1
	__asm__ volatile(
   119b2:	f04f 0320 	mov.w	r3, #32
   119b6:	f3ef 8711 	mrs	r7, BASEPRI
   119ba:	f383 8811 	msr	BASEPRI, r3
   119be:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   119c2:	4838      	ldr	r0, [pc, #224]	; (11aa4 <z_set_prio+0xf8>)
   119c4:	f7ff f8fa 	bl	10bbc <z_spin_lock_valid>
   119c8:	b940      	cbnz	r0, 119dc <z_set_prio+0x30>
   119ca:	4937      	ldr	r1, [pc, #220]	; (11aa8 <z_set_prio+0xfc>)
   119cc:	4837      	ldr	r0, [pc, #220]	; (11aac <z_set_prio+0x100>)
   119ce:	2281      	movs	r2, #129	; 0x81
   119d0:	f003 fa66 	bl	14ea0 <printk>
   119d4:	2181      	movs	r1, #129	; 0x81
   119d6:	4834      	ldr	r0, [pc, #208]	; (11aa8 <z_set_prio+0xfc>)
   119d8:	f003 fb2e 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   119dc:	4831      	ldr	r0, [pc, #196]	; (11aa4 <z_set_prio+0xf8>)
   119de:	f7ff f909 	bl	10bf4 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   119e2:	7b63      	ldrb	r3, [r4, #13]
	return (state & (_THREAD_PENDING | _THREAD_PRESTART | _THREAD_DEAD |
   119e4:	b276      	sxtb	r6, r6
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   119e6:	06da      	lsls	r2, r3, #27
   119e8:	d158      	bne.n	11a9c <z_set_prio+0xf0>
   119ea:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
   119ec:	2d00      	cmp	r5, #0
   119ee:	d155      	bne.n	11a9c <z_set_prio+0xf0>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   119f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   119f4:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
   119f6:	4621      	mov	r1, r4
   119f8:	482d      	ldr	r0, [pc, #180]	; (11ab0 <z_set_prio+0x104>)
   119fa:	f7ff fc1b 	bl	11234 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   119fe:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
   11a00:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
   11a02:	f063 037f 	orn	r3, r3, #127	; 0x7f
   11a06:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   11a08:	4b2a      	ldr	r3, [pc, #168]	; (11ab4 <z_set_prio+0x108>)
   11a0a:	429c      	cmp	r4, r3
   11a0c:	d10a      	bne.n	11a24 <z_set_prio+0x78>
   11a0e:	492a      	ldr	r1, [pc, #168]	; (11ab8 <z_set_prio+0x10c>)
   11a10:	4826      	ldr	r0, [pc, #152]	; (11aac <z_set_prio+0x100>)
   11a12:	f240 32b5 	movw	r2, #949	; 0x3b5
   11a16:	f003 fa43 	bl	14ea0 <printk>
   11a1a:	f240 31b5 	movw	r1, #949	; 0x3b5
   11a1e:	4826      	ldr	r0, [pc, #152]	; (11ab8 <z_set_prio+0x10c>)
   11a20:	f003 fb0a 	bl	15038 <assert_post_action>
	return list->head == list;
   11a24:	4925      	ldr	r1, [pc, #148]	; (11abc <z_set_prio+0x110>)
   11a26:	460b      	mov	r3, r1
   11a28:	f853 0f28 	ldr.w	r0, [r3, #40]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   11a2c:	4298      	cmp	r0, r3
   11a2e:	bf18      	it	ne
   11a30:	4605      	movne	r5, r0
   11a32:	2d00      	cmp	r5, #0
   11a34:	461a      	mov	r2, r3
   11a36:	462b      	mov	r3, r5
   11a38:	bf38      	it	cc
   11a3a:	2300      	movcc	r3, #0
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   11a3c:	6acd      	ldr	r5, [r1, #44]	; 0x2c
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   11a3e:	b343      	cbz	r3, 11a92 <z_set_prio+0xe6>
	int32_t b1 = thread_1->base.prio;
   11a40:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   11a44:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
   11a48:	4286      	cmp	r6, r0
   11a4a:	d01e      	beq.n	11a8a <z_set_prio+0xde>
		return b2 - b1;
   11a4c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
   11a4e:	2800      	cmp	r0, #0
   11a50:	dd1b      	ble.n	11a8a <z_set_prio+0xde>
	sys_dnode_t *const prev = successor->prev;
   11a52:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   11a54:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   11a58:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   11a5a:	605c      	str	r4, [r3, #4]
			update_cache(1);
   11a5c:	2001      	movs	r0, #1
   11a5e:	f7ff fc25 	bl	112ac <update_cache>
   11a62:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11a64:	480f      	ldr	r0, [pc, #60]	; (11aa4 <z_set_prio+0xf8>)
   11a66:	f7ff f8b7 	bl	10bd8 <z_spin_unlock_valid>
   11a6a:	b940      	cbnz	r0, 11a7e <z_set_prio+0xd2>
   11a6c:	490e      	ldr	r1, [pc, #56]	; (11aa8 <z_set_prio+0xfc>)
   11a6e:	480f      	ldr	r0, [pc, #60]	; (11aac <z_set_prio+0x100>)
   11a70:	22ac      	movs	r2, #172	; 0xac
   11a72:	f003 fa15 	bl	14ea0 <printk>
   11a76:	21ac      	movs	r1, #172	; 0xac
   11a78:	480b      	ldr	r0, [pc, #44]	; (11aa8 <z_set_prio+0xfc>)
   11a7a:	f003 fadd 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11a7e:	f387 8811 	msr	BASEPRI, r7
   11a82:	f3bf 8f6f 	isb	sy
}
   11a86:	4620      	mov	r0, r4
   11a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
   11a8a:	42ab      	cmp	r3, r5
   11a8c:	d001      	beq.n	11a92 <z_set_prio+0xe6>
   11a8e:	681b      	ldr	r3, [r3, #0]
   11a90:	e7d5      	b.n	11a3e <z_set_prio+0x92>
	node->prev = tail;
   11a92:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
   11a96:	602c      	str	r4, [r5, #0]
	list->tail = node;
   11a98:	62cc      	str	r4, [r1, #44]	; 0x2c
}
   11a9a:	e7df      	b.n	11a5c <z_set_prio+0xb0>
			thread->base.prio = prio;
   11a9c:	73a6      	strb	r6, [r4, #14]
   11a9e:	2400      	movs	r4, #0
   11aa0:	e7e0      	b.n	11a64 <z_set_prio+0xb8>
   11aa2:	bf00      	nop
   11aa4:	20000cc4 	.word	0x20000cc4
   11aa8:	00015e4c 	.word	0x00015e4c
   11aac:	00015e12 	.word	0x00015e12
   11ab0:	20000cb0 	.word	0x20000cb0
   11ab4:	200001e0 	.word	0x200001e0
   11ab8:	00016f4c 	.word	0x00016f4c
   11abc:	20000c88 	.word	0x20000c88

00011ac0 <z_unpend_first_thread>:
{
   11ac0:	b538      	push	{r3, r4, r5, lr}
   11ac2:	4604      	mov	r4, r0
	__asm__ volatile(
   11ac4:	f04f 0320 	mov.w	r3, #32
   11ac8:	f3ef 8511 	mrs	r5, BASEPRI
   11acc:	f383 8811 	msr	BASEPRI, r3
   11ad0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   11ad4:	4816      	ldr	r0, [pc, #88]	; (11b30 <z_unpend_first_thread+0x70>)
   11ad6:	f7ff f871 	bl	10bbc <z_spin_lock_valid>
   11ada:	b940      	cbnz	r0, 11aee <z_unpend_first_thread+0x2e>
   11adc:	4915      	ldr	r1, [pc, #84]	; (11b34 <z_unpend_first_thread+0x74>)
   11ade:	4816      	ldr	r0, [pc, #88]	; (11b38 <z_unpend_first_thread+0x78>)
   11ae0:	2281      	movs	r2, #129	; 0x81
   11ae2:	f003 f9dd 	bl	14ea0 <printk>
   11ae6:	2181      	movs	r1, #129	; 0x81
   11ae8:	4812      	ldr	r0, [pc, #72]	; (11b34 <z_unpend_first_thread+0x74>)
   11aea:	f003 faa5 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   11aee:	4810      	ldr	r0, [pc, #64]	; (11b30 <z_unpend_first_thread+0x70>)
   11af0:	f7ff f880 	bl	10bf4 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
   11af4:	4620      	mov	r0, r4
   11af6:	f003 fdef 	bl	156d8 <z_priq_dumb_best>
		if (thread != NULL) {
   11afa:	4604      	mov	r4, r0
   11afc:	b128      	cbz	r0, 11b0a <z_unpend_first_thread+0x4a>
			unpend_thread_no_timeout(thread);
   11afe:	f7ff fbb7 	bl	11270 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
   11b02:	f104 0018 	add.w	r0, r4, #24
   11b06:	f000 fb27 	bl	12158 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11b0a:	4809      	ldr	r0, [pc, #36]	; (11b30 <z_unpend_first_thread+0x70>)
   11b0c:	f7ff f864 	bl	10bd8 <z_spin_unlock_valid>
   11b10:	b940      	cbnz	r0, 11b24 <z_unpend_first_thread+0x64>
   11b12:	4908      	ldr	r1, [pc, #32]	; (11b34 <z_unpend_first_thread+0x74>)
   11b14:	4808      	ldr	r0, [pc, #32]	; (11b38 <z_unpend_first_thread+0x78>)
   11b16:	22ac      	movs	r2, #172	; 0xac
   11b18:	f003 f9c2 	bl	14ea0 <printk>
   11b1c:	21ac      	movs	r1, #172	; 0xac
   11b1e:	4805      	ldr	r0, [pc, #20]	; (11b34 <z_unpend_first_thread+0x74>)
   11b20:	f003 fa8a 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11b24:	f385 8811 	msr	BASEPRI, r5
   11b28:	f3bf 8f6f 	isb	sy
}
   11b2c:	4620      	mov	r0, r4
   11b2e:	bd38      	pop	{r3, r4, r5, pc}
   11b30:	20000cc4 	.word	0x20000cc4
   11b34:	00015e4c 	.word	0x00015e4c
   11b38:	00015e12 	.word	0x00015e12

00011b3c <z_sched_init>:
		sys_dlist_init(&_kernel.ready_q.runq.queues[i]);
	}
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
   11b3c:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
   11b3e:	4b04      	ldr	r3, [pc, #16]	; (11b50 <z_sched_init+0x14>)
   11b40:	4608      	mov	r0, r1
   11b42:	f103 0228 	add.w	r2, r3, #40	; 0x28
	list->tail = (sys_dnode_t *)list;
   11b46:	e9c3 220a 	strd	r2, r2, [r3, #40]	; 0x28
   11b4a:	f7ff ba95 	b.w	11078 <k_sched_time_slice_set>
   11b4e:	bf00      	nop
   11b50:	20000c88 	.word	0x20000c88

00011b54 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
   11b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11b56:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   11b5a:	b153      	cbz	r3, 11b72 <z_impl_k_yield+0x1e>
   11b5c:	4940      	ldr	r1, [pc, #256]	; (11c60 <z_impl_k_yield+0x10c>)
   11b5e:	4841      	ldr	r0, [pc, #260]	; (11c64 <z_impl_k_yield+0x110>)
   11b60:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
   11b64:	f003 f99c 	bl	14ea0 <printk>
   11b68:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
   11b6c:	483c      	ldr	r0, [pc, #240]	; (11c60 <z_impl_k_yield+0x10c>)
   11b6e:	f003 fa63 	bl	15038 <assert_post_action>

	SYS_PORT_TRACING_FUNC(k_thread, yield);

	if (!z_is_idle_thread_object(_current)) {
   11b72:	4d3d      	ldr	r5, [pc, #244]	; (11c68 <z_impl_k_yield+0x114>)
   11b74:	4e3d      	ldr	r6, [pc, #244]	; (11c6c <z_impl_k_yield+0x118>)
   11b76:	68ab      	ldr	r3, [r5, #8]
   11b78:	42b3      	cmp	r3, r6
   11b7a:	d067      	beq.n	11c4c <z_impl_k_yield+0xf8>
	__asm__ volatile(
   11b7c:	f04f 0320 	mov.w	r3, #32
   11b80:	f3ef 8711 	mrs	r7, BASEPRI
   11b84:	f383 8811 	msr	BASEPRI, r3
   11b88:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   11b8c:	4838      	ldr	r0, [pc, #224]	; (11c70 <z_impl_k_yield+0x11c>)
   11b8e:	f7ff f815 	bl	10bbc <z_spin_lock_valid>
   11b92:	b940      	cbnz	r0, 11ba6 <z_impl_k_yield+0x52>
   11b94:	4937      	ldr	r1, [pc, #220]	; (11c74 <z_impl_k_yield+0x120>)
   11b96:	4833      	ldr	r0, [pc, #204]	; (11c64 <z_impl_k_yield+0x110>)
   11b98:	2281      	movs	r2, #129	; 0x81
   11b9a:	f003 f981 	bl	14ea0 <printk>
   11b9e:	2181      	movs	r1, #129	; 0x81
   11ba0:	4834      	ldr	r0, [pc, #208]	; (11c74 <z_impl_k_yield+0x120>)
   11ba2:	f003 fa49 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   11ba6:	4832      	ldr	r0, [pc, #200]	; (11c70 <z_impl_k_yield+0x11c>)
   11ba8:	f7ff f824 	bl	10bf4 <z_spin_lock_set_owner>
		k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

		if (!IS_ENABLED(CONFIG_SMP) ||
			z_is_thread_queued(_current)) {
			dequeue_thread(&_kernel.ready_q.runq,
   11bac:	68a9      	ldr	r1, [r5, #8]
		_priq_run_remove(pq, thread);
   11bae:	4832      	ldr	r0, [pc, #200]	; (11c78 <z_impl_k_yield+0x124>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   11bb0:	7b4b      	ldrb	r3, [r1, #13]
   11bb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   11bb6:	734b      	strb	r3, [r1, #13]
		_priq_run_remove(pq, thread);
   11bb8:	f7ff fb3c 	bl	11234 <z_priq_dumb_remove>
					_current);
		}
		queue_thread(&_kernel.ready_q.runq, _current);
   11bbc:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
   11bbe:	7b63      	ldrb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   11bc0:	42b4      	cmp	r4, r6
	thread->base.thread_state |= _THREAD_QUEUED;
   11bc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
   11bc6:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   11bc8:	d10a      	bne.n	11be0 <z_impl_k_yield+0x8c>
   11bca:	4925      	ldr	r1, [pc, #148]	; (11c60 <z_impl_k_yield+0x10c>)
   11bcc:	4825      	ldr	r0, [pc, #148]	; (11c64 <z_impl_k_yield+0x110>)
   11bce:	f240 32b5 	movw	r2, #949	; 0x3b5
   11bd2:	f003 f965 	bl	14ea0 <printk>
   11bd6:	f240 31b5 	movw	r1, #949	; 0x3b5
   11bda:	4821      	ldr	r0, [pc, #132]	; (11c60 <z_impl_k_yield+0x10c>)
   11bdc:	f003 fa2c 	bl	15038 <assert_post_action>
	return list->head == list;
   11be0:	6aab      	ldr	r3, [r5, #40]	; 0x28
	return sys_dlist_is_empty(list) ? NULL : list->head;
   11be2:	4825      	ldr	r0, [pc, #148]	; (11c78 <z_impl_k_yield+0x124>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   11be4:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	return sys_dlist_is_empty(list) ? NULL : list->head;
   11be6:	4283      	cmp	r3, r0
   11be8:	bf08      	it	eq
   11bea:	2300      	moveq	r3, #0
   11bec:	2b00      	cmp	r3, #0
   11bee:	bf38      	it	cc
   11bf0:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   11bf2:	b333      	cbz	r3, 11c42 <z_impl_k_yield+0xee>
	int32_t b1 = thread_1->base.prio;
   11bf4:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   11bf8:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
   11bfc:	4296      	cmp	r6, r2
   11bfe:	d01c      	beq.n	11c3a <z_impl_k_yield+0xe6>
		return b2 - b1;
   11c00:	1b92      	subs	r2, r2, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
   11c02:	2a00      	cmp	r2, #0
   11c04:	dd19      	ble.n	11c3a <z_impl_k_yield+0xe6>
	sys_dnode_t *const prev = successor->prev;
   11c06:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   11c08:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   11c0c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   11c0e:	605c      	str	r4, [r3, #4]
		update_cache(1);
   11c10:	2001      	movs	r0, #1
   11c12:	f7ff fb4b 	bl	112ac <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11c16:	4816      	ldr	r0, [pc, #88]	; (11c70 <z_impl_k_yield+0x11c>)
   11c18:	f7fe ffde 	bl	10bd8 <z_spin_unlock_valid>
   11c1c:	b940      	cbnz	r0, 11c30 <z_impl_k_yield+0xdc>
   11c1e:	4915      	ldr	r1, [pc, #84]	; (11c74 <z_impl_k_yield+0x120>)
   11c20:	4810      	ldr	r0, [pc, #64]	; (11c64 <z_impl_k_yield+0x110>)
   11c22:	22c3      	movs	r2, #195	; 0xc3
   11c24:	f003 f93c 	bl	14ea0 <printk>
   11c28:	21c3      	movs	r1, #195	; 0xc3
   11c2a:	4812      	ldr	r0, [pc, #72]	; (11c74 <z_impl_k_yield+0x120>)
   11c2c:	f003 fa04 	bl	15038 <assert_post_action>
   11c30:	4638      	mov	r0, r7
		z_swap(&sched_spinlock, key);
	} else {
		z_swap_unlocked();
	}
}
   11c32:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   11c36:	f7fc bbbb 	b.w	e3b0 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
   11c3a:	428b      	cmp	r3, r1
   11c3c:	d001      	beq.n	11c42 <z_impl_k_yield+0xee>
   11c3e:	681b      	ldr	r3, [r3, #0]
   11c40:	e7d7      	b.n	11bf2 <z_impl_k_yield+0x9e>
	node->prev = tail;
   11c42:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
   11c46:	600c      	str	r4, [r1, #0]
	list->tail = node;
   11c48:	62ec      	str	r4, [r5, #44]	; 0x2c
}
   11c4a:	e7e1      	b.n	11c10 <z_impl_k_yield+0xbc>
   11c4c:	f04f 0320 	mov.w	r3, #32
   11c50:	f3ef 8011 	mrs	r0, BASEPRI
   11c54:	f383 8811 	msr	BASEPRI, r3
   11c58:	f3bf 8f6f 	isb	sy
   11c5c:	e7e9      	b.n	11c32 <z_impl_k_yield+0xde>
   11c5e:	bf00      	nop
   11c60:	00016f4c 	.word	0x00016f4c
   11c64:	00015e12 	.word	0x00015e12
   11c68:	20000c88 	.word	0x20000c88
   11c6c:	200001e0 	.word	0x200001e0
   11c70:	20000cc4 	.word	0x20000cc4
   11c74:	00015e4c 	.word	0x00015e4c
   11c78:	20000cb0 	.word	0x20000cb0

00011c7c <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
   11c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11c80:	4606      	mov	r6, r0
   11c82:	460f      	mov	r7, r1
   11c84:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
   11c88:	b153      	cbz	r3, 11ca0 <z_tick_sleep+0x24>
   11c8a:	4935      	ldr	r1, [pc, #212]	; (11d60 <z_tick_sleep+0xe4>)
   11c8c:	4835      	ldr	r0, [pc, #212]	; (11d64 <z_tick_sleep+0xe8>)
   11c8e:	f240 42d1 	movw	r2, #1233	; 0x4d1
   11c92:	f003 f905 	bl	14ea0 <printk>
   11c96:	f240 41d1 	movw	r1, #1233	; 0x4d1
   11c9a:	4831      	ldr	r0, [pc, #196]	; (11d60 <z_tick_sleep+0xe4>)
   11c9c:	f003 f9cc 	bl	15038 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
   11ca0:	ea56 0307 	orrs.w	r3, r6, r7
   11ca4:	d104      	bne.n	11cb0 <z_tick_sleep+0x34>
	z_impl_k_yield();
   11ca6:	f7ff ff55 	bl	11b54 <z_impl_k_yield>
		k_yield();
		return 0;
   11caa:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
   11cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
   11cb0:	f003 fd1c 	bl	156ec <sys_clock_tick_get_32>
   11cb4:	1984      	adds	r4, r0, r6
   11cb6:	f04f 0320 	mov.w	r3, #32
   11cba:	f3ef 8811 	mrs	r8, BASEPRI
   11cbe:	f383 8811 	msr	BASEPRI, r3
   11cc2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   11cc6:	4828      	ldr	r0, [pc, #160]	; (11d68 <z_tick_sleep+0xec>)
   11cc8:	f7fe ff78 	bl	10bbc <z_spin_lock_valid>
   11ccc:	b940      	cbnz	r0, 11ce0 <z_tick_sleep+0x64>
   11cce:	4927      	ldr	r1, [pc, #156]	; (11d6c <z_tick_sleep+0xf0>)
   11cd0:	4824      	ldr	r0, [pc, #144]	; (11d64 <z_tick_sleep+0xe8>)
   11cd2:	2281      	movs	r2, #129	; 0x81
   11cd4:	f003 f8e4 	bl	14ea0 <printk>
   11cd8:	2181      	movs	r1, #129	; 0x81
   11cda:	4824      	ldr	r0, [pc, #144]	; (11d6c <z_tick_sleep+0xf0>)
   11cdc:	f003 f9ac 	bl	15038 <assert_post_action>
	pending_current = _current;
   11ce0:	4d23      	ldr	r5, [pc, #140]	; (11d70 <z_tick_sleep+0xf4>)
	z_spin_lock_set_owner(l);
   11ce2:	4821      	ldr	r0, [pc, #132]	; (11d68 <z_tick_sleep+0xec>)
   11ce4:	f7fe ff86 	bl	10bf4 <z_spin_lock_set_owner>
   11ce8:	68a8      	ldr	r0, [r5, #8]
   11cea:	4b22      	ldr	r3, [pc, #136]	; (11d74 <z_tick_sleep+0xf8>)
   11cec:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
   11cee:	f7ff fb0d 	bl	1130c <unready_thread>
	z_add_thread_timeout(_current, timeout);
   11cf2:	68a8      	ldr	r0, [r5, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   11cf4:	4632      	mov	r2, r6
   11cf6:	463b      	mov	r3, r7
   11cf8:	3018      	adds	r0, #24
   11cfa:	491f      	ldr	r1, [pc, #124]	; (11d78 <z_tick_sleep+0xfc>)
   11cfc:	f000 f972 	bl	11fe4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
   11d00:	68aa      	ldr	r2, [r5, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11d02:	4819      	ldr	r0, [pc, #100]	; (11d68 <z_tick_sleep+0xec>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   11d04:	7b53      	ldrb	r3, [r2, #13]
   11d06:	f043 0310 	orr.w	r3, r3, #16
   11d0a:	7353      	strb	r3, [r2, #13]
   11d0c:	f7fe ff64 	bl	10bd8 <z_spin_unlock_valid>
   11d10:	b940      	cbnz	r0, 11d24 <z_tick_sleep+0xa8>
   11d12:	4916      	ldr	r1, [pc, #88]	; (11d6c <z_tick_sleep+0xf0>)
   11d14:	4813      	ldr	r0, [pc, #76]	; (11d64 <z_tick_sleep+0xe8>)
   11d16:	22c3      	movs	r2, #195	; 0xc3
   11d18:	f003 f8c2 	bl	14ea0 <printk>
   11d1c:	21c3      	movs	r1, #195	; 0xc3
   11d1e:	4813      	ldr	r0, [pc, #76]	; (11d6c <z_tick_sleep+0xf0>)
   11d20:	f003 f98a 	bl	15038 <assert_post_action>
   11d24:	4640      	mov	r0, r8
   11d26:	f7fc fb43 	bl	e3b0 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
   11d2a:	68ab      	ldr	r3, [r5, #8]
   11d2c:	7b5b      	ldrb	r3, [r3, #13]
   11d2e:	06db      	lsls	r3, r3, #27
   11d30:	d50a      	bpl.n	11d48 <z_tick_sleep+0xcc>
   11d32:	490b      	ldr	r1, [pc, #44]	; (11d60 <z_tick_sleep+0xe4>)
   11d34:	480b      	ldr	r0, [pc, #44]	; (11d64 <z_tick_sleep+0xe8>)
   11d36:	f240 42ef 	movw	r2, #1263	; 0x4ef
   11d3a:	f003 f8b1 	bl	14ea0 <printk>
   11d3e:	f240 41ef 	movw	r1, #1263	; 0x4ef
   11d42:	4807      	ldr	r0, [pc, #28]	; (11d60 <z_tick_sleep+0xe4>)
   11d44:	f003 f978 	bl	15038 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
   11d48:	f003 fcd0 	bl	156ec <sys_clock_tick_get_32>
   11d4c:	1a20      	subs	r0, r4, r0
   11d4e:	eb64 0104 	sbc.w	r1, r4, r4
   11d52:	2800      	cmp	r0, #0
   11d54:	f171 0300 	sbcs.w	r3, r1, #0
   11d58:	bfb8      	it	lt
   11d5a:	2000      	movlt	r0, #0
   11d5c:	e7a6      	b.n	11cac <z_tick_sleep+0x30>
   11d5e:	bf00      	nop
   11d60:	00016f4c 	.word	0x00016f4c
   11d64:	00015e12 	.word	0x00015e12
   11d68:	20000cc4 	.word	0x20000cc4
   11d6c:	00015e4c 	.word	0x00015e4c
   11d70:	20000c88 	.word	0x20000c88
   11d74:	20000cc0 	.word	0x20000cc0
   11d78:	0001191d 	.word	0x0001191d

00011d7c <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
   11d7c:	b538      	push	{r3, r4, r5, lr}
   11d7e:	4604      	mov	r4, r0
   11d80:	460d      	mov	r5, r1
   11d82:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
   11d86:	b153      	cbz	r3, 11d9e <z_impl_k_sleep+0x22>
   11d88:	4911      	ldr	r1, [pc, #68]	; (11dd0 <z_impl_k_sleep+0x54>)
   11d8a:	4812      	ldr	r0, [pc, #72]	; (11dd4 <z_impl_k_sleep+0x58>)
   11d8c:	f240 42fe 	movw	r2, #1278	; 0x4fe
   11d90:	f003 f886 	bl	14ea0 <printk>
   11d94:	f240 41fe 	movw	r1, #1278	; 0x4fe
   11d98:	480d      	ldr	r0, [pc, #52]	; (11dd0 <z_impl_k_sleep+0x54>)
   11d9a:	f003 f94d 	bl	15038 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   11d9e:	1c6b      	adds	r3, r5, #1
   11da0:	bf08      	it	eq
   11da2:	f1b4 3fff 	cmpeq.w	r4, #4294967295
   11da6:	d106      	bne.n	11db6 <z_impl_k_sleep+0x3a>
		k_thread_suspend(_current);
   11da8:	4b0b      	ldr	r3, [pc, #44]	; (11dd8 <z_impl_k_sleep+0x5c>)
   11daa:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
   11dac:	f7ff fb7e 	bl	114ac <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
   11db0:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
   11db4:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
   11db6:	4620      	mov	r0, r4
   11db8:	4629      	mov	r1, r5
   11dba:	f7ff ff5f 	bl	11c7c <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
   11dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   11dc2:	fb80 3403 	smull	r3, r4, r0, r3
   11dc6:	0bd8      	lsrs	r0, r3, #15
   11dc8:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
   11dcc:	e7f2      	b.n	11db4 <z_impl_k_sleep+0x38>
   11dce:	bf00      	nop
   11dd0:	00016f4c 	.word	0x00016f4c
   11dd4:	00015e12 	.word	0x00015e12
   11dd8:	20000c88 	.word	0x20000c88

00011ddc <z_impl_k_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
   11ddc:	4b01      	ldr	r3, [pc, #4]	; (11de4 <z_impl_k_current_get+0x8>)
   11dde:	6898      	ldr	r0, [r3, #8]
   11de0:	4770      	bx	lr
   11de2:	bf00      	nop
   11de4:	20000c88 	.word	0x20000c88

00011de8 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
   11de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11dec:	4604      	mov	r4, r0
   11dee:	f04f 0320 	mov.w	r3, #32
   11df2:	f3ef 8611 	mrs	r6, BASEPRI
   11df6:	f383 8811 	msr	BASEPRI, r3
   11dfa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   11dfe:	483e      	ldr	r0, [pc, #248]	; (11ef8 <z_thread_abort+0x110>)
   11e00:	f7fe fedc 	bl	10bbc <z_spin_lock_valid>
   11e04:	b940      	cbnz	r0, 11e18 <z_thread_abort+0x30>
   11e06:	493d      	ldr	r1, [pc, #244]	; (11efc <z_thread_abort+0x114>)
   11e08:	483d      	ldr	r0, [pc, #244]	; (11f00 <z_thread_abort+0x118>)
   11e0a:	2281      	movs	r2, #129	; 0x81
   11e0c:	f003 f848 	bl	14ea0 <printk>
   11e10:	2181      	movs	r1, #129	; 0x81
   11e12:	483a      	ldr	r0, [pc, #232]	; (11efc <z_thread_abort+0x114>)
   11e14:	f003 f910 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   11e18:	4837      	ldr	r0, [pc, #220]	; (11ef8 <z_thread_abort+0x110>)
   11e1a:	f7fe feeb 	bl	10bf4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
   11e1e:	7b63      	ldrb	r3, [r4, #13]
   11e20:	071a      	lsls	r2, r3, #28
   11e22:	d512      	bpl.n	11e4a <z_thread_abort+0x62>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11e24:	4834      	ldr	r0, [pc, #208]	; (11ef8 <z_thread_abort+0x110>)
   11e26:	f7fe fed7 	bl	10bd8 <z_spin_unlock_valid>
   11e2a:	b940      	cbnz	r0, 11e3e <z_thread_abort+0x56>
   11e2c:	4933      	ldr	r1, [pc, #204]	; (11efc <z_thread_abort+0x114>)
   11e2e:	4834      	ldr	r0, [pc, #208]	; (11f00 <z_thread_abort+0x118>)
   11e30:	22ac      	movs	r2, #172	; 0xac
   11e32:	f003 f835 	bl	14ea0 <printk>
   11e36:	21ac      	movs	r1, #172	; 0xac
   11e38:	4830      	ldr	r0, [pc, #192]	; (11efc <z_thread_abort+0x114>)
   11e3a:	f003 f8fd 	bl	15038 <assert_post_action>
	__asm__ volatile(
   11e3e:	f386 8811 	msr	BASEPRI, r6
   11e42:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
   11e46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
   11e4a:	f023 0220 	bic.w	r2, r3, #32
   11e4e:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
   11e52:	09d2      	lsrs	r2, r2, #7
   11e54:	d138      	bne.n	11ec8 <z_thread_abort+0xe0>
		thread->base.thread_state &= ~_THREAD_ABORTING;
   11e56:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
   11e58:	68a3      	ldr	r3, [r4, #8]
   11e5a:	b113      	cbz	r3, 11e62 <z_thread_abort+0x7a>
			unpend_thread_no_timeout(thread);
   11e5c:	4620      	mov	r0, r4
   11e5e:	f7ff fa07 	bl	11270 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
   11e62:	f104 0018 	add.w	r0, r4, #24
   11e66:	f000 f977 	bl	12158 <z_abort_timeout>
   11e6a:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
   11e6e:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
   11e72:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
   11e74:	42bd      	cmp	r5, r7
   11e76:	d000      	beq.n	11e7a <z_thread_abort+0x92>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   11e78:	bb85      	cbnz	r5, 11edc <z_thread_abort+0xf4>
		update_cache(1);
   11e7a:	2001      	movs	r0, #1
   11e7c:	f7ff fa16 	bl	112ac <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
   11e80:	4b20      	ldr	r3, [pc, #128]	; (11f04 <z_thread_abort+0x11c>)
   11e82:	689b      	ldr	r3, [r3, #8]
   11e84:	42a3      	cmp	r3, r4
   11e86:	d1cd      	bne.n	11e24 <z_thread_abort+0x3c>
   11e88:	f3ef 8305 	mrs	r3, IPSR
   11e8c:	2b00      	cmp	r3, #0
   11e8e:	d1c9      	bne.n	11e24 <z_thread_abort+0x3c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   11e90:	4819      	ldr	r0, [pc, #100]	; (11ef8 <z_thread_abort+0x110>)
   11e92:	f7fe fea1 	bl	10bd8 <z_spin_unlock_valid>
   11e96:	b940      	cbnz	r0, 11eaa <z_thread_abort+0xc2>
   11e98:	4918      	ldr	r1, [pc, #96]	; (11efc <z_thread_abort+0x114>)
   11e9a:	4819      	ldr	r0, [pc, #100]	; (11f00 <z_thread_abort+0x118>)
   11e9c:	22c3      	movs	r2, #195	; 0xc3
   11e9e:	f002 ffff 	bl	14ea0 <printk>
   11ea2:	21c3      	movs	r1, #195	; 0xc3
   11ea4:	4815      	ldr	r0, [pc, #84]	; (11efc <z_thread_abort+0x114>)
   11ea6:	f003 f8c7 	bl	15038 <assert_post_action>
   11eaa:	4630      	mov	r0, r6
   11eac:	f7fc fa80 	bl	e3b0 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
   11eb0:	f240 6211 	movw	r2, #1553	; 0x611
   11eb4:	4914      	ldr	r1, [pc, #80]	; (11f08 <z_thread_abort+0x120>)
   11eb6:	4812      	ldr	r0, [pc, #72]	; (11f00 <z_thread_abort+0x118>)
   11eb8:	f002 fff2 	bl	14ea0 <printk>
   11ebc:	f240 6111 	movw	r1, #1553	; 0x611
   11ec0:	4811      	ldr	r0, [pc, #68]	; (11f08 <z_thread_abort+0x120>)
   11ec2:	f003 f8b9 	bl	15038 <assert_post_action>
   11ec6:	e7ad      	b.n	11e24 <z_thread_abort+0x3c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   11ec8:	f003 035f 	and.w	r3, r3, #95	; 0x5f
   11ecc:	f043 0308 	orr.w	r3, r3, #8
		_priq_run_remove(pq, thread);
   11ed0:	4621      	mov	r1, r4
   11ed2:	480e      	ldr	r0, [pc, #56]	; (11f0c <z_thread_abort+0x124>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   11ed4:	7363      	strb	r3, [r4, #13]
		_priq_run_remove(pq, thread);
   11ed6:	f7ff f9ad 	bl	11234 <z_priq_dumb_remove>
}
   11eda:	e7bd      	b.n	11e58 <z_thread_abort+0x70>
		unpend_thread_no_timeout(thread);
   11edc:	4628      	mov	r0, r5
   11ede:	f7ff f9c7 	bl	11270 <unpend_thread_no_timeout>
   11ee2:	f105 0018 	add.w	r0, r5, #24
   11ee6:	f000 f937 	bl	12158 <z_abort_timeout>
		ready_thread(thread);
   11eea:	4628      	mov	r0, r5
   11eec:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
   11ef0:	f7ff fc4c 	bl	1178c <ready_thread>
   11ef4:	e7bd      	b.n	11e72 <z_thread_abort+0x8a>
   11ef6:	bf00      	nop
   11ef8:	20000cc4 	.word	0x20000cc4
   11efc:	00015e4c 	.word	0x00015e4c
   11f00:	00015e12 	.word	0x00015e12
   11f04:	20000c88 	.word	0x20000c88
   11f08:	00016f4c 	.word	0x00016f4c
   11f0c:	20000cb0 	.word	0x20000cb0

00011f10 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
   11f10:	b508      	push	{r3, lr}
	(void)memcpy(&__data_ram_start, &__data_rom_start,
		 __data_ram_end - __data_ram_start);
   11f12:	4806      	ldr	r0, [pc, #24]	; (11f2c <z_data_copy+0x1c>)
	(void)memcpy(&__data_ram_start, &__data_rom_start,
   11f14:	4a06      	ldr	r2, [pc, #24]	; (11f30 <z_data_copy+0x20>)
   11f16:	4907      	ldr	r1, [pc, #28]	; (11f34 <z_data_copy+0x24>)
   11f18:	1a12      	subs	r2, r2, r0
   11f1a:	f003 f9fd 	bl	15318 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
   11f1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&_ramfunc_ram_start, &_ramfunc_rom_start,
   11f22:	4a05      	ldr	r2, [pc, #20]	; (11f38 <z_data_copy+0x28>)
   11f24:	4905      	ldr	r1, [pc, #20]	; (11f3c <z_data_copy+0x2c>)
   11f26:	4806      	ldr	r0, [pc, #24]	; (11f40 <z_data_copy+0x30>)
   11f28:	f003 b9f6 	b.w	15318 <memcpy>
   11f2c:	20000000 	.word	0x20000000
   11f30:	200001e0 	.word	0x200001e0
   11f34:	00016fd0 	.word	0x00016fd0
   11f38:	00000000 	.word	0x00000000
   11f3c:	00016fd0 	.word	0x00016fd0
   11f40:	20000000 	.word	0x20000000

00011f44 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
   11f44:	4b03      	ldr	r3, [pc, #12]	; (11f54 <elapsed+0x10>)
   11f46:	681b      	ldr	r3, [r3, #0]
   11f48:	b90b      	cbnz	r3, 11f4e <elapsed+0xa>
   11f4a:	f7fb be7f 	b.w	dc4c <sys_clock_elapsed>
}
   11f4e:	2000      	movs	r0, #0
   11f50:	4770      	bx	lr
   11f52:	bf00      	nop
   11f54:	20000cd0 	.word	0x20000cd0

00011f58 <remove_timeout>:
{
   11f58:	b530      	push	{r4, r5, lr}
   11f5a:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   11f5c:	b168      	cbz	r0, 11f7a <remove_timeout+0x22>
   11f5e:	4a0a      	ldr	r2, [pc, #40]	; (11f88 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
   11f60:	6852      	ldr	r2, [r2, #4]
   11f62:	4290      	cmp	r0, r2
   11f64:	d009      	beq.n	11f7a <remove_timeout+0x22>
	if (next(t) != NULL) {
   11f66:	b143      	cbz	r3, 11f7a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
   11f68:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
   11f6c:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
   11f70:	1912      	adds	r2, r2, r4
   11f72:	eb45 0101 	adc.w	r1, r5, r1
   11f76:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
   11f7a:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
   11f7c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   11f7e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   11f80:	2300      	movs	r3, #0
	node->prev = NULL;
   11f82:	e9c0 3300 	strd	r3, r3, [r0]
}
   11f86:	bd30      	pop	{r4, r5, pc}
   11f88:	20000088 	.word	0x20000088

00011f8c <next_timeout>:

static int32_t next_timeout(void)
{
   11f8c:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
   11f8e:	4b13      	ldr	r3, [pc, #76]	; (11fdc <next_timeout+0x50>)
   11f90:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   11f92:	429c      	cmp	r4, r3
   11f94:	bf08      	it	eq
   11f96:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
   11f98:	f7ff ffd4 	bl	11f44 <elapsed>
   11f9c:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
   11f9e:	b1bc      	cbz	r4, 11fd0 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
   11fa0:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
   11fa4:	1b40      	subs	r0, r0, r5
   11fa6:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
   11faa:	2801      	cmp	r0, #1
   11fac:	f171 0300 	sbcs.w	r3, r1, #0
   11fb0:	db11      	blt.n	11fd6 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
   11fb2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   11fb6:	2300      	movs	r3, #0
   11fb8:	4282      	cmp	r2, r0
   11fba:	eb73 0401 	sbcs.w	r4, r3, r1
   11fbe:	da00      	bge.n	11fc2 <next_timeout+0x36>
   11fc0:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
   11fc2:	4b07      	ldr	r3, [pc, #28]	; (11fe0 <next_timeout+0x54>)
   11fc4:	691b      	ldr	r3, [r3, #16]
   11fc6:	b113      	cbz	r3, 11fce <next_timeout+0x42>
   11fc8:	4298      	cmp	r0, r3
   11fca:	bfa8      	it	ge
   11fcc:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
   11fce:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
   11fd0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
   11fd4:	e7f5      	b.n	11fc2 <next_timeout+0x36>
   11fd6:	2000      	movs	r0, #0
   11fd8:	e7f3      	b.n	11fc2 <next_timeout+0x36>
   11fda:	bf00      	nop
   11fdc:	20000088 	.word	0x20000088
   11fe0:	20000c88 	.word	0x20000c88

00011fe4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
   11fe4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11fe8:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   11fea:	1c6b      	adds	r3, r5, #1
   11fec:	bf08      	it	eq
   11fee:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
   11ff2:	4682      	mov	sl, r0
   11ff4:	468b      	mov	fp, r1
   11ff6:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   11ff8:	f000 809c 	beq.w	12134 <z_add_timeout+0x150>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
   11ffc:	6803      	ldr	r3, [r0, #0]
   11ffe:	b143      	cbz	r3, 12012 <z_add_timeout+0x2e>
   12000:	494e      	ldr	r1, [pc, #312]	; (1213c <z_add_timeout+0x158>)
   12002:	484f      	ldr	r0, [pc, #316]	; (12140 <z_add_timeout+0x15c>)
   12004:	225d      	movs	r2, #93	; 0x5d
   12006:	f002 ff4b 	bl	14ea0 <printk>
   1200a:	215d      	movs	r1, #93	; 0x5d
   1200c:	484b      	ldr	r0, [pc, #300]	; (1213c <z_add_timeout+0x158>)
   1200e:	f003 f813 	bl	15038 <assert_post_action>
	to->fn = fn;
   12012:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
   12016:	f04f 0320 	mov.w	r3, #32
   1201a:	f3ef 8b11 	mrs	fp, BASEPRI
   1201e:	f383 8811 	msr	BASEPRI, r3
   12022:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   12026:	4847      	ldr	r0, [pc, #284]	; (12144 <z_add_timeout+0x160>)
   12028:	f7fe fdc8 	bl	10bbc <z_spin_lock_valid>
   1202c:	b940      	cbnz	r0, 12040 <z_add_timeout+0x5c>
   1202e:	4946      	ldr	r1, [pc, #280]	; (12148 <z_add_timeout+0x164>)
   12030:	4843      	ldr	r0, [pc, #268]	; (12140 <z_add_timeout+0x15c>)
   12032:	2281      	movs	r2, #129	; 0x81
   12034:	f002 ff34 	bl	14ea0 <printk>
   12038:	2181      	movs	r1, #129	; 0x81
   1203a:	4843      	ldr	r0, [pc, #268]	; (12148 <z_add_timeout+0x164>)
   1203c:	f002 fffc 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   12040:	4840      	ldr	r0, [pc, #256]	; (12144 <z_add_timeout+0x160>)
   12042:	f7fe fdd7 	bl	10bf4 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
   12046:	f06f 0301 	mvn.w	r3, #1
   1204a:	f04f 32ff 	mov.w	r2, #4294967295
   1204e:	ebb3 0804 	subs.w	r8, r3, r4
   12052:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
   12056:	f1b8 0f00 	cmp.w	r8, #0
   1205a:	f179 0100 	sbcs.w	r1, r9, #0
   1205e:	db1c      	blt.n	1209a <z_add_timeout+0xb6>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
   12060:	483a      	ldr	r0, [pc, #232]	; (1214c <z_add_timeout+0x168>)
   12062:	e9d0 1000 	ldrd	r1, r0, [r0]
   12066:	1a5b      	subs	r3, r3, r1
   12068:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
   1206c:	1b1e      	subs	r6, r3, r4
   1206e:	eb62 0705 	sbc.w	r7, r2, r5
   12072:	2e01      	cmp	r6, #1
   12074:	f177 0300 	sbcs.w	r3, r7, #0
   12078:	bfbc      	itt	lt
   1207a:	2601      	movlt	r6, #1
   1207c:	2700      	movlt	r7, #0
   1207e:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
   12082:	4a33      	ldr	r2, [pc, #204]	; (12150 <z_add_timeout+0x16c>)
   12084:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   12088:	4293      	cmp	r3, r2
   1208a:	d11d      	bne.n	120c8 <z_add_timeout+0xe4>
	node->prev = tail;
   1208c:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
   12090:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
   12094:	f8c2 a004 	str.w	sl, [r2, #4]
}
   12098:	e02c      	b.n	120f4 <z_add_timeout+0x110>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
   1209a:	f7ff ff53 	bl	11f44 <elapsed>
   1209e:	1c63      	adds	r3, r4, #1
   120a0:	9300      	str	r3, [sp, #0]
   120a2:	f145 0300 	adc.w	r3, r5, #0
   120a6:	9301      	str	r3, [sp, #4]
   120a8:	e9dd 2300 	ldrd	r2, r3, [sp]
   120ac:	1812      	adds	r2, r2, r0
   120ae:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
   120b2:	e9ca 2304 	strd	r2, r3, [sl, #16]
   120b6:	e7e4      	b.n	12082 <z_add_timeout+0x9e>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
   120b8:	1be0      	subs	r0, r4, r7
   120ba:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
   120be:	42b3      	cmp	r3, r6
   120c0:	e9ca 0104 	strd	r0, r1, [sl, #16]
   120c4:	d0e2      	beq.n	1208c <z_add_timeout+0xa8>
   120c6:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
   120c8:	2b00      	cmp	r3, #0
   120ca:	d0df      	beq.n	1208c <z_add_timeout+0xa8>
			if (t->dticks > to->dticks) {
   120cc:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
   120d0:	e9da 4504 	ldrd	r4, r5, [sl, #16]
   120d4:	42bc      	cmp	r4, r7
   120d6:	eb75 0108 	sbcs.w	r1, r5, r8
   120da:	daed      	bge.n	120b8 <z_add_timeout+0xd4>
				t->dticks -= to->dticks;
   120dc:	1b38      	subs	r0, r7, r4
   120de:	eb68 0105 	sbc.w	r1, r8, r5
   120e2:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
   120e6:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
   120e8:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
   120ec:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
   120f0:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
   120f4:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   120f6:	4293      	cmp	r3, r2
   120f8:	d00b      	beq.n	12112 <z_add_timeout+0x12e>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
   120fa:	459a      	cmp	sl, r3
   120fc:	d109      	bne.n	12112 <z_add_timeout+0x12e>
			 * last announcement, and slice_ticks is based
			 * on that. It means the that time remaining for
			 * the next announcement can be lesser than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   120fe:	f7ff ff45 	bl	11f8c <next_timeout>

			if (next_time == 0 ||
   12102:	b118      	cbz	r0, 1210c <z_add_timeout+0x128>
			    _current_cpu->slice_ticks != next_time) {
   12104:	4b13      	ldr	r3, [pc, #76]	; (12154 <z_add_timeout+0x170>)
			if (next_time == 0 ||
   12106:	691b      	ldr	r3, [r3, #16]
   12108:	4283      	cmp	r3, r0
   1210a:	d002      	beq.n	12112 <z_add_timeout+0x12e>
				sys_clock_set_timeout(next_time, false);
   1210c:	2100      	movs	r1, #0
   1210e:	f7fb fd6b 	bl	dbe8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   12112:	480c      	ldr	r0, [pc, #48]	; (12144 <z_add_timeout+0x160>)
   12114:	f7fe fd60 	bl	10bd8 <z_spin_unlock_valid>
   12118:	b940      	cbnz	r0, 1212c <z_add_timeout+0x148>
   1211a:	490b      	ldr	r1, [pc, #44]	; (12148 <z_add_timeout+0x164>)
   1211c:	4808      	ldr	r0, [pc, #32]	; (12140 <z_add_timeout+0x15c>)
   1211e:	22ac      	movs	r2, #172	; 0xac
   12120:	f002 febe 	bl	14ea0 <printk>
   12124:	21ac      	movs	r1, #172	; 0xac
   12126:	4808      	ldr	r0, [pc, #32]	; (12148 <z_add_timeout+0x164>)
   12128:	f002 ff86 	bl	15038 <assert_post_action>
	__asm__ volatile(
   1212c:	f38b 8811 	msr	BASEPRI, fp
   12130:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   12134:	b003      	add	sp, #12
   12136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1213a:	bf00      	nop
   1213c:	00016f6e 	.word	0x00016f6e
   12140:	00015e12 	.word	0x00015e12
   12144:	20000cd4 	.word	0x20000cd4
   12148:	00015e4c 	.word	0x00015e4c
   1214c:	200002e0 	.word	0x200002e0
   12150:	20000088 	.word	0x20000088
   12154:	20000c88 	.word	0x20000c88

00012158 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
   12158:	b538      	push	{r3, r4, r5, lr}
   1215a:	4604      	mov	r4, r0
	__asm__ volatile(
   1215c:	f04f 0320 	mov.w	r3, #32
   12160:	f3ef 8511 	mrs	r5, BASEPRI
   12164:	f383 8811 	msr	BASEPRI, r3
   12168:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1216c:	4815      	ldr	r0, [pc, #84]	; (121c4 <z_abort_timeout+0x6c>)
   1216e:	f7fe fd25 	bl	10bbc <z_spin_lock_valid>
   12172:	b940      	cbnz	r0, 12186 <z_abort_timeout+0x2e>
   12174:	4914      	ldr	r1, [pc, #80]	; (121c8 <z_abort_timeout+0x70>)
   12176:	4815      	ldr	r0, [pc, #84]	; (121cc <z_abort_timeout+0x74>)
   12178:	2281      	movs	r2, #129	; 0x81
   1217a:	f002 fe91 	bl	14ea0 <printk>
   1217e:	2181      	movs	r1, #129	; 0x81
   12180:	4811      	ldr	r0, [pc, #68]	; (121c8 <z_abort_timeout+0x70>)
   12182:	f002 ff59 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   12186:	480f      	ldr	r0, [pc, #60]	; (121c4 <z_abort_timeout+0x6c>)
   12188:	f7fe fd34 	bl	10bf4 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
   1218c:	6823      	ldr	r3, [r4, #0]
   1218e:	b1b3      	cbz	r3, 121be <z_abort_timeout+0x66>
			remove_timeout(to);
   12190:	4620      	mov	r0, r4
   12192:	f7ff fee1 	bl	11f58 <remove_timeout>
			ret = 0;
   12196:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   12198:	480a      	ldr	r0, [pc, #40]	; (121c4 <z_abort_timeout+0x6c>)
   1219a:	f7fe fd1d 	bl	10bd8 <z_spin_unlock_valid>
   1219e:	b940      	cbnz	r0, 121b2 <z_abort_timeout+0x5a>
   121a0:	4909      	ldr	r1, [pc, #36]	; (121c8 <z_abort_timeout+0x70>)
   121a2:	480a      	ldr	r0, [pc, #40]	; (121cc <z_abort_timeout+0x74>)
   121a4:	22ac      	movs	r2, #172	; 0xac
   121a6:	f002 fe7b 	bl	14ea0 <printk>
   121aa:	21ac      	movs	r1, #172	; 0xac
   121ac:	4806      	ldr	r0, [pc, #24]	; (121c8 <z_abort_timeout+0x70>)
   121ae:	f002 ff43 	bl	15038 <assert_post_action>
	__asm__ volatile(
   121b2:	f385 8811 	msr	BASEPRI, r5
   121b6:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
   121ba:	4620      	mov	r0, r4
   121bc:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
   121be:	f06f 0415 	mvn.w	r4, #21
   121c2:	e7e9      	b.n	12198 <z_abort_timeout+0x40>
   121c4:	20000cd4 	.word	0x20000cd4
   121c8:	00015e4c 	.word	0x00015e4c
   121cc:	00015e12 	.word	0x00015e12

000121d0 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
   121d0:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   121d2:	f04f 0320 	mov.w	r3, #32
   121d6:	f3ef 8511 	mrs	r5, BASEPRI
   121da:	f383 8811 	msr	BASEPRI, r3
   121de:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   121e2:	4813      	ldr	r0, [pc, #76]	; (12230 <z_get_next_timeout_expiry+0x60>)
   121e4:	f7fe fcea 	bl	10bbc <z_spin_lock_valid>
   121e8:	b940      	cbnz	r0, 121fc <z_get_next_timeout_expiry+0x2c>
   121ea:	4912      	ldr	r1, [pc, #72]	; (12234 <z_get_next_timeout_expiry+0x64>)
   121ec:	4812      	ldr	r0, [pc, #72]	; (12238 <z_get_next_timeout_expiry+0x68>)
   121ee:	2281      	movs	r2, #129	; 0x81
   121f0:	f002 fe56 	bl	14ea0 <printk>
   121f4:	2181      	movs	r1, #129	; 0x81
   121f6:	480f      	ldr	r0, [pc, #60]	; (12234 <z_get_next_timeout_expiry+0x64>)
   121f8:	f002 ff1e 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   121fc:	480c      	ldr	r0, [pc, #48]	; (12230 <z_get_next_timeout_expiry+0x60>)
   121fe:	f7fe fcf9 	bl	10bf4 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
   12202:	f7ff fec3 	bl	11f8c <next_timeout>
   12206:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   12208:	4809      	ldr	r0, [pc, #36]	; (12230 <z_get_next_timeout_expiry+0x60>)
   1220a:	f7fe fce5 	bl	10bd8 <z_spin_unlock_valid>
   1220e:	b940      	cbnz	r0, 12222 <z_get_next_timeout_expiry+0x52>
   12210:	4908      	ldr	r1, [pc, #32]	; (12234 <z_get_next_timeout_expiry+0x64>)
   12212:	4809      	ldr	r0, [pc, #36]	; (12238 <z_get_next_timeout_expiry+0x68>)
   12214:	22ac      	movs	r2, #172	; 0xac
   12216:	f002 fe43 	bl	14ea0 <printk>
   1221a:	21ac      	movs	r1, #172	; 0xac
   1221c:	4805      	ldr	r0, [pc, #20]	; (12234 <z_get_next_timeout_expiry+0x64>)
   1221e:	f002 ff0b 	bl	15038 <assert_post_action>
	__asm__ volatile(
   12222:	f385 8811 	msr	BASEPRI, r5
   12226:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
   1222a:	4620      	mov	r0, r4
   1222c:	bd38      	pop	{r3, r4, r5, pc}
   1222e:	bf00      	nop
   12230:	20000cd4 	.word	0x20000cd4
   12234:	00015e4c 	.word	0x00015e4c
   12238:	00015e12 	.word	0x00015e12

0001223c <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
   1223c:	b570      	push	{r4, r5, r6, lr}
   1223e:	4604      	mov	r4, r0
   12240:	460d      	mov	r5, r1
	__asm__ volatile(
   12242:	f04f 0320 	mov.w	r3, #32
   12246:	f3ef 8611 	mrs	r6, BASEPRI
   1224a:	f383 8811 	msr	BASEPRI, r3
   1224e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   12252:	4816      	ldr	r0, [pc, #88]	; (122ac <z_set_timeout_expiry+0x70>)
   12254:	f7fe fcb2 	bl	10bbc <z_spin_lock_valid>
   12258:	b940      	cbnz	r0, 1226c <z_set_timeout_expiry+0x30>
   1225a:	4915      	ldr	r1, [pc, #84]	; (122b0 <z_set_timeout_expiry+0x74>)
   1225c:	4815      	ldr	r0, [pc, #84]	; (122b4 <z_set_timeout_expiry+0x78>)
   1225e:	2281      	movs	r2, #129	; 0x81
   12260:	f002 fe1e 	bl	14ea0 <printk>
   12264:	2181      	movs	r1, #129	; 0x81
   12266:	4812      	ldr	r0, [pc, #72]	; (122b0 <z_set_timeout_expiry+0x74>)
   12268:	f002 fee6 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   1226c:	480f      	ldr	r0, [pc, #60]	; (122ac <z_set_timeout_expiry+0x70>)
   1226e:	f7fe fcc1 	bl	10bf4 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
   12272:	f7ff fe8b 	bl	11f8c <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
   12276:	2801      	cmp	r0, #1
   12278:	dd05      	ble.n	12286 <z_set_timeout_expiry+0x4a>
   1227a:	42a0      	cmp	r0, r4
   1227c:	db03      	blt.n	12286 <z_set_timeout_expiry+0x4a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   1227e:	4629      	mov	r1, r5
   12280:	4620      	mov	r0, r4
   12282:	f7fb fcb1 	bl	dbe8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   12286:	4809      	ldr	r0, [pc, #36]	; (122ac <z_set_timeout_expiry+0x70>)
   12288:	f7fe fca6 	bl	10bd8 <z_spin_unlock_valid>
   1228c:	b940      	cbnz	r0, 122a0 <z_set_timeout_expiry+0x64>
   1228e:	4908      	ldr	r1, [pc, #32]	; (122b0 <z_set_timeout_expiry+0x74>)
   12290:	4808      	ldr	r0, [pc, #32]	; (122b4 <z_set_timeout_expiry+0x78>)
   12292:	22ac      	movs	r2, #172	; 0xac
   12294:	f002 fe04 	bl	14ea0 <printk>
   12298:	21ac      	movs	r1, #172	; 0xac
   1229a:	4805      	ldr	r0, [pc, #20]	; (122b0 <z_set_timeout_expiry+0x74>)
   1229c:	f002 fecc 	bl	15038 <assert_post_action>
	__asm__ volatile(
   122a0:	f386 8811 	msr	BASEPRI, r6
   122a4:	f3bf 8f6f 	isb	sy
		}
	}
}
   122a8:	bd70      	pop	{r4, r5, r6, pc}
   122aa:	bf00      	nop
   122ac:	20000cd4 	.word	0x20000cd4
   122b0:	00015e4c 	.word	0x00015e4c
   122b4:	00015e12 	.word	0x00015e12

000122b8 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
   122b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   122bc:	b085      	sub	sp, #20
   122be:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   122c0:	f7ff f9fe 	bl	116c0 <z_time_slice>
	__asm__ volatile(
   122c4:	f04f 0320 	mov.w	r3, #32
   122c8:	f3ef 8911 	mrs	r9, BASEPRI
   122cc:	f383 8811 	msr	BASEPRI, r3
   122d0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   122d4:	484c      	ldr	r0, [pc, #304]	; (12408 <sys_clock_announce+0x150>)
   122d6:	f7fe fc71 	bl	10bbc <z_spin_lock_valid>
   122da:	b940      	cbnz	r0, 122ee <sys_clock_announce+0x36>
   122dc:	494b      	ldr	r1, [pc, #300]	; (1240c <sys_clock_announce+0x154>)
   122de:	484c      	ldr	r0, [pc, #304]	; (12410 <sys_clock_announce+0x158>)
   122e0:	2281      	movs	r2, #129	; 0x81
   122e2:	f002 fddd 	bl	14ea0 <printk>
   122e6:	2181      	movs	r1, #129	; 0x81
   122e8:	4848      	ldr	r0, [pc, #288]	; (1240c <sys_clock_announce+0x154>)
   122ea:	f002 fea5 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   122ee:	4f49      	ldr	r7, [pc, #292]	; (12414 <sys_clock_announce+0x15c>)
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
   122f0:	4e49      	ldr	r6, [pc, #292]	; (12418 <sys_clock_announce+0x160>)
   122f2:	46bb      	mov	fp, r7
   122f4:	4844      	ldr	r0, [pc, #272]	; (12408 <sys_clock_announce+0x150>)
	return list->head == list;
   122f6:	f8df a124 	ldr.w	sl, [pc, #292]	; 1241c <sys_clock_announce+0x164>
   122fa:	f7fe fc7b 	bl	10bf4 <z_spin_lock_set_owner>
   122fe:	6034      	str	r4, [r6, #0]
   12300:	f8d6 c000 	ldr.w	ip, [r6]
   12304:	f8da 8000 	ldr.w	r8, [sl]
   12308:	4662      	mov	r2, ip
   1230a:	e9d7 3400 	ldrd	r3, r4, [r7]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1230e:	45d0      	cmp	r8, sl
   12310:	e9cd 3402 	strd	r3, r4, [sp, #8]
   12314:	ea4f 73e2 	mov.w	r3, r2, asr #31
   12318:	e9cd 2300 	strd	r2, r3, [sp]
   1231c:	d011      	beq.n	12342 <sys_clock_announce+0x8a>

	while (first() != NULL && first()->dticks <= announce_remaining) {
   1231e:	f1b8 0f00 	cmp.w	r8, #0
   12322:	d00e      	beq.n	12342 <sys_clock_announce+0x8a>
   12324:	e9d8 1204 	ldrd	r1, r2, [r8, #16]
   12328:	e9dd 3400 	ldrd	r3, r4, [sp]
   1232c:	428b      	cmp	r3, r1
   1232e:	eb74 0302 	sbcs.w	r3, r4, r2
   12332:	da2a      	bge.n	1238a <sys_clock_announce+0xd2>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
   12334:	9b00      	ldr	r3, [sp, #0]
   12336:	1ac8      	subs	r0, r1, r3
   12338:	9b01      	ldr	r3, [sp, #4]
   1233a:	eb62 0103 	sbc.w	r1, r2, r3
   1233e:	e9c8 0104 	strd	r0, r1, [r8, #16]
	}

	curr_tick += announce_remaining;
	announce_remaining = 0;
   12342:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
   12344:	9b00      	ldr	r3, [sp, #0]
   12346:	9a02      	ldr	r2, [sp, #8]
   12348:	9903      	ldr	r1, [sp, #12]
   1234a:	189a      	adds	r2, r3, r2
   1234c:	9b01      	ldr	r3, [sp, #4]
	announce_remaining = 0;
   1234e:	6034      	str	r4, [r6, #0]
	curr_tick += announce_remaining;
   12350:	eb41 0303 	adc.w	r3, r1, r3
   12354:	e9cb 2300 	strd	r2, r3, [fp]

	sys_clock_set_timeout(next_timeout(), false);
   12358:	f7ff fe18 	bl	11f8c <next_timeout>
   1235c:	4621      	mov	r1, r4
   1235e:	f7fb fc43 	bl	dbe8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   12362:	4829      	ldr	r0, [pc, #164]	; (12408 <sys_clock_announce+0x150>)
   12364:	f7fe fc38 	bl	10bd8 <z_spin_unlock_valid>
   12368:	b940      	cbnz	r0, 1237c <sys_clock_announce+0xc4>
   1236a:	4928      	ldr	r1, [pc, #160]	; (1240c <sys_clock_announce+0x154>)
   1236c:	4828      	ldr	r0, [pc, #160]	; (12410 <sys_clock_announce+0x158>)
   1236e:	22ac      	movs	r2, #172	; 0xac
   12370:	f002 fd96 	bl	14ea0 <printk>
   12374:	21ac      	movs	r1, #172	; 0xac
   12376:	4825      	ldr	r0, [pc, #148]	; (1240c <sys_clock_announce+0x154>)
   12378:	f002 fe5e 	bl	15038 <assert_post_action>
	__asm__ volatile(
   1237c:	f389 8811 	msr	BASEPRI, r9
   12380:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   12384:	b005      	add	sp, #20
   12386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		t->dticks = 0;
   1238a:	2200      	movs	r2, #0
		curr_tick += dt;
   1238c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
		t->dticks = 0;
   12390:	2300      	movs	r3, #0
		curr_tick += dt;
   12392:	1864      	adds	r4, r4, r1
		announce_remaining -= dt;
   12394:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
   12398:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
		announce_remaining -= dt;
   1239c:	6030      	str	r0, [r6, #0]
		t->dticks = 0;
   1239e:	e9c8 2304 	strd	r2, r3, [r8, #16]
		remove_timeout(t);
   123a2:	4640      	mov	r0, r8
		curr_tick += dt;
   123a4:	e9c7 4500 	strd	r4, r5, [r7]
		remove_timeout(t);
   123a8:	f7ff fdd6 	bl	11f58 <remove_timeout>
   123ac:	4816      	ldr	r0, [pc, #88]	; (12408 <sys_clock_announce+0x150>)
   123ae:	f7fe fc13 	bl	10bd8 <z_spin_unlock_valid>
   123b2:	b940      	cbnz	r0, 123c6 <sys_clock_announce+0x10e>
   123b4:	4915      	ldr	r1, [pc, #84]	; (1240c <sys_clock_announce+0x154>)
   123b6:	4816      	ldr	r0, [pc, #88]	; (12410 <sys_clock_announce+0x158>)
   123b8:	22ac      	movs	r2, #172	; 0xac
   123ba:	f002 fd71 	bl	14ea0 <printk>
   123be:	21ac      	movs	r1, #172	; 0xac
   123c0:	4812      	ldr	r0, [pc, #72]	; (1240c <sys_clock_announce+0x154>)
   123c2:	f002 fe39 	bl	15038 <assert_post_action>
   123c6:	f389 8811 	msr	BASEPRI, r9
   123ca:	f3bf 8f6f 	isb	sy
		t->fn(t);
   123ce:	4640      	mov	r0, r8
   123d0:	f8d8 3008 	ldr.w	r3, [r8, #8]
   123d4:	4798      	blx	r3
	__asm__ volatile(
   123d6:	f04f 0320 	mov.w	r3, #32
   123da:	f3ef 8911 	mrs	r9, BASEPRI
   123de:	f383 8811 	msr	BASEPRI, r3
   123e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   123e6:	4808      	ldr	r0, [pc, #32]	; (12408 <sys_clock_announce+0x150>)
   123e8:	f7fe fbe8 	bl	10bbc <z_spin_lock_valid>
   123ec:	b940      	cbnz	r0, 12400 <sys_clock_announce+0x148>
   123ee:	4907      	ldr	r1, [pc, #28]	; (1240c <sys_clock_announce+0x154>)
   123f0:	4807      	ldr	r0, [pc, #28]	; (12410 <sys_clock_announce+0x158>)
   123f2:	2281      	movs	r2, #129	; 0x81
   123f4:	f002 fd54 	bl	14ea0 <printk>
   123f8:	2181      	movs	r1, #129	; 0x81
   123fa:	4804      	ldr	r0, [pc, #16]	; (1240c <sys_clock_announce+0x154>)
   123fc:	f002 fe1c 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   12400:	4801      	ldr	r0, [pc, #4]	; (12408 <sys_clock_announce+0x150>)
   12402:	f7fe fbf7 	bl	10bf4 <z_spin_lock_set_owner>
	return k;
   12406:	e77b      	b.n	12300 <sys_clock_announce+0x48>
   12408:	20000cd4 	.word	0x20000cd4
   1240c:	00015e4c 	.word	0x00015e4c
   12410:	00015e12 	.word	0x00015e12
   12414:	200002e0 	.word	0x200002e0
   12418:	20000cd0 	.word	0x20000cd0
   1241c:	20000088 	.word	0x20000088

00012420 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   12420:	b570      	push	{r4, r5, r6, lr}
   12422:	f04f 0320 	mov.w	r3, #32
   12426:	f3ef 8611 	mrs	r6, BASEPRI
   1242a:	f383 8811 	msr	BASEPRI, r3
   1242e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   12432:	4816      	ldr	r0, [pc, #88]	; (1248c <sys_clock_tick_get+0x6c>)
   12434:	f7fe fbc2 	bl	10bbc <z_spin_lock_valid>
   12438:	b940      	cbnz	r0, 1244c <sys_clock_tick_get+0x2c>
   1243a:	4915      	ldr	r1, [pc, #84]	; (12490 <sys_clock_tick_get+0x70>)
   1243c:	4815      	ldr	r0, [pc, #84]	; (12494 <sys_clock_tick_get+0x74>)
   1243e:	2281      	movs	r2, #129	; 0x81
   12440:	f002 fd2e 	bl	14ea0 <printk>
   12444:	2181      	movs	r1, #129	; 0x81
   12446:	4812      	ldr	r0, [pc, #72]	; (12490 <sys_clock_tick_get+0x70>)
   12448:	f002 fdf6 	bl	15038 <assert_post_action>
	z_spin_lock_set_owner(l);
   1244c:	480f      	ldr	r0, [pc, #60]	; (1248c <sys_clock_tick_get+0x6c>)
   1244e:	f7fe fbd1 	bl	10bf4 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
   12452:	f7fb fbfb 	bl	dc4c <sys_clock_elapsed>
   12456:	4b10      	ldr	r3, [pc, #64]	; (12498 <sys_clock_tick_get+0x78>)
   12458:	e9d3 4500 	ldrd	r4, r5, [r3]
   1245c:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1245e:	480b      	ldr	r0, [pc, #44]	; (1248c <sys_clock_tick_get+0x6c>)
   12460:	f145 0500 	adc.w	r5, r5, #0
   12464:	f7fe fbb8 	bl	10bd8 <z_spin_unlock_valid>
   12468:	b940      	cbnz	r0, 1247c <sys_clock_tick_get+0x5c>
   1246a:	4909      	ldr	r1, [pc, #36]	; (12490 <sys_clock_tick_get+0x70>)
   1246c:	4809      	ldr	r0, [pc, #36]	; (12494 <sys_clock_tick_get+0x74>)
   1246e:	22ac      	movs	r2, #172	; 0xac
   12470:	f002 fd16 	bl	14ea0 <printk>
   12474:	21ac      	movs	r1, #172	; 0xac
   12476:	4806      	ldr	r0, [pc, #24]	; (12490 <sys_clock_tick_get+0x70>)
   12478:	f002 fdde 	bl	15038 <assert_post_action>
	__asm__ volatile(
   1247c:	f386 8811 	msr	BASEPRI, r6
   12480:	f3bf 8f6f 	isb	sy
	}
	return t;
}
   12484:	4620      	mov	r0, r4
   12486:	4629      	mov	r1, r5
   12488:	bd70      	pop	{r4, r5, r6, pc}
   1248a:	bf00      	nop
   1248c:	20000cd4 	.word	0x20000cd4
   12490:	00015e4c 	.word	0x00015e4c
   12494:	00015e12 	.word	0x00015e12
   12498:	200002e0 	.word	0x200002e0

0001249c <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
   1249c:	4a02      	ldr	r2, [pc, #8]	; (124a8 <boot_banner+0xc>)
   1249e:	4903      	ldr	r1, [pc, #12]	; (124ac <boot_banner+0x10>)
   124a0:	4803      	ldr	r0, [pc, #12]	; (124b0 <boot_banner+0x14>)
   124a2:	f002 bcfd 	b.w	14ea0 <printk>
   124a6:	bf00      	nop
   124a8:	00015f72 	.word	0x00015f72
   124ac:	00016f92 	.word	0x00016f92
   124b0:	00016fa2 	.word	0x00016fa2

000124b4 <nrf_cc3xx_platform_init>:
   124b4:	b510      	push	{r4, lr}
   124b6:	4c0c      	ldr	r4, [pc, #48]	; (124e8 <nrf_cc3xx_platform_init+0x34>)
   124b8:	6823      	ldr	r3, [r4, #0]
   124ba:	b113      	cbz	r3, 124c2 <nrf_cc3xx_platform_init+0xe>
   124bc:	4b0b      	ldr	r3, [pc, #44]	; (124ec <nrf_cc3xx_platform_init+0x38>)
   124be:	681b      	ldr	r3, [r3, #0]
   124c0:	b92b      	cbnz	r3, 124ce <nrf_cc3xx_platform_init+0x1a>
   124c2:	f000 fa99 	bl	129f8 <CC_LibInit>
   124c6:	b930      	cbnz	r0, 124d6 <nrf_cc3xx_platform_init+0x22>
   124c8:	2201      	movs	r2, #1
   124ca:	4b08      	ldr	r3, [pc, #32]	; (124ec <nrf_cc3xx_platform_init+0x38>)
   124cc:	601a      	str	r2, [r3, #0]
   124ce:	2301      	movs	r3, #1
   124d0:	2000      	movs	r0, #0
   124d2:	6023      	str	r3, [r4, #0]
   124d4:	bd10      	pop	{r4, pc}
   124d6:	3801      	subs	r0, #1
   124d8:	2806      	cmp	r0, #6
   124da:	d901      	bls.n	124e0 <nrf_cc3xx_platform_init+0x2c>
   124dc:	4804      	ldr	r0, [pc, #16]	; (124f0 <nrf_cc3xx_platform_init+0x3c>)
   124de:	bd10      	pop	{r4, pc}
   124e0:	4b04      	ldr	r3, [pc, #16]	; (124f4 <nrf_cc3xx_platform_init+0x40>)
   124e2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
   124e6:	bd10      	pop	{r4, pc}
   124e8:	20000cd8 	.word	0x20000cd8
   124ec:	20000cdc 	.word	0x20000cdc
   124f0:	ffff8ffe 	.word	0xffff8ffe
   124f4:	00015c68 	.word	0x00015c68

000124f8 <nrf_cc3xx_platform_abort>:
   124f8:	f3bf 8f4f 	dsb	sy
   124fc:	4905      	ldr	r1, [pc, #20]	; (12514 <nrf_cc3xx_platform_abort+0x1c>)
   124fe:	4b06      	ldr	r3, [pc, #24]	; (12518 <nrf_cc3xx_platform_abort+0x20>)
   12500:	68ca      	ldr	r2, [r1, #12]
   12502:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   12506:	4313      	orrs	r3, r2
   12508:	60cb      	str	r3, [r1, #12]
   1250a:	f3bf 8f4f 	dsb	sy
   1250e:	bf00      	nop
   12510:	e7fd      	b.n	1250e <nrf_cc3xx_platform_abort+0x16>
   12512:	bf00      	nop
   12514:	e000ed00 	.word	0xe000ed00
   12518:	05fa0004 	.word	0x05fa0004

0001251c <CC_PalAbort>:
   1251c:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
   12520:	2100      	movs	r1, #0
   12522:	b430      	push	{r4, r5}
   12524:	4a06      	ldr	r2, [pc, #24]	; (12540 <CC_PalAbort+0x24>)
   12526:	4d07      	ldr	r5, [pc, #28]	; (12544 <CC_PalAbort+0x28>)
   12528:	4c07      	ldr	r4, [pc, #28]	; (12548 <CC_PalAbort+0x2c>)
   1252a:	602b      	str	r3, [r5, #0]
   1252c:	6013      	str	r3, [r2, #0]
   1252e:	6023      	str	r3, [r4, #0]
   12530:	4a06      	ldr	r2, [pc, #24]	; (1254c <CC_PalAbort+0x30>)
   12532:	4c07      	ldr	r4, [pc, #28]	; (12550 <CC_PalAbort+0x34>)
   12534:	60eb      	str	r3, [r5, #12]
   12536:	6863      	ldr	r3, [r4, #4]
   12538:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
   1253c:	bc30      	pop	{r4, r5}
   1253e:	4718      	bx	r3
   12540:	50841404 	.word	0x50841404
   12544:	50841400 	.word	0x50841400
   12548:	50841408 	.word	0x50841408
   1254c:	50840000 	.word	0x50840000
   12550:	20000090 	.word	0x20000090

00012554 <nrf_cc3xx_platform_set_abort>:
   12554:	4b02      	ldr	r3, [pc, #8]	; (12560 <nrf_cc3xx_platform_set_abort+0xc>)
   12556:	e9d0 1200 	ldrd	r1, r2, [r0]
   1255a:	e9c3 1200 	strd	r1, r2, [r3]
   1255e:	4770      	bx	lr
   12560:	20000090 	.word	0x20000090

00012564 <nrf_cc3xx_platform_ctr_drbg_init>:
   12564:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   12568:	4c15      	ldr	r4, [pc, #84]	; (125c0 <nrf_cc3xx_platform_ctr_drbg_init+0x5c>)
   1256a:	f8df 805c 	ldr.w	r8, [pc, #92]	; 125c8 <nrf_cc3xx_platform_ctr_drbg_init+0x64>
   1256e:	2800      	cmp	r0, #0
   12570:	bf18      	it	ne
   12572:	4604      	movne	r4, r0
   12574:	6820      	ldr	r0, [r4, #0]
   12576:	b083      	sub	sp, #12
   12578:	4540      	cmp	r0, r8
   1257a:	d01d      	beq.n	125b8 <nrf_cc3xx_platform_ctr_drbg_init+0x54>
   1257c:	4616      	mov	r6, r2
   1257e:	460d      	mov	r5, r1
   12580:	4620      	mov	r0, r4
   12582:	f44f 71de 	mov.w	r1, #444	; 0x1bc
   12586:	f104 0904 	add.w	r9, r4, #4
   1258a:	f000 fe79 	bl	13280 <mbedtls_platform_zeroize>
   1258e:	f504 778c 	add.w	r7, r4, #280	; 0x118
   12592:	4648      	mov	r0, r9
   12594:	f000 f91c 	bl	127d0 <cc_mbedtls_entropy_init>
   12598:	4638      	mov	r0, r7
   1259a:	f001 fa47 	bl	13a2c <cc_mbedtls_ctr_drbg_init>
   1259e:	464a      	mov	r2, r9
   125a0:	4638      	mov	r0, r7
   125a2:	462b      	mov	r3, r5
   125a4:	4907      	ldr	r1, [pc, #28]	; (125c4 <nrf_cc3xx_platform_ctr_drbg_init+0x60>)
   125a6:	9600      	str	r6, [sp, #0]
   125a8:	f001 fa52 	bl	13a50 <cc_mbedtls_ctr_drbg_seed>
   125ac:	b908      	cbnz	r0, 125b2 <nrf_cc3xx_platform_ctr_drbg_init+0x4e>
   125ae:	f8c4 8000 	str.w	r8, [r4]
   125b2:	b003      	add	sp, #12
   125b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   125b8:	2000      	movs	r0, #0
   125ba:	b003      	add	sp, #12
   125bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   125c0:	20000ce0 	.word	0x20000ce0
   125c4:	00012851 	.word	0x00012851
   125c8:	5ac9bca5 	.word	0x5ac9bca5

000125cc <nrf_cc3xx_platform_ctr_drbg_get>:
   125cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   125ce:	4c0d      	ldr	r4, [pc, #52]	; (12604 <nrf_cc3xx_platform_ctr_drbg_get+0x38>)
   125d0:	4e0d      	ldr	r6, [pc, #52]	; (12608 <nrf_cc3xx_platform_ctr_drbg_get+0x3c>)
   125d2:	2800      	cmp	r0, #0
   125d4:	bf08      	it	eq
   125d6:	4620      	moveq	r0, r4
   125d8:	6807      	ldr	r7, [r0, #0]
   125da:	b083      	sub	sp, #12
   125dc:	42b7      	cmp	r7, r6
   125de:	d10e      	bne.n	125fe <nrf_cc3xx_platform_ctr_drbg_get+0x32>
   125e0:	2600      	movs	r6, #0
   125e2:	461d      	mov	r5, r3
   125e4:	f500 708c 	add.w	r0, r0, #280	; 0x118
   125e8:	4633      	mov	r3, r6
   125ea:	9600      	str	r6, [sp, #0]
   125ec:	4614      	mov	r4, r2
   125ee:	f001 fa7f 	bl	13af0 <cc_mbedtls_ctr_drbg_random_with_add>
   125f2:	2800      	cmp	r0, #0
   125f4:	bf18      	it	ne
   125f6:	4634      	movne	r4, r6
   125f8:	602c      	str	r4, [r5, #0]
   125fa:	b003      	add	sp, #12
   125fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   125fe:	4803      	ldr	r0, [pc, #12]	; (1260c <nrf_cc3xx_platform_ctr_drbg_get+0x40>)
   12600:	e7fb      	b.n	125fa <nrf_cc3xx_platform_ctr_drbg_get+0x2e>
   12602:	bf00      	nop
   12604:	20000ce0 	.word	0x20000ce0
   12608:	5ac9bca5 	.word	0x5ac9bca5
   1260c:	ffff8fe8 	.word	0xffff8fe8

00012610 <mutex_unlock>:
   12610:	b148      	cbz	r0, 12626 <mutex_unlock+0x16>
   12612:	6843      	ldr	r3, [r0, #4]
   12614:	b12b      	cbz	r3, 12622 <mutex_unlock+0x12>
   12616:	f3bf 8f5f 	dmb	sy
   1261a:	2300      	movs	r3, #0
   1261c:	6003      	str	r3, [r0, #0]
   1261e:	4618      	mov	r0, r3
   12620:	4770      	bx	lr
   12622:	4802      	ldr	r0, [pc, #8]	; (1262c <mutex_unlock+0x1c>)
   12624:	4770      	bx	lr
   12626:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   1262a:	4770      	bx	lr
   1262c:	ffff8fea 	.word	0xffff8fea

00012630 <mutex_free>:
   12630:	b510      	push	{r4, lr}
   12632:	4604      	mov	r4, r0
   12634:	b128      	cbz	r0, 12642 <mutex_free+0x12>
   12636:	6863      	ldr	r3, [r4, #4]
   12638:	b113      	cbz	r3, 12640 <mutex_free+0x10>
   1263a:	2300      	movs	r3, #0
   1263c:	6023      	str	r3, [r4, #0]
   1263e:	6063      	str	r3, [r4, #4]
   12640:	bd10      	pop	{r4, pc}
   12642:	4b02      	ldr	r3, [pc, #8]	; (1264c <mutex_free+0x1c>)
   12644:	4802      	ldr	r0, [pc, #8]	; (12650 <mutex_free+0x20>)
   12646:	685b      	ldr	r3, [r3, #4]
   12648:	4798      	blx	r3
   1264a:	e7f4      	b.n	12636 <mutex_free+0x6>
   1264c:	20000090 	.word	0x20000090
   12650:	00015c84 	.word	0x00015c84

00012654 <mutex_init>:
   12654:	b510      	push	{r4, lr}
   12656:	4604      	mov	r4, r0
   12658:	b130      	cbz	r0, 12668 <mutex_init+0x14>
   1265a:	2200      	movs	r2, #0
   1265c:	6863      	ldr	r3, [r4, #4]
   1265e:	6022      	str	r2, [r4, #0]
   12660:	f043 0301 	orr.w	r3, r3, #1
   12664:	6063      	str	r3, [r4, #4]
   12666:	bd10      	pop	{r4, pc}
   12668:	4801      	ldr	r0, [pc, #4]	; (12670 <mutex_init+0x1c>)
   1266a:	f7ff ff57 	bl	1251c <CC_PalAbort>
   1266e:	e7f4      	b.n	1265a <mutex_init+0x6>
   12670:	00015cac 	.word	0x00015cac

00012674 <mutex_lock>:
   12674:	b180      	cbz	r0, 12698 <mutex_lock+0x24>
   12676:	6843      	ldr	r3, [r0, #4]
   12678:	b163      	cbz	r3, 12694 <mutex_lock+0x20>
   1267a:	2201      	movs	r2, #1
   1267c:	e8d0 3fef 	ldaex	r3, [r0]
   12680:	e8c0 2fe1 	stlex	r1, r2, [r0]
   12684:	2900      	cmp	r1, #0
   12686:	d1f9      	bne.n	1267c <mutex_lock+0x8>
   12688:	2b01      	cmp	r3, #1
   1268a:	d0f7      	beq.n	1267c <mutex_lock+0x8>
   1268c:	f3bf 8f5f 	dmb	sy
   12690:	2000      	movs	r0, #0
   12692:	4770      	bx	lr
   12694:	4802      	ldr	r0, [pc, #8]	; (126a0 <mutex_lock+0x2c>)
   12696:	4770      	bx	lr
   12698:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
   1269c:	4770      	bx	lr
   1269e:	bf00      	nop
   126a0:	ffff8fea 	.word	0xffff8fea

000126a4 <nrf_cc3xx_platform_set_mutexes>:
   126a4:	b470      	push	{r4, r5, r6}
   126a6:	4b0b      	ldr	r3, [pc, #44]	; (126d4 <nrf_cc3xx_platform_set_mutexes+0x30>)
   126a8:	6806      	ldr	r6, [r0, #0]
   126aa:	68c2      	ldr	r2, [r0, #12]
   126ac:	e9d0 5401 	ldrd	r5, r4, [r0, #4]
   126b0:	e9c3 4202 	strd	r4, r2, [r3, #8]
   126b4:	e9c3 6500 	strd	r6, r5, [r3]
   126b8:	e9d1 0203 	ldrd	r0, r2, [r1, #12]
   126bc:	680e      	ldr	r6, [r1, #0]
   126be:	4b06      	ldr	r3, [pc, #24]	; (126d8 <nrf_cc3xx_platform_set_mutexes+0x34>)
   126c0:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
   126c4:	e9c3 6500 	strd	r6, r5, [r3]
   126c8:	e9c3 4002 	strd	r4, r0, [r3, #8]
   126cc:	611a      	str	r2, [r3, #16]
   126ce:	bc70      	pop	{r4, r5, r6}
   126d0:	4770      	bx	lr
   126d2:	bf00      	nop
   126d4:	200000a0 	.word	0x200000a0
   126d8:	200000b0 	.word	0x200000b0

000126dc <entropy_update>:
   126dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   126e0:	2b20      	cmp	r3, #32
   126e2:	461d      	mov	r5, r3
   126e4:	4606      	mov	r6, r0
   126e6:	4689      	mov	r9, r1
   126e8:	4690      	mov	r8, r2
   126ea:	b08b      	sub	sp, #44	; 0x2c
   126ec:	d826      	bhi.n	1273c <entropy_update+0x60>
   126ee:	b2db      	uxtb	r3, r3
   126f0:	af02      	add	r7, sp, #8
   126f2:	6831      	ldr	r1, [r6, #0]
   126f4:	f88d 9004 	strb.w	r9, [sp, #4]
   126f8:	f88d 3005 	strb.w	r3, [sp, #5]
   126fc:	f106 0904 	add.w	r9, r6, #4
   12700:	b921      	cbnz	r1, 1270c <entropy_update+0x30>
   12702:	4648      	mov	r0, r9
   12704:	f000 fe62 	bl	133cc <cc_mbedtls_sha256_starts_ret>
   12708:	4604      	mov	r4, r0
   1270a:	b940      	cbnz	r0, 1271e <entropy_update+0x42>
   1270c:	2301      	movs	r3, #1
   1270e:	2202      	movs	r2, #2
   12710:	4648      	mov	r0, r9
   12712:	6033      	str	r3, [r6, #0]
   12714:	a901      	add	r1, sp, #4
   12716:	f000 fe6d 	bl	133f4 <cc_mbedtls_sha256_update_ret>
   1271a:	4604      	mov	r4, r0
   1271c:	b138      	cbz	r0, 1272e <entropy_update+0x52>
   1271e:	4638      	mov	r0, r7
   12720:	2120      	movs	r1, #32
   12722:	f000 fdad 	bl	13280 <mbedtls_platform_zeroize>
   12726:	4620      	mov	r0, r4
   12728:	b00b      	add	sp, #44	; 0x2c
   1272a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1272e:	462a      	mov	r2, r5
   12730:	4641      	mov	r1, r8
   12732:	4648      	mov	r0, r9
   12734:	f000 fe5e 	bl	133f4 <cc_mbedtls_sha256_update_ret>
   12738:	4604      	mov	r4, r0
   1273a:	e7f0      	b.n	1271e <entropy_update+0x42>
   1273c:	af02      	add	r7, sp, #8
   1273e:	4619      	mov	r1, r3
   12740:	4610      	mov	r0, r2
   12742:	2300      	movs	r3, #0
   12744:	463a      	mov	r2, r7
   12746:	f001 faad 	bl	13ca4 <cc_mbedtls_sha256_ret>
   1274a:	4604      	mov	r4, r0
   1274c:	2800      	cmp	r0, #0
   1274e:	d1e6      	bne.n	1271e <entropy_update+0x42>
   12750:	2320      	movs	r3, #32
   12752:	46b8      	mov	r8, r7
   12754:	461d      	mov	r5, r3
   12756:	e7cc      	b.n	126f2 <entropy_update+0x16>

00012758 <entropy_gather_internal.part.0>:
   12758:	b5f0      	push	{r4, r5, r6, r7, lr}
   1275a:	f8d0 30f4 	ldr.w	r3, [r0, #244]	; 0xf4
   1275e:	b0a7      	sub	sp, #156	; 0x9c
   12760:	2b00      	cmp	r3, #0
   12762:	bfd8      	it	le
   12764:	ae02      	addle	r6, sp, #8
   12766:	dd2c      	ble.n	127c2 <entropy_gather_internal.part.0+0x6a>
   12768:	4605      	mov	r5, r0
   1276a:	2300      	movs	r3, #0
   1276c:	f8d0 4108 	ldr.w	r4, [r0, #264]	; 0x108
   12770:	ae02      	add	r6, sp, #8
   12772:	9301      	str	r3, [sp, #4]
   12774:	f1a4 0701 	sub.w	r7, r4, #1
   12778:	4631      	mov	r1, r6
   1277a:	f8d5 40f8 	ldr.w	r4, [r5, #248]	; 0xf8
   1277e:	2290      	movs	r2, #144	; 0x90
   12780:	f8d0 00fc 	ldr.w	r0, [r0, #252]	; 0xfc
   12784:	ab01      	add	r3, sp, #4
   12786:	fab7 f787 	clz	r7, r7
   1278a:	47a0      	blx	r4
   1278c:	097f      	lsrs	r7, r7, #5
   1278e:	4604      	mov	r4, r0
   12790:	b910      	cbnz	r0, 12798 <entropy_gather_internal.part.0+0x40>
   12792:	9b01      	ldr	r3, [sp, #4]
   12794:	b93b      	cbnz	r3, 127a6 <entropy_gather_internal.part.0+0x4e>
   12796:	b1a7      	cbz	r7, 127c2 <entropy_gather_internal.part.0+0x6a>
   12798:	4630      	mov	r0, r6
   1279a:	2190      	movs	r1, #144	; 0x90
   1279c:	f000 fd70 	bl	13280 <mbedtls_platform_zeroize>
   127a0:	4620      	mov	r0, r4
   127a2:	b027      	add	sp, #156	; 0x9c
   127a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   127a6:	4601      	mov	r1, r0
   127a8:	4632      	mov	r2, r6
   127aa:	4628      	mov	r0, r5
   127ac:	f7ff ff96 	bl	126dc <entropy_update>
   127b0:	b950      	cbnz	r0, 127c8 <entropy_gather_internal.part.0+0x70>
   127b2:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
   127b6:	9a01      	ldr	r2, [sp, #4]
   127b8:	4413      	add	r3, r2
   127ba:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
   127be:	2f00      	cmp	r7, #0
   127c0:	d1ea      	bne.n	12798 <entropy_gather_internal.part.0+0x40>
   127c2:	f06f 043c 	mvn.w	r4, #60	; 0x3c
   127c6:	e7e7      	b.n	12798 <entropy_gather_internal.part.0+0x40>
   127c8:	4604      	mov	r4, r0
   127ca:	4620      	mov	r0, r4
   127cc:	b027      	add	sp, #156	; 0x9c
   127ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

000127d0 <cc_mbedtls_entropy_init>:
   127d0:	b570      	push	{r4, r5, r6, lr}
   127d2:	2500      	movs	r5, #0
   127d4:	4604      	mov	r4, r0
   127d6:	4629      	mov	r1, r5
   127d8:	2214      	movs	r2, #20
   127da:	f8c0 50f4 	str.w	r5, [r0, #244]	; 0xf4
   127de:	30f8      	adds	r0, #248	; 0xf8
   127e0:	f002 fdc5 	bl	1536e <memset>
   127e4:	4b16      	ldr	r3, [pc, #88]	; (12840 <cc_mbedtls_entropy_init+0x70>)
   127e6:	f504 7686 	add.w	r6, r4, #268	; 0x10c
   127ea:	681b      	ldr	r3, [r3, #0]
   127ec:	4630      	mov	r0, r6
   127ee:	4798      	blx	r3
   127f0:	4620      	mov	r0, r4
   127f2:	f840 5b04 	str.w	r5, [r0], #4
   127f6:	f000 fdcf 	bl	13398 <cc_mbedtls_sha256_init>
   127fa:	4b12      	ldr	r3, [pc, #72]	; (12844 <cc_mbedtls_entropy_init+0x74>)
   127fc:	4630      	mov	r0, r6
   127fe:	681b      	ldr	r3, [r3, #0]
   12800:	4798      	blx	r3
   12802:	b9d8      	cbnz	r0, 1283c <cc_mbedtls_entropy_init+0x6c>
   12804:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
   12808:	42ab      	cmp	r3, r5
   1280a:	dc11      	bgt.n	12830 <cc_mbedtls_entropy_init+0x60>
   1280c:	2101      	movs	r1, #1
   1280e:	2520      	movs	r5, #32
   12810:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   12814:	eb04 0282 	add.w	r2, r4, r2, lsl #2
   12818:	f8c2 00fc 	str.w	r0, [r2, #252]	; 0xfc
   1281c:	480a      	ldr	r0, [pc, #40]	; (12848 <cc_mbedtls_entropy_init+0x78>)
   1281e:	440b      	add	r3, r1
   12820:	f8c2 5104 	str.w	r5, [r2, #260]	; 0x104
   12824:	f8c2 00f8 	str.w	r0, [r2, #248]	; 0xf8
   12828:	f8c2 1108 	str.w	r1, [r2, #264]	; 0x108
   1282c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
   12830:	4b06      	ldr	r3, [pc, #24]	; (1284c <cc_mbedtls_entropy_init+0x7c>)
   12832:	4630      	mov	r0, r6
   12834:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   12838:	681b      	ldr	r3, [r3, #0]
   1283a:	4718      	bx	r3
   1283c:	bd70      	pop	{r4, r5, r6, pc}
   1283e:	bf00      	nop
   12840:	200000f4 	.word	0x200000f4
   12844:	200000f8 	.word	0x200000f8
   12848:	00013295 	.word	0x00013295
   1284c:	200000fc 	.word	0x200000fc

00012850 <cc_mbedtls_entropy_func>:
   12850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   12854:	2a20      	cmp	r2, #32
   12856:	b088      	sub	sp, #32
   12858:	d878      	bhi.n	1294c <cc_mbedtls_entropy_func+0xfc>
   1285a:	4b3e      	ldr	r3, [pc, #248]	; (12954 <cc_mbedtls_entropy_func+0x104>)
   1285c:	f500 7986 	add.w	r9, r0, #268	; 0x10c
   12860:	4604      	mov	r4, r0
   12862:	681b      	ldr	r3, [r3, #0]
   12864:	4648      	mov	r0, r9
   12866:	4617      	mov	r7, r2
   12868:	4688      	mov	r8, r1
   1286a:	4798      	blx	r3
   1286c:	4605      	mov	r5, r0
   1286e:	bb40      	cbnz	r0, 128c2 <cc_mbedtls_entropy_func+0x72>
   12870:	f240 1601 	movw	r6, #257	; 0x101
   12874:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
   12878:	2b00      	cmp	r3, #0
   1287a:	d063      	beq.n	12944 <cc_mbedtls_entropy_func+0xf4>
   1287c:	4620      	mov	r0, r4
   1287e:	f7ff ff6b 	bl	12758 <entropy_gather_internal.part.0>
   12882:	4605      	mov	r5, r0
   12884:	2800      	cmp	r0, #0
   12886:	d15f      	bne.n	12948 <cc_mbedtls_entropy_func+0xf8>
   12888:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
   1288c:	2b00      	cmp	r3, #0
   1288e:	dd07      	ble.n	128a0 <cc_mbedtls_entropy_func+0x50>
   12890:	e9d4 0240 	ldrd	r0, r2, [r4, #256]	; 0x100
   12894:	4290      	cmp	r0, r2
   12896:	d303      	bcc.n	128a0 <cc_mbedtls_entropy_func+0x50>
   12898:	f8d4 2108 	ldr.w	r2, [r4, #264]	; 0x108
   1289c:	2a01      	cmp	r2, #1
   1289e:	d014      	beq.n	128ca <cc_mbedtls_entropy_func+0x7a>
   128a0:	3e01      	subs	r6, #1
   128a2:	d1e9      	bne.n	12878 <cc_mbedtls_entropy_func+0x28>
   128a4:	f06f 053b 	mvn.w	r5, #59	; 0x3b
   128a8:	466e      	mov	r6, sp
   128aa:	4630      	mov	r0, r6
   128ac:	2120      	movs	r1, #32
   128ae:	f000 fce7 	bl	13280 <mbedtls_platform_zeroize>
   128b2:	4b29      	ldr	r3, [pc, #164]	; (12958 <cc_mbedtls_entropy_func+0x108>)
   128b4:	4648      	mov	r0, r9
   128b6:	681b      	ldr	r3, [r3, #0]
   128b8:	4798      	blx	r3
   128ba:	2800      	cmp	r0, #0
   128bc:	bf18      	it	ne
   128be:	f06f 051d 	mvnne.w	r5, #29
   128c2:	4628      	mov	r0, r5
   128c4:	b008      	add	sp, #32
   128c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   128ca:	281f      	cmp	r0, #31
   128cc:	d9e8      	bls.n	128a0 <cc_mbedtls_entropy_func+0x50>
   128ce:	466e      	mov	r6, sp
   128d0:	4629      	mov	r1, r5
   128d2:	2220      	movs	r2, #32
   128d4:	4630      	mov	r0, r6
   128d6:	f104 0a04 	add.w	sl, r4, #4
   128da:	f002 fd48 	bl	1536e <memset>
   128de:	4631      	mov	r1, r6
   128e0:	4650      	mov	r0, sl
   128e2:	f000 fd8f 	bl	13404 <cc_mbedtls_sha256_finish_ret>
   128e6:	4605      	mov	r5, r0
   128e8:	2800      	cmp	r0, #0
   128ea:	d1de      	bne.n	128aa <cc_mbedtls_entropy_func+0x5a>
   128ec:	4650      	mov	r0, sl
   128ee:	f000 fd67 	bl	133c0 <cc_mbedtls_sha256_free>
   128f2:	4650      	mov	r0, sl
   128f4:	f000 fd50 	bl	13398 <cc_mbedtls_sha256_init>
   128f8:	4629      	mov	r1, r5
   128fa:	4650      	mov	r0, sl
   128fc:	f000 fd66 	bl	133cc <cc_mbedtls_sha256_starts_ret>
   12900:	4605      	mov	r5, r0
   12902:	2800      	cmp	r0, #0
   12904:	d1d1      	bne.n	128aa <cc_mbedtls_entropy_func+0x5a>
   12906:	4650      	mov	r0, sl
   12908:	2220      	movs	r2, #32
   1290a:	4631      	mov	r1, r6
   1290c:	f000 fd72 	bl	133f4 <cc_mbedtls_sha256_update_ret>
   12910:	4605      	mov	r5, r0
   12912:	2800      	cmp	r0, #0
   12914:	d1c9      	bne.n	128aa <cc_mbedtls_entropy_func+0x5a>
   12916:	4603      	mov	r3, r0
   12918:	4632      	mov	r2, r6
   1291a:	2120      	movs	r1, #32
   1291c:	4630      	mov	r0, r6
   1291e:	f001 f9c1 	bl	13ca4 <cc_mbedtls_sha256_ret>
   12922:	4605      	mov	r5, r0
   12924:	2800      	cmp	r0, #0
   12926:	d1c0      	bne.n	128aa <cc_mbedtls_entropy_func+0x5a>
   12928:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
   1292c:	463a      	mov	r2, r7
   1292e:	2b00      	cmp	r3, #0
   12930:	bfc8      	it	gt
   12932:	2300      	movgt	r3, #0
   12934:	4640      	mov	r0, r8
   12936:	4631      	mov	r1, r6
   12938:	bfc8      	it	gt
   1293a:	f8c4 3100 	strgt.w	r3, [r4, #256]	; 0x100
   1293e:	f002 fceb 	bl	15318 <memcpy>
   12942:	e7b2      	b.n	128aa <cc_mbedtls_entropy_func+0x5a>
   12944:	f06f 053f 	mvn.w	r5, #63	; 0x3f
   12948:	466e      	mov	r6, sp
   1294a:	e7ae      	b.n	128aa <cc_mbedtls_entropy_func+0x5a>
   1294c:	f06f 053b 	mvn.w	r5, #59	; 0x3b
   12950:	e7b7      	b.n	128c2 <cc_mbedtls_entropy_func+0x72>
   12952:	bf00      	nop
   12954:	200000f8 	.word	0x200000f8
   12958:	200000fc 	.word	0x200000fc

0001295c <RndStartupTest.constprop.0>:
   1295c:	2100      	movs	r1, #0
   1295e:	b530      	push	{r4, r5, lr}
   12960:	b08d      	sub	sp, #52	; 0x34
   12962:	2228      	movs	r2, #40	; 0x28
   12964:	a802      	add	r0, sp, #8
   12966:	9101      	str	r1, [sp, #4]
   12968:	f002 fd01 	bl	1536e <memset>
   1296c:	a802      	add	r0, sp, #8
   1296e:	f001 f9c1 	bl	13cf4 <RNG_PLAT_SetUserRngParameters>
   12972:	4604      	mov	r4, r0
   12974:	b110      	cbz	r0, 1297c <RndStartupTest.constprop.0+0x20>
   12976:	4620      	mov	r0, r4
   12978:	b00d      	add	sp, #52	; 0x34
   1297a:	bd30      	pop	{r4, r5, pc}
   1297c:	4d18      	ldr	r5, [pc, #96]	; (129e0 <RndStartupTest.constprop.0+0x84>)
   1297e:	f04f 31ff 	mov.w	r1, #4294967295
   12982:	6828      	ldr	r0, [r5, #0]
   12984:	f000 f93a 	bl	12bfc <CC_PalMutexLock>
   12988:	4604      	mov	r4, r0
   1298a:	b9c0      	cbnz	r0, 129be <RndStartupTest.constprop.0+0x62>
   1298c:	2000      	movs	r0, #0
   1298e:	f000 f965 	bl	12c5c <CC_PalPowerSaveModeSelect>
   12992:	bb00      	cbnz	r0, 129d6 <RndStartupTest.constprop.0+0x7a>
   12994:	4a13      	ldr	r2, [pc, #76]	; (129e4 <RndStartupTest.constprop.0+0x88>)
   12996:	a902      	add	r1, sp, #8
   12998:	a801      	add	r0, sp, #4
   1299a:	f000 fc63 	bl	13264 <LLF_RND_RunTrngStartupTest>
   1299e:	4604      	mov	r4, r0
   129a0:	2001      	movs	r0, #1
   129a2:	f000 f95b 	bl	12c5c <CC_PalPowerSaveModeSelect>
   129a6:	b990      	cbnz	r0, 129ce <RndStartupTest.constprop.0+0x72>
   129a8:	6828      	ldr	r0, [r5, #0]
   129aa:	f000 f92f 	bl	12c0c <CC_PalMutexUnlock>
   129ae:	2800      	cmp	r0, #0
   129b0:	d0e1      	beq.n	12976 <RndStartupTest.constprop.0+0x1a>
   129b2:	480d      	ldr	r0, [pc, #52]	; (129e8 <RndStartupTest.constprop.0+0x8c>)
   129b4:	f7ff fdb2 	bl	1251c <CC_PalAbort>
   129b8:	4620      	mov	r0, r4
   129ba:	b00d      	add	sp, #52	; 0x34
   129bc:	bd30      	pop	{r4, r5, pc}
   129be:	480b      	ldr	r0, [pc, #44]	; (129ec <RndStartupTest.constprop.0+0x90>)
   129c0:	f7ff fdac 	bl	1251c <CC_PalAbort>
   129c4:	2c01      	cmp	r4, #1
   129c6:	bf08      	it	eq
   129c8:	2405      	moveq	r4, #5
   129ca:	d0ed      	beq.n	129a8 <RndStartupTest.constprop.0+0x4c>
   129cc:	e7de      	b.n	1298c <RndStartupTest.constprop.0+0x30>
   129ce:	4808      	ldr	r0, [pc, #32]	; (129f0 <RndStartupTest.constprop.0+0x94>)
   129d0:	f7ff fda4 	bl	1251c <CC_PalAbort>
   129d4:	e7e8      	b.n	129a8 <RndStartupTest.constprop.0+0x4c>
   129d6:	4807      	ldr	r0, [pc, #28]	; (129f4 <RndStartupTest.constprop.0+0x98>)
   129d8:	f7ff fda0 	bl	1251c <CC_PalAbort>
   129dc:	e7da      	b.n	12994 <RndStartupTest.constprop.0+0x38>
   129de:	bf00      	nop
   129e0:	200000f0 	.word	0x200000f0
   129e4:	20000f14 	.word	0x20000f14
   129e8:	00015d28 	.word	0x00015d28
   129ec:	00015cd0 	.word	0x00015cd0
   129f0:	00015d08 	.word	0x00015d08
   129f4:	00015ce8 	.word	0x00015ce8

000129f8 <CC_LibInit>:
   129f8:	b510      	push	{r4, lr}
   129fa:	b082      	sub	sp, #8
   129fc:	f000 f854 	bl	12aa8 <CC_HalInit>
   12a00:	b128      	cbz	r0, 12a0e <CC_LibInit+0x16>
   12a02:	f000 f8a3 	bl	12b4c <CC_PalTerminate>
   12a06:	2403      	movs	r4, #3
   12a08:	4620      	mov	r0, r4
   12a0a:	b002      	add	sp, #8
   12a0c:	bd10      	pop	{r4, pc}
   12a0e:	f000 f86f 	bl	12af0 <CC_PalInit>
   12a12:	b9d0      	cbnz	r0, 12a4a <CC_LibInit+0x52>
   12a14:	f000 f922 	bl	12c5c <CC_PalPowerSaveModeSelect>
   12a18:	b9d8      	cbnz	r0, 12a52 <CC_LibInit+0x5a>
   12a1a:	4b1e      	ldr	r3, [pc, #120]	; (12a94 <CC_LibInit+0x9c>)
   12a1c:	681b      	ldr	r3, [r3, #0]
   12a1e:	0e1b      	lsrs	r3, r3, #24
   12a20:	2bf0      	cmp	r3, #240	; 0xf0
   12a22:	d10a      	bne.n	12a3a <CC_LibInit+0x42>
   12a24:	4a1c      	ldr	r2, [pc, #112]	; (12a98 <CC_LibInit+0xa0>)
   12a26:	4b1d      	ldr	r3, [pc, #116]	; (12a9c <CC_LibInit+0xa4>)
   12a28:	6812      	ldr	r2, [r2, #0]
   12a2a:	429a      	cmp	r2, r3
   12a2c:	d029      	beq.n	12a82 <CC_LibInit+0x8a>
   12a2e:	f000 f83d 	bl	12aac <CC_HalTerminate>
   12a32:	2407      	movs	r4, #7
   12a34:	f000 f88a 	bl	12b4c <CC_PalTerminate>
   12a38:	e7e6      	b.n	12a08 <CC_LibInit+0x10>
   12a3a:	2406      	movs	r4, #6
   12a3c:	f000 f836 	bl	12aac <CC_HalTerminate>
   12a40:	f000 f884 	bl	12b4c <CC_PalTerminate>
   12a44:	4620      	mov	r0, r4
   12a46:	b002      	add	sp, #8
   12a48:	bd10      	pop	{r4, pc}
   12a4a:	2404      	movs	r4, #4
   12a4c:	4620      	mov	r0, r4
   12a4e:	b002      	add	sp, #8
   12a50:	bd10      	pop	{r4, pc}
   12a52:	f000 f82b 	bl	12aac <CC_HalTerminate>
   12a56:	f000 f879 	bl	12b4c <CC_PalTerminate>
   12a5a:	f7ff ff7f 	bl	1295c <RndStartupTest.constprop.0>
   12a5e:	4604      	mov	r4, r0
   12a60:	b958      	cbnz	r0, 12a7a <CC_LibInit+0x82>
   12a62:	4602      	mov	r2, r0
   12a64:	4601      	mov	r1, r0
   12a66:	f7ff fd7d 	bl	12564 <nrf_cc3xx_platform_ctr_drbg_init>
   12a6a:	b930      	cbnz	r0, 12a7a <CC_LibInit+0x82>
   12a6c:	2268      	movs	r2, #104	; 0x68
   12a6e:	490c      	ldr	r1, [pc, #48]	; (12aa0 <CC_LibInit+0xa8>)
   12a70:	ab01      	add	r3, sp, #4
   12a72:	f7ff fdab 	bl	125cc <nrf_cc3xx_platform_ctr_drbg_get>
   12a76:	2800      	cmp	r0, #0
   12a78:	d0c6      	beq.n	12a08 <CC_LibInit+0x10>
   12a7a:	2405      	movs	r4, #5
   12a7c:	4620      	mov	r0, r4
   12a7e:	b002      	add	sp, #8
   12a80:	bd10      	pop	{r4, pc}
   12a82:	2001      	movs	r0, #1
   12a84:	f000 f8ea 	bl	12c5c <CC_PalPowerSaveModeSelect>
   12a88:	2800      	cmp	r0, #0
   12a8a:	d1e2      	bne.n	12a52 <CC_LibInit+0x5a>
   12a8c:	4b05      	ldr	r3, [pc, #20]	; (12aa4 <CC_LibInit+0xac>)
   12a8e:	6018      	str	r0, [r3, #0]
   12a90:	e7e3      	b.n	12a5a <CC_LibInit+0x62>
   12a92:	bf00      	nop
   12a94:	50841928 	.word	0x50841928
   12a98:	50841a24 	.word	0x50841a24
   12a9c:	20e00000 	.word	0x20e00000
   12aa0:	20000eac 	.word	0x20000eac
   12aa4:	50841a0c 	.word	0x50841a0c

00012aa8 <CC_HalInit>:
   12aa8:	2000      	movs	r0, #0
   12aaa:	4770      	bx	lr

00012aac <CC_HalTerminate>:
   12aac:	2000      	movs	r0, #0
   12aae:	4770      	bx	lr

00012ab0 <CC_HalClearInterruptBit>:
   12ab0:	0543      	lsls	r3, r0, #21
   12ab2:	d503      	bpl.n	12abc <CC_HalClearInterruptBit+0xc>
   12ab4:	f04f 32ff 	mov.w	r2, #4294967295
   12ab8:	4b02      	ldr	r3, [pc, #8]	; (12ac4 <CC_HalClearInterruptBit+0x14>)
   12aba:	601a      	str	r2, [r3, #0]
   12abc:	4b02      	ldr	r3, [pc, #8]	; (12ac8 <CC_HalClearInterruptBit+0x18>)
   12abe:	6018      	str	r0, [r3, #0]
   12ac0:	4770      	bx	lr
   12ac2:	bf00      	nop
   12ac4:	50841108 	.word	0x50841108
   12ac8:	50841a08 	.word	0x50841a08

00012acc <CC_HalMaskInterrupt>:
   12acc:	4b01      	ldr	r3, [pc, #4]	; (12ad4 <CC_HalMaskInterrupt+0x8>)
   12ace:	6018      	str	r0, [r3, #0]
   12ad0:	4770      	bx	lr
   12ad2:	bf00      	nop
   12ad4:	50841a04 	.word	0x50841a04

00012ad8 <CC_HalWaitInterrupt>:
   12ad8:	b108      	cbz	r0, 12ade <CC_HalWaitInterrupt+0x6>
   12ada:	f000 b86d 	b.w	12bb8 <CC_PalWaitInterrupt>
   12ade:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
   12ae2:	4770      	bx	lr

00012ae4 <CC_HalWaitInterruptRND>:
   12ae4:	b108      	cbz	r0, 12aea <CC_HalWaitInterruptRND+0x6>
   12ae6:	f000 b84f 	b.w	12b88 <CC_PalWaitInterruptRND>
   12aea:	f44f 0075 	mov.w	r0, #16056320	; 0xf50000
   12aee:	4770      	bx	lr

00012af0 <CC_PalInit>:
   12af0:	b510      	push	{r4, lr}
   12af2:	4811      	ldr	r0, [pc, #68]	; (12b38 <CC_PalInit+0x48>)
   12af4:	f000 f86e 	bl	12bd4 <CC_PalMutexCreate>
   12af8:	b100      	cbz	r0, 12afc <CC_PalInit+0xc>
   12afa:	bd10      	pop	{r4, pc}
   12afc:	480f      	ldr	r0, [pc, #60]	; (12b3c <CC_PalInit+0x4c>)
   12afe:	f000 f869 	bl	12bd4 <CC_PalMutexCreate>
   12b02:	2800      	cmp	r0, #0
   12b04:	d1f9      	bne.n	12afa <CC_PalInit+0xa>
   12b06:	4c0e      	ldr	r4, [pc, #56]	; (12b40 <CC_PalInit+0x50>)
   12b08:	4620      	mov	r0, r4
   12b0a:	f000 f863 	bl	12bd4 <CC_PalMutexCreate>
   12b0e:	2800      	cmp	r0, #0
   12b10:	d1f3      	bne.n	12afa <CC_PalInit+0xa>
   12b12:	4b0c      	ldr	r3, [pc, #48]	; (12b44 <CC_PalInit+0x54>)
   12b14:	480c      	ldr	r0, [pc, #48]	; (12b48 <CC_PalInit+0x58>)
   12b16:	601c      	str	r4, [r3, #0]
   12b18:	f000 f85c 	bl	12bd4 <CC_PalMutexCreate>
   12b1c:	4601      	mov	r1, r0
   12b1e:	2800      	cmp	r0, #0
   12b20:	d1eb      	bne.n	12afa <CC_PalInit+0xa>
   12b22:	f000 f82d 	bl	12b80 <CC_PalDmaInit>
   12b26:	4604      	mov	r4, r0
   12b28:	b108      	cbz	r0, 12b2e <CC_PalInit+0x3e>
   12b2a:	4620      	mov	r0, r4
   12b2c:	bd10      	pop	{r4, pc}
   12b2e:	f000 f877 	bl	12c20 <CC_PalPowerSaveModeInit>
   12b32:	4620      	mov	r0, r4
   12b34:	e7fa      	b.n	12b2c <CC_PalInit+0x3c>
   12b36:	bf00      	nop
   12b38:	200000ec 	.word	0x200000ec
   12b3c:	200000e0 	.word	0x200000e0
   12b40:	200000e8 	.word	0x200000e8
   12b44:	200000f0 	.word	0x200000f0
   12b48:	200000e4 	.word	0x200000e4

00012b4c <CC_PalTerminate>:
   12b4c:	b508      	push	{r3, lr}
   12b4e:	4808      	ldr	r0, [pc, #32]	; (12b70 <CC_PalTerminate+0x24>)
   12b50:	f000 f84a 	bl	12be8 <CC_PalMutexDestroy>
   12b54:	4807      	ldr	r0, [pc, #28]	; (12b74 <CC_PalTerminate+0x28>)
   12b56:	f000 f847 	bl	12be8 <CC_PalMutexDestroy>
   12b5a:	4807      	ldr	r0, [pc, #28]	; (12b78 <CC_PalTerminate+0x2c>)
   12b5c:	f000 f844 	bl	12be8 <CC_PalMutexDestroy>
   12b60:	4806      	ldr	r0, [pc, #24]	; (12b7c <CC_PalTerminate+0x30>)
   12b62:	f000 f841 	bl	12be8 <CC_PalMutexDestroy>
   12b66:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   12b6a:	f000 b80b 	b.w	12b84 <CC_PalDmaTerminate>
   12b6e:	bf00      	nop
   12b70:	200000ec 	.word	0x200000ec
   12b74:	200000e0 	.word	0x200000e0
   12b78:	200000e8 	.word	0x200000e8
   12b7c:	200000e4 	.word	0x200000e4

00012b80 <CC_PalDmaInit>:
   12b80:	2000      	movs	r0, #0
   12b82:	4770      	bx	lr

00012b84 <CC_PalDmaTerminate>:
   12b84:	4770      	bx	lr
   12b86:	bf00      	nop

00012b88 <CC_PalWaitInterruptRND>:
   12b88:	4602      	mov	r2, r0
   12b8a:	4807      	ldr	r0, [pc, #28]	; (12ba8 <CC_PalWaitInterruptRND+0x20>)
   12b8c:	6803      	ldr	r3, [r0, #0]
   12b8e:	4213      	tst	r3, r2
   12b90:	d0fc      	beq.n	12b8c <CC_PalWaitInterruptRND+0x4>
   12b92:	b121      	cbz	r1, 12b9e <CC_PalWaitInterruptRND+0x16>
   12b94:	4b05      	ldr	r3, [pc, #20]	; (12bac <CC_PalWaitInterruptRND+0x24>)
   12b96:	4806      	ldr	r0, [pc, #24]	; (12bb0 <CC_PalWaitInterruptRND+0x28>)
   12b98:	681b      	ldr	r3, [r3, #0]
   12b9a:	600b      	str	r3, [r1, #0]
   12b9c:	6003      	str	r3, [r0, #0]
   12b9e:	4b05      	ldr	r3, [pc, #20]	; (12bb4 <CC_PalWaitInterruptRND+0x2c>)
   12ba0:	2000      	movs	r0, #0
   12ba2:	601a      	str	r2, [r3, #0]
   12ba4:	4770      	bx	lr
   12ba6:	bf00      	nop
   12ba8:	50841a00 	.word	0x50841a00
   12bac:	50841104 	.word	0x50841104
   12bb0:	50841108 	.word	0x50841108
   12bb4:	50841a08 	.word	0x50841a08

00012bb8 <CC_PalWaitInterrupt>:
   12bb8:	4602      	mov	r2, r0
   12bba:	4904      	ldr	r1, [pc, #16]	; (12bcc <CC_PalWaitInterrupt+0x14>)
   12bbc:	680b      	ldr	r3, [r1, #0]
   12bbe:	421a      	tst	r2, r3
   12bc0:	d0fc      	beq.n	12bbc <CC_PalWaitInterrupt+0x4>
   12bc2:	4b03      	ldr	r3, [pc, #12]	; (12bd0 <CC_PalWaitInterrupt+0x18>)
   12bc4:	2000      	movs	r0, #0
   12bc6:	601a      	str	r2, [r3, #0]
   12bc8:	4770      	bx	lr
   12bca:	bf00      	nop
   12bcc:	50841a00 	.word	0x50841a00
   12bd0:	50841a08 	.word	0x50841a08

00012bd4 <CC_PalMutexCreate>:
   12bd4:	b508      	push	{r3, lr}
   12bd6:	4b03      	ldr	r3, [pc, #12]	; (12be4 <CC_PalMutexCreate+0x10>)
   12bd8:	6802      	ldr	r2, [r0, #0]
   12bda:	681b      	ldr	r3, [r3, #0]
   12bdc:	6810      	ldr	r0, [r2, #0]
   12bde:	4798      	blx	r3
   12be0:	2000      	movs	r0, #0
   12be2:	bd08      	pop	{r3, pc}
   12be4:	200000a0 	.word	0x200000a0

00012be8 <CC_PalMutexDestroy>:
   12be8:	b508      	push	{r3, lr}
   12bea:	4b03      	ldr	r3, [pc, #12]	; (12bf8 <CC_PalMutexDestroy+0x10>)
   12bec:	6802      	ldr	r2, [r0, #0]
   12bee:	685b      	ldr	r3, [r3, #4]
   12bf0:	6810      	ldr	r0, [r2, #0]
   12bf2:	4798      	blx	r3
   12bf4:	2000      	movs	r0, #0
   12bf6:	bd08      	pop	{r3, pc}
   12bf8:	200000a0 	.word	0x200000a0

00012bfc <CC_PalMutexLock>:
   12bfc:	4b02      	ldr	r3, [pc, #8]	; (12c08 <CC_PalMutexLock+0xc>)
   12bfe:	6802      	ldr	r2, [r0, #0]
   12c00:	689b      	ldr	r3, [r3, #8]
   12c02:	6810      	ldr	r0, [r2, #0]
   12c04:	4718      	bx	r3
   12c06:	bf00      	nop
   12c08:	200000a0 	.word	0x200000a0

00012c0c <CC_PalMutexUnlock>:
   12c0c:	b508      	push	{r3, lr}
   12c0e:	4b03      	ldr	r3, [pc, #12]	; (12c1c <CC_PalMutexUnlock+0x10>)
   12c10:	6802      	ldr	r2, [r0, #0]
   12c12:	68db      	ldr	r3, [r3, #12]
   12c14:	6810      	ldr	r0, [r2, #0]
   12c16:	4798      	blx	r3
   12c18:	2000      	movs	r0, #0
   12c1a:	bd08      	pop	{r3, pc}
   12c1c:	200000a0 	.word	0x200000a0

00012c20 <CC_PalPowerSaveModeInit>:
   12c20:	b570      	push	{r4, r5, r6, lr}
   12c22:	4c09      	ldr	r4, [pc, #36]	; (12c48 <CC_PalPowerSaveModeInit+0x28>)
   12c24:	4d09      	ldr	r5, [pc, #36]	; (12c4c <CC_PalPowerSaveModeInit+0x2c>)
   12c26:	6920      	ldr	r0, [r4, #16]
   12c28:	68ab      	ldr	r3, [r5, #8]
   12c2a:	4798      	blx	r3
   12c2c:	b118      	cbz	r0, 12c36 <CC_PalPowerSaveModeInit+0x16>
   12c2e:	4b08      	ldr	r3, [pc, #32]	; (12c50 <CC_PalPowerSaveModeInit+0x30>)
   12c30:	4808      	ldr	r0, [pc, #32]	; (12c54 <CC_PalPowerSaveModeInit+0x34>)
   12c32:	685b      	ldr	r3, [r3, #4]
   12c34:	4798      	blx	r3
   12c36:	2100      	movs	r1, #0
   12c38:	4a07      	ldr	r2, [pc, #28]	; (12c58 <CC_PalPowerSaveModeInit+0x38>)
   12c3a:	68eb      	ldr	r3, [r5, #12]
   12c3c:	6011      	str	r1, [r2, #0]
   12c3e:	6920      	ldr	r0, [r4, #16]
   12c40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   12c44:	4718      	bx	r3
   12c46:	bf00      	nop
   12c48:	200000b0 	.word	0x200000b0
   12c4c:	200000a0 	.word	0x200000a0
   12c50:	20000090 	.word	0x20000090
   12c54:	00015d40 	.word	0x00015d40
   12c58:	20001134 	.word	0x20001134

00012c5c <CC_PalPowerSaveModeSelect>:
   12c5c:	b570      	push	{r4, r5, r6, lr}
   12c5e:	4d1a      	ldr	r5, [pc, #104]	; (12cc8 <CC_PalPowerSaveModeSelect+0x6c>)
   12c60:	4e1a      	ldr	r6, [pc, #104]	; (12ccc <CC_PalPowerSaveModeSelect+0x70>)
   12c62:	4604      	mov	r4, r0
   12c64:	68b2      	ldr	r2, [r6, #8]
   12c66:	6928      	ldr	r0, [r5, #16]
   12c68:	4790      	blx	r2
   12c6a:	b9f0      	cbnz	r0, 12caa <CC_PalPowerSaveModeSelect+0x4e>
   12c6c:	b15c      	cbz	r4, 12c86 <CC_PalPowerSaveModeSelect+0x2a>
   12c6e:	4c18      	ldr	r4, [pc, #96]	; (12cd0 <CC_PalPowerSaveModeSelect+0x74>)
   12c70:	6823      	ldr	r3, [r4, #0]
   12c72:	b1ab      	cbz	r3, 12ca0 <CC_PalPowerSaveModeSelect+0x44>
   12c74:	2b01      	cmp	r3, #1
   12c76:	d01a      	beq.n	12cae <CC_PalPowerSaveModeSelect+0x52>
   12c78:	3b01      	subs	r3, #1
   12c7a:	6023      	str	r3, [r4, #0]
   12c7c:	6928      	ldr	r0, [r5, #16]
   12c7e:	68f3      	ldr	r3, [r6, #12]
   12c80:	4798      	blx	r3
   12c82:	2000      	movs	r0, #0
   12c84:	bd70      	pop	{r4, r5, r6, pc}
   12c86:	4c12      	ldr	r4, [pc, #72]	; (12cd0 <CC_PalPowerSaveModeSelect+0x74>)
   12c88:	6821      	ldr	r1, [r4, #0]
   12c8a:	b939      	cbnz	r1, 12c9c <CC_PalPowerSaveModeSelect+0x40>
   12c8c:	2001      	movs	r0, #1
   12c8e:	4b11      	ldr	r3, [pc, #68]	; (12cd4 <CC_PalPowerSaveModeSelect+0x78>)
   12c90:	4a11      	ldr	r2, [pc, #68]	; (12cd8 <CC_PalPowerSaveModeSelect+0x7c>)
   12c92:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
   12c96:	6813      	ldr	r3, [r2, #0]
   12c98:	2b00      	cmp	r3, #0
   12c9a:	d1fc      	bne.n	12c96 <CC_PalPowerSaveModeSelect+0x3a>
   12c9c:	3101      	adds	r1, #1
   12c9e:	6021      	str	r1, [r4, #0]
   12ca0:	68f3      	ldr	r3, [r6, #12]
   12ca2:	6928      	ldr	r0, [r5, #16]
   12ca4:	4798      	blx	r3
   12ca6:	2000      	movs	r0, #0
   12ca8:	bd70      	pop	{r4, r5, r6, pc}
   12caa:	480c      	ldr	r0, [pc, #48]	; (12cdc <CC_PalPowerSaveModeSelect+0x80>)
   12cac:	bd70      	pop	{r4, r5, r6, pc}
   12cae:	4a0a      	ldr	r2, [pc, #40]	; (12cd8 <CC_PalPowerSaveModeSelect+0x7c>)
   12cb0:	6813      	ldr	r3, [r2, #0]
   12cb2:	2b00      	cmp	r3, #0
   12cb4:	d1fc      	bne.n	12cb0 <CC_PalPowerSaveModeSelect+0x54>
   12cb6:	4a07      	ldr	r2, [pc, #28]	; (12cd4 <CC_PalPowerSaveModeSelect+0x78>)
   12cb8:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
   12cbc:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
   12cc0:	f7ff ff04 	bl	12acc <CC_HalMaskInterrupt>
   12cc4:	6823      	ldr	r3, [r4, #0]
   12cc6:	e7d7      	b.n	12c78 <CC_PalPowerSaveModeSelect+0x1c>
   12cc8:	200000b0 	.word	0x200000b0
   12ccc:	200000a0 	.word	0x200000a0
   12cd0:	20001134 	.word	0x20001134
   12cd4:	50840000 	.word	0x50840000
   12cd8:	50841910 	.word	0x50841910
   12cdc:	ffff8fe9 	.word	0xffff8fe9

00012ce0 <mutex_init>:
   12ce0:	4b01      	ldr	r3, [pc, #4]	; (12ce8 <mutex_init+0x8>)
   12ce2:	681b      	ldr	r3, [r3, #0]
   12ce4:	4718      	bx	r3
   12ce6:	bf00      	nop
   12ce8:	200000a0 	.word	0x200000a0

00012cec <mutex_lock>:
   12cec:	4b01      	ldr	r3, [pc, #4]	; (12cf4 <mutex_lock+0x8>)
   12cee:	689b      	ldr	r3, [r3, #8]
   12cf0:	4718      	bx	r3
   12cf2:	bf00      	nop
   12cf4:	200000a0 	.word	0x200000a0

00012cf8 <mutex_unlock>:
   12cf8:	4b01      	ldr	r3, [pc, #4]	; (12d00 <mutex_unlock+0x8>)
   12cfa:	68db      	ldr	r3, [r3, #12]
   12cfc:	4718      	bx	r3
   12cfe:	bf00      	nop
   12d00:	200000a0 	.word	0x200000a0

00012d04 <startTrngHW>:
   12d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   12d08:	2800      	cmp	r0, #0
   12d0a:	d078      	beq.n	12dfe <startTrngHW+0xfa>
   12d0c:	460c      	mov	r4, r1
   12d0e:	2900      	cmp	r1, #0
   12d10:	d075      	beq.n	12dfe <startTrngHW+0xfa>
   12d12:	461d      	mov	r5, r3
   12d14:	2b00      	cmp	r3, #0
   12d16:	d072      	beq.n	12dfe <startTrngHW+0xfa>
   12d18:	4606      	mov	r6, r0
   12d1a:	b11a      	cbz	r2, 12d24 <startTrngHW+0x20>
   12d1c:	2201      	movs	r2, #1
   12d1e:	2300      	movs	r3, #0
   12d20:	602a      	str	r2, [r5, #0]
   12d22:	6003      	str	r3, [r0, #0]
   12d24:	682b      	ldr	r3, [r5, #0]
   12d26:	2b00      	cmp	r3, #0
   12d28:	d065      	beq.n	12df6 <startTrngHW+0xf2>
   12d2a:	4629      	mov	r1, r5
   12d2c:	4620      	mov	r0, r4
   12d2e:	f001 f8dd 	bl	13eec <LLF_RND_GetFastestRosc>
   12d32:	4607      	mov	r7, r0
   12d34:	2800      	cmp	r0, #0
   12d36:	d15f      	bne.n	12df8 <startTrngHW+0xf4>
   12d38:	4621      	mov	r1, r4
   12d3a:	6828      	ldr	r0, [r5, #0]
   12d3c:	f001 f8b8 	bl	13eb0 <LLF_RND_GetRoscSampleCnt>
   12d40:	4607      	mov	r7, r0
   12d42:	2800      	cmp	r0, #0
   12d44:	d158      	bne.n	12df8 <startTrngHW+0xf4>
   12d46:	682b      	ldr	r3, [r5, #0]
   12d48:	2b08      	cmp	r3, #8
   12d4a:	d067      	beq.n	12e1c <startTrngHW+0x118>
   12d4c:	2b04      	cmp	r3, #4
   12d4e:	d068      	beq.n	12e22 <startTrngHW+0x11e>
   12d50:	f1a3 0802 	sub.w	r8, r3, #2
   12d54:	fab8 f888 	clz	r8, r8
   12d58:	ea4f 1858 	mov.w	r8, r8, lsr #5
   12d5c:	2301      	movs	r3, #1
   12d5e:	469c      	mov	ip, r3
   12d60:	4a31      	ldr	r2, [pc, #196]	; (12e28 <startTrngHW+0x124>)
   12d62:	4932      	ldr	r1, [pc, #200]	; (12e2c <startTrngHW+0x128>)
   12d64:	6013      	str	r3, [r2, #0]
   12d66:	4610      	mov	r0, r2
   12d68:	600b      	str	r3, [r1, #0]
   12d6a:	3a94      	subs	r2, #148	; 0x94
   12d6c:	f8c0 c000 	str.w	ip, [r0]
   12d70:	6a63      	ldr	r3, [r4, #36]	; 0x24
   12d72:	6013      	str	r3, [r2, #0]
   12d74:	6811      	ldr	r1, [r2, #0]
   12d76:	428b      	cmp	r3, r1
   12d78:	d1f8      	bne.n	12d6c <startTrngHW+0x68>
   12d7a:	f04f 0900 	mov.w	r9, #0
   12d7e:	4b2c      	ldr	r3, [pc, #176]	; (12e30 <startTrngHW+0x12c>)
   12d80:	f04f 30ff 	mov.w	r0, #4294967295
   12d84:	f8c3 9000 	str.w	r9, [r3]
   12d88:	f7ff fe92 	bl	12ab0 <CC_HalClearInterruptBit>
   12d8c:	f06f 021b 	mvn.w	r2, #27
   12d90:	4b28      	ldr	r3, [pc, #160]	; (12e34 <startTrngHW+0x130>)
   12d92:	4648      	mov	r0, r9
   12d94:	601a      	str	r2, [r3, #0]
   12d96:	f7ff fe99 	bl	12acc <CC_HalMaskInterrupt>
   12d9a:	4a27      	ldr	r2, [pc, #156]	; (12e38 <startTrngHW+0x134>)
   12d9c:	4b27      	ldr	r3, [pc, #156]	; (12e3c <startTrngHW+0x138>)
   12d9e:	f8c2 8000 	str.w	r8, [r2]
   12da2:	6818      	ldr	r0, [r3, #0]
   12da4:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
   12da8:	f7ff fe90 	bl	12acc <CC_HalMaskInterrupt>
   12dac:	220a      	movs	r2, #10
   12dae:	4b24      	ldr	r3, [pc, #144]	; (12e40 <startTrngHW+0x13c>)
   12db0:	601a      	str	r2, [r3, #0]
   12db2:	9a08      	ldr	r2, [sp, #32]
   12db4:	6923      	ldr	r3, [r4, #16]
   12db6:	2a01      	cmp	r2, #1
   12db8:	6a61      	ldr	r1, [r4, #36]	; 0x24
   12dba:	d024      	beq.n	12e06 <startTrngHW+0x102>
   12dbc:	4a21      	ldr	r2, [pc, #132]	; (12e44 <startTrngHW+0x140>)
   12dbe:	fba2 2303 	umull	r2, r3, r2, r3
   12dc2:	091b      	lsrs	r3, r3, #4
   12dc4:	2201      	movs	r2, #1
   12dc6:	fb03 f301 	mul.w	r3, r3, r1
   12dca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   12dce:	491e      	ldr	r1, [pc, #120]	; (12e48 <startTrngHW+0x144>)
   12dd0:	03db      	lsls	r3, r3, #15
   12dd2:	099b      	lsrs	r3, r3, #6
   12dd4:	600b      	str	r3, [r1, #0]
   12dd6:	4b16      	ldr	r3, [pc, #88]	; (12e30 <startTrngHW+0x12c>)
   12dd8:	4638      	mov	r0, r7
   12dda:	601a      	str	r2, [r3, #0]
   12ddc:	6833      	ldr	r3, [r6, #0]
   12dde:	682a      	ldr	r2, [r5, #0]
   12de0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   12de4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   12de8:	6033      	str	r3, [r6, #0]
   12dea:	682a      	ldr	r2, [r5, #0]
   12dec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   12df0:	6033      	str	r3, [r6, #0]
   12df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   12df6:	4f15      	ldr	r7, [pc, #84]	; (12e4c <startTrngHW+0x148>)
   12df8:	4638      	mov	r0, r7
   12dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   12dfe:	4f14      	ldr	r7, [pc, #80]	; (12e50 <startTrngHW+0x14c>)
   12e00:	4638      	mov	r0, r7
   12e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   12e06:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   12e0a:	f8d3 2c0c 	ldr.w	r2, [r3, #3084]	; 0xc0c
   12e0e:	3201      	adds	r2, #1
   12e10:	d002      	beq.n	12e18 <startTrngHW+0x114>
   12e12:	f8d3 3c0c 	ldr.w	r3, [r3, #3084]	; 0xc0c
   12e16:	e7d1      	b.n	12dbc <startTrngHW+0xb8>
   12e18:	2316      	movs	r3, #22
   12e1a:	e7d3      	b.n	12dc4 <startTrngHW+0xc0>
   12e1c:	f04f 0803 	mov.w	r8, #3
   12e20:	e79c      	b.n	12d5c <startTrngHW+0x58>
   12e22:	f04f 0802 	mov.w	r8, #2
   12e26:	e799      	b.n	12d5c <startTrngHW+0x58>
   12e28:	508411c4 	.word	0x508411c4
   12e2c:	50841140 	.word	0x50841140
   12e30:	5084112c 	.word	0x5084112c
   12e34:	50841100 	.word	0x50841100
   12e38:	5084110c 	.word	0x5084110c
   12e3c:	50841a04 	.word	0x50841a04
   12e40:	50841138 	.word	0x50841138
   12e44:	aaaaaaab 	.word	0xaaaaaaab
   12e48:	508411d8 	.word	0x508411d8
   12e4c:	00f10c31 	.word	0x00f10c31
   12e50:	00f10c35 	.word	0x00f10c35

00012e54 <LLF_RND_RepetitionCounterTest.part.0>:
   12e54:	b4f0      	push	{r4, r5, r6, r7}
   12e56:	2400      	movs	r4, #0
   12e58:	00c9      	lsls	r1, r1, #3
   12e5a:	4626      	mov	r6, r4
   12e5c:	4627      	mov	r7, r4
   12e5e:	f101 3cff 	add.w	ip, r1, #4294967295
   12e62:	e006      	b.n	12e72 <LLF_RND_RepetitionCounterTest.part.0+0x1e>
   12e64:	429f      	cmp	r7, r3
   12e66:	d015      	beq.n	12e94 <LLF_RND_RepetitionCounterTest.part.0+0x40>
   12e68:	2601      	movs	r6, #1
   12e6a:	4565      	cmp	r5, ip
   12e6c:	d818      	bhi.n	12ea0 <LLF_RND_RepetitionCounterTest.part.0+0x4c>
   12e6e:	462c      	mov	r4, r5
   12e70:	461f      	mov	r7, r3
   12e72:	0963      	lsrs	r3, r4, #5
   12e74:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   12e78:	f004 011f 	and.w	r1, r4, #31
   12e7c:	40cb      	lsrs	r3, r1
   12e7e:	291f      	cmp	r1, #31
   12e80:	f104 0501 	add.w	r5, r4, #1
   12e84:	bf18      	it	ne
   12e86:	f003 0301 	andne.w	r3, r3, #1
   12e8a:	2c00      	cmp	r4, #0
   12e8c:	d1ea      	bne.n	12e64 <LLF_RND_RepetitionCounterTest.part.0+0x10>
   12e8e:	2601      	movs	r6, #1
   12e90:	4635      	mov	r5, r6
   12e92:	e7ec      	b.n	12e6e <LLF_RND_RepetitionCounterTest.part.0+0x1a>
   12e94:	3601      	adds	r6, #1
   12e96:	4296      	cmp	r6, r2
   12e98:	d1e7      	bne.n	12e6a <LLF_RND_RepetitionCounterTest.part.0+0x16>
   12e9a:	4803      	ldr	r0, [pc, #12]	; (12ea8 <LLF_RND_RepetitionCounterTest.part.0+0x54>)
   12e9c:	bcf0      	pop	{r4, r5, r6, r7}
   12e9e:	4770      	bx	lr
   12ea0:	2000      	movs	r0, #0
   12ea2:	bcf0      	pop	{r4, r5, r6, r7}
   12ea4:	4770      	bx	lr
   12ea6:	bf00      	nop
   12ea8:	00f10c36 	.word	0x00f10c36

00012eac <LLF_RND_AdaptiveProportionTest>:
   12eac:	2800      	cmp	r0, #0
   12eae:	d05f      	beq.n	12f70 <LLF_RND_AdaptiveProportionTest+0xc4>
   12eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12eb4:	1e4c      	subs	r4, r1, #1
   12eb6:	f5b4 7f04 	cmp.w	r4, #528	; 0x210
   12eba:	d226      	bcs.n	12f0a <LLF_RND_AdaptiveProportionTest+0x5e>
   12ebc:	b32b      	cbz	r3, 12f0a <LLF_RND_AdaptiveProportionTest+0x5e>
   12ebe:	b322      	cbz	r2, 12f0a <LLF_RND_AdaptiveProportionTest+0x5e>
   12ec0:	00cc      	lsls	r4, r1, #3
   12ec2:	2b01      	cmp	r3, #1
   12ec4:	f104 3eff 	add.w	lr, r4, #4294967295
   12ec8:	d02f      	beq.n	12f2a <LLF_RND_AdaptiveProportionTest+0x7e>
   12eca:	2100      	movs	r1, #0
   12ecc:	468c      	mov	ip, r1
   12ece:	460f      	mov	r7, r1
   12ed0:	460d      	mov	r5, r1
   12ed2:	f103 38ff 	add.w	r8, r3, #4294967295
   12ed6:	094c      	lsrs	r4, r1, #5
   12ed8:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   12edc:	f001 061f 	and.w	r6, r1, #31
   12ee0:	40f4      	lsrs	r4, r6
   12ee2:	2e1f      	cmp	r6, #31
   12ee4:	bf18      	it	ne
   12ee6:	f004 0401 	andne.w	r4, r4, #1
   12eea:	b921      	cbnz	r1, 12ef6 <LLF_RND_AdaptiveProportionTest+0x4a>
   12eec:	2501      	movs	r5, #1
   12eee:	46ac      	mov	ip, r5
   12ef0:	4629      	mov	r1, r5
   12ef2:	4627      	mov	r7, r4
   12ef4:	e7ef      	b.n	12ed6 <LLF_RND_AdaptiveProportionTest+0x2a>
   12ef6:	42ab      	cmp	r3, r5
   12ef8:	d013      	beq.n	12f22 <LLF_RND_AdaptiveProportionTest+0x76>
   12efa:	42a7      	cmp	r7, r4
   12efc:	d101      	bne.n	12f02 <LLF_RND_AdaptiveProportionTest+0x56>
   12efe:	f10c 0c01 	add.w	ip, ip, #1
   12f02:	4545      	cmp	r5, r8
   12f04:	d104      	bne.n	12f10 <LLF_RND_AdaptiveProportionTest+0x64>
   12f06:	4562      	cmp	r2, ip
   12f08:	d202      	bcs.n	12f10 <LLF_RND_AdaptiveProportionTest+0x64>
   12f0a:	481a      	ldr	r0, [pc, #104]	; (12f74 <LLF_RND_AdaptiveProportionTest+0xc8>)
   12f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12f10:	463c      	mov	r4, r7
   12f12:	3101      	adds	r1, #1
   12f14:	458e      	cmp	lr, r1
   12f16:	f105 0501 	add.w	r5, r5, #1
   12f1a:	d2ea      	bcs.n	12ef2 <LLF_RND_AdaptiveProportionTest+0x46>
   12f1c:	2000      	movs	r0, #0
   12f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12f22:	2500      	movs	r5, #0
   12f24:	f04f 0c01 	mov.w	ip, #1
   12f28:	e7f3      	b.n	12f12 <LLF_RND_AdaptiveProportionTest+0x66>
   12f2a:	2600      	movs	r6, #0
   12f2c:	46b4      	mov	ip, r6
   12f2e:	4637      	mov	r7, r6
   12f30:	4631      	mov	r1, r6
   12f32:	094b      	lsrs	r3, r1, #5
   12f34:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   12f38:	f001 051f 	and.w	r5, r1, #31
   12f3c:	40eb      	lsrs	r3, r5
   12f3e:	2d1f      	cmp	r5, #31
   12f40:	bf18      	it	ne
   12f42:	f003 0301 	andne.w	r3, r3, #1
   12f46:	b139      	cbz	r1, 12f58 <LLF_RND_AdaptiveProportionTest+0xac>
   12f48:	b95f      	cbnz	r7, 12f62 <LLF_RND_AdaptiveProportionTest+0xb6>
   12f4a:	459c      	cmp	ip, r3
   12f4c:	d001      	beq.n	12f52 <LLF_RND_AdaptiveProportionTest+0xa6>
   12f4e:	4663      	mov	r3, ip
   12f50:	e008      	b.n	12f64 <LLF_RND_AdaptiveProportionTest+0xb8>
   12f52:	4663      	mov	r3, ip
   12f54:	3601      	adds	r6, #1
   12f56:	e005      	b.n	12f64 <LLF_RND_AdaptiveProportionTest+0xb8>
   12f58:	2601      	movs	r6, #1
   12f5a:	4631      	mov	r1, r6
   12f5c:	469c      	mov	ip, r3
   12f5e:	2701      	movs	r7, #1
   12f60:	e7e7      	b.n	12f32 <LLF_RND_AdaptiveProportionTest+0x86>
   12f62:	463e      	mov	r6, r7
   12f64:	42b2      	cmp	r2, r6
   12f66:	d3d0      	bcc.n	12f0a <LLF_RND_AdaptiveProportionTest+0x5e>
   12f68:	3101      	adds	r1, #1
   12f6a:	42a1      	cmp	r1, r4
   12f6c:	d1f6      	bne.n	12f5c <LLF_RND_AdaptiveProportionTest+0xb0>
   12f6e:	e7d5      	b.n	12f1c <LLF_RND_AdaptiveProportionTest+0x70>
   12f70:	4800      	ldr	r0, [pc, #0]	; (12f74 <LLF_RND_AdaptiveProportionTest+0xc8>)
   12f72:	4770      	bx	lr
   12f74:	00f10c37 	.word	0x00f10c37

00012f78 <getTrngSource>:
   12f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12f7c:	b08d      	sub	sp, #52	; 0x34
   12f7e:	9e18      	ldr	r6, [sp, #96]	; 0x60
   12f80:	4607      	mov	r7, r0
   12f82:	460c      	mov	r4, r1
   12f84:	9d17      	ldr	r5, [sp, #92]	; 0x5c
   12f86:	2e00      	cmp	r6, #0
   12f88:	d14c      	bne.n	13024 <getTrngSource+0xac>
   12f8a:	f8d1 b010 	ldr.w	fp, [r1, #16]
   12f8e:	2100      	movs	r1, #0
   12f90:	601d      	str	r5, [r3, #0]
   12f92:	9b16      	ldr	r3, [sp, #88]	; 0x58
   12f94:	6019      	str	r1, [r3, #0]
   12f96:	2a00      	cmp	r2, #0
   12f98:	f000 8122 	beq.w	131e0 <getTrngSource+0x268>
   12f9c:	4a9c      	ldr	r2, [pc, #624]	; (13210 <getTrngSource+0x298>)
   12f9e:	4b9d      	ldr	r3, [pc, #628]	; (13214 <getTrngSource+0x29c>)
   12fa0:	6811      	ldr	r1, [r2, #0]
   12fa2:	6a62      	ldr	r2, [r4, #36]	; 0x24
   12fa4:	681b      	ldr	r3, [r3, #0]
   12fa6:	429a      	cmp	r2, r3
   12fa8:	d147      	bne.n	1303a <getTrngSource+0xc2>
   12faa:	290a      	cmp	r1, #10
   12fac:	d145      	bne.n	1303a <getTrngSource+0xc2>
   12fae:	78fb      	ldrb	r3, [r7, #3]
   12fb0:	9304      	str	r3, [sp, #16]
   12fb2:	2304      	movs	r3, #4
   12fb4:	46b8      	mov	r8, r7
   12fb6:	9302      	str	r3, [sp, #8]
   12fb8:	4b97      	ldr	r3, [pc, #604]	; (13218 <getTrngSource+0x2a0>)
   12fba:	fba3 230b 	umull	r2, r3, r3, fp
   12fbe:	ea4f 0a93 	mov.w	sl, r3, lsr #2
   12fc2:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
   12fc6:	f105 0208 	add.w	r2, r5, #8
   12fca:	9203      	str	r2, [sp, #12]
   12fcc:	ebab 0a43 	sub.w	sl, fp, r3, lsl #1
   12fd0:	9b16      	ldr	r3, [sp, #88]	; 0x58
   12fd2:	f8c3 b000 	str.w	fp, [r3]
   12fd6:	f1bb 0f00 	cmp.w	fp, #0
   12fda:	f000 80c7 	beq.w	1316c <getTrngSource+0x1f4>
   12fde:	465d      	mov	r5, fp
   12fe0:	f04f 0900 	mov.w	r9, #0
   12fe4:	9e03      	ldr	r6, [sp, #12]
   12fe6:	f000 ff91 	bl	13f0c <LLF_RND_TurnOffTrng>
   12fea:	2300      	movs	r3, #0
   12fec:	9305      	str	r3, [sp, #20]
   12fee:	f1b8 0f00 	cmp.w	r8, #0
   12ff2:	f000 80e9 	beq.w	131c8 <getTrngSource+0x250>
   12ff6:	2c00      	cmp	r4, #0
   12ff8:	f000 80e6 	beq.w	131c8 <getTrngSource+0x250>
   12ffc:	9b04      	ldr	r3, [sp, #16]
   12ffe:	2b00      	cmp	r3, #0
   13000:	f000 80e0 	beq.w	131c4 <getTrngSource+0x24c>
   13004:	4620      	mov	r0, r4
   13006:	a904      	add	r1, sp, #16
   13008:	f000 ff70 	bl	13eec <LLF_RND_GetFastestRosc>
   1300c:	b1b8      	cbz	r0, 1303e <getTrngSource+0xc6>
   1300e:	4b83      	ldr	r3, [pc, #524]	; (1321c <getTrngSource+0x2a4>)
   13010:	4298      	cmp	r0, r3
   13012:	f040 80ab 	bne.w	1316c <getTrngSource+0x1f4>
   13016:	9002      	str	r0, [sp, #8]
   13018:	f000 ff78 	bl	13f0c <LLF_RND_TurnOffTrng>
   1301c:	9802      	ldr	r0, [sp, #8]
   1301e:	b00d      	add	sp, #52	; 0x34
   13020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13024:	f44f 017f 	mov.w	r1, #16711680	; 0xff0000
   13028:	f8d1 0c0c 	ldr.w	r0, [r1, #3084]	; 0xc0c
   1302c:	3001      	adds	r0, #1
   1302e:	bf0c      	ite	eq
   13030:	f44f 7b04 	moveq.w	fp, #528	; 0x210
   13034:	f8d1 bc0c 	ldrne.w	fp, [r1, #3084]	; 0xc0c
   13038:	e7a9      	b.n	12f8e <getTrngSource+0x16>
   1303a:	4879      	ldr	r0, [pc, #484]	; (13220 <getTrngSource+0x2a8>)
   1303c:	e7eb      	b.n	13016 <getTrngSource+0x9e>
   1303e:	4621      	mov	r1, r4
   13040:	9804      	ldr	r0, [sp, #16]
   13042:	f000 ff35 	bl	13eb0 <LLF_RND_GetRoscSampleCnt>
   13046:	2800      	cmp	r0, #0
   13048:	d1e1      	bne.n	1300e <getTrngSource+0x96>
   1304a:	9f04      	ldr	r7, [sp, #16]
   1304c:	2f08      	cmp	r7, #8
   1304e:	f000 80bd 	beq.w	131cc <getTrngSource+0x254>
   13052:	2f04      	cmp	r7, #4
   13054:	f000 80bc 	beq.w	131d0 <getTrngSource+0x258>
   13058:	f1a7 0702 	sub.w	r7, r7, #2
   1305c:	fab7 f787 	clz	r7, r7
   13060:	097f      	lsrs	r7, r7, #5
   13062:	2301      	movs	r3, #1
   13064:	4619      	mov	r1, r3
   13066:	486f      	ldr	r0, [pc, #444]	; (13224 <getTrngSource+0x2ac>)
   13068:	6003      	str	r3, [r0, #0]
   1306a:	f840 3c84 	str.w	r3, [r0, #-132]
   1306e:	4b6d      	ldr	r3, [pc, #436]	; (13224 <getTrngSource+0x2ac>)
   13070:	4868      	ldr	r0, [pc, #416]	; (13214 <getTrngSource+0x29c>)
   13072:	6019      	str	r1, [r3, #0]
   13074:	6a63      	ldr	r3, [r4, #36]	; 0x24
   13076:	6003      	str	r3, [r0, #0]
   13078:	6800      	ldr	r0, [r0, #0]
   1307a:	4283      	cmp	r3, r0
   1307c:	d1f7      	bne.n	1306e <getTrngSource+0xf6>
   1307e:	2300      	movs	r3, #0
   13080:	4a69      	ldr	r2, [pc, #420]	; (13228 <getTrngSource+0x2b0>)
   13082:	f04f 30ff 	mov.w	r0, #4294967295
   13086:	6013      	str	r3, [r2, #0]
   13088:	f7ff fd12 	bl	12ab0 <CC_HalClearInterruptBit>
   1308c:	2300      	movs	r3, #0
   1308e:	f06f 011b 	mvn.w	r1, #27
   13092:	4618      	mov	r0, r3
   13094:	4b65      	ldr	r3, [pc, #404]	; (1322c <getTrngSource+0x2b4>)
   13096:	6019      	str	r1, [r3, #0]
   13098:	f7ff fd18 	bl	12acc <CC_HalMaskInterrupt>
   1309c:	4964      	ldr	r1, [pc, #400]	; (13230 <getTrngSource+0x2b8>)
   1309e:	4b65      	ldr	r3, [pc, #404]	; (13234 <getTrngSource+0x2bc>)
   130a0:	600f      	str	r7, [r1, #0]
   130a2:	6818      	ldr	r0, [r3, #0]
   130a4:	4f5c      	ldr	r7, [pc, #368]	; (13218 <getTrngSource+0x2a0>)
   130a6:	f440 6080 	orr.w	r0, r0, #1024	; 0x400
   130aa:	f7ff fd0f 	bl	12acc <CC_HalMaskInterrupt>
   130ae:	210a      	movs	r1, #10
   130b0:	2201      	movs	r2, #1
   130b2:	4b57      	ldr	r3, [pc, #348]	; (13210 <getTrngSource+0x298>)
   130b4:	4860      	ldr	r0, [pc, #384]	; (13238 <getTrngSource+0x2c0>)
   130b6:	6019      	str	r1, [r3, #0]
   130b8:	6921      	ldr	r1, [r4, #16]
   130ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
   130bc:	fba7 c101 	umull	ip, r1, r7, r1
   130c0:	0909      	lsrs	r1, r1, #4
   130c2:	fb03 f301 	mul.w	r3, r3, r1
   130c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   130ca:	03db      	lsls	r3, r3, #15
   130cc:	099b      	lsrs	r3, r3, #6
   130ce:	6003      	str	r3, [r0, #0]
   130d0:	4b55      	ldr	r3, [pc, #340]	; (13228 <getTrngSource+0x2b0>)
   130d2:	a805      	add	r0, sp, #20
   130d4:	601a      	str	r2, [r3, #0]
   130d6:	9904      	ldr	r1, [sp, #16]
   130d8:	f8d8 2000 	ldr.w	r2, [r8]
   130dc:	020b      	lsls	r3, r1, #8
   130de:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
   130e2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
   130e6:	4313      	orrs	r3, r2
   130e8:	f8c8 3000 	str.w	r3, [r8]
   130ec:	f000 fed0 	bl	13e90 <LLF_RND_WaitRngInterrupt>
   130f0:	9b05      	ldr	r3, [sp, #20]
   130f2:	f003 031a 	and.w	r3, r3, #26
   130f6:	4303      	orrs	r3, r0
   130f8:	d138      	bne.n	1316c <getTrngSource+0x1f4>
   130fa:	4b50      	ldr	r3, [pc, #320]	; (1323c <getTrngSource+0x2c4>)
   130fc:	fba7 2705 	umull	r2, r7, r7, r5
   13100:	681a      	ldr	r2, [r3, #0]
   13102:	3314      	adds	r3, #20
   13104:	9206      	str	r2, [sp, #24]
   13106:	f853 2c10 	ldr.w	r2, [r3, #-16]
   1310a:	ebb9 0f97 	cmp.w	r9, r7, lsr #2
   1310e:	9207      	str	r2, [sp, #28]
   13110:	f853 2c0c 	ldr.w	r2, [r3, #-12]
   13114:	9208      	str	r2, [sp, #32]
   13116:	f853 2c08 	ldr.w	r2, [r3, #-8]
   1311a:	9209      	str	r2, [sp, #36]	; 0x24
   1311c:	f853 2c04 	ldr.w	r2, [r3, #-4]
   13120:	920a      	str	r2, [sp, #40]	; 0x28
   13122:	681b      	ldr	r3, [r3, #0]
   13124:	930b      	str	r3, [sp, #44]	; 0x2c
   13126:	d102      	bne.n	1312e <getTrngSource+0x1b6>
   13128:	f1ba 0f00 	cmp.w	sl, #0
   1312c:	d141      	bne.n	131b2 <getTrngSource+0x23a>
   1312e:	2218      	movs	r2, #24
   13130:	4630      	mov	r0, r6
   13132:	eb0d 0102 	add.w	r1, sp, r2
   13136:	f000 fe1b 	bl	13d70 <CC_PalMemCopyPlat>
   1313a:	3d18      	subs	r5, #24
   1313c:	3618      	adds	r6, #24
   1313e:	f109 0901 	add.w	r9, r9, #1
   13142:	2d00      	cmp	r5, #0
   13144:	f47f af4f 	bne.w	12fe6 <getTrngSource+0x6e>
   13148:	f5bb 7f04 	cmp.w	fp, #528	; 0x210
   1314c:	d85d      	bhi.n	1320a <getTrngSource+0x292>
   1314e:	9d03      	ldr	r5, [sp, #12]
   13150:	4659      	mov	r1, fp
   13152:	4628      	mov	r0, r5
   13154:	6962      	ldr	r2, [r4, #20]
   13156:	f7ff fe7d 	bl	12e54 <LLF_RND_RepetitionCounterTest.part.0>
   1315a:	2800      	cmp	r0, #0
   1315c:	d04b      	beq.n	131f6 <getTrngSource+0x27e>
   1315e:	2300      	movs	r3, #0
   13160:	9a16      	ldr	r2, [sp, #88]	; 0x58
   13162:	6013      	str	r3, [r2, #0]
   13164:	4b2d      	ldr	r3, [pc, #180]	; (1321c <getTrngSource+0x2a4>)
   13166:	4298      	cmp	r0, r3
   13168:	f43f af55 	beq.w	13016 <getTrngSource+0x9e>
   1316c:	9d04      	ldr	r5, [sp, #16]
   1316e:	2d08      	cmp	r5, #8
   13170:	d034      	beq.n	131dc <getTrngSource+0x264>
   13172:	2200      	movs	r2, #0
   13174:	ab04      	add	r3, sp, #16
   13176:	4621      	mov	r1, r4
   13178:	4640      	mov	r0, r8
   1317a:	006d      	lsls	r5, r5, #1
   1317c:	9200      	str	r2, [sp, #0]
   1317e:	9504      	str	r5, [sp, #16]
   13180:	f7ff fdc0 	bl	12d04 <startTrngHW>
   13184:	4b2e      	ldr	r3, [pc, #184]	; (13240 <getTrngSource+0x2c8>)
   13186:	4298      	cmp	r0, r3
   13188:	d024      	beq.n	131d4 <getTrngSource+0x25c>
   1318a:	2800      	cmp	r0, #0
   1318c:	f47f af43 	bne.w	13016 <getTrngSource+0x9e>
   13190:	f8d8 2000 	ldr.w	r2, [r8]
   13194:	0a13      	lsrs	r3, r2, #8
   13196:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
   1319a:	4313      	orrs	r3, r2
   1319c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   131a0:	f8c8 3000 	str.w	r3, [r8]
   131a4:	9b02      	ldr	r3, [sp, #8]
   131a6:	3b01      	subs	r3, #1
   131a8:	9302      	str	r3, [sp, #8]
   131aa:	f47f af11 	bne.w	12fd0 <getTrngSource+0x58>
   131ae:	2000      	movs	r0, #0
   131b0:	e731      	b.n	13016 <getTrngSource+0x9e>
   131b2:	4630      	mov	r0, r6
   131b4:	4652      	mov	r2, sl
   131b6:	a906      	add	r1, sp, #24
   131b8:	f000 fdda 	bl	13d70 <CC_PalMemCopyPlat>
   131bc:	eba5 050a 	sub.w	r5, r5, sl
   131c0:	4456      	add	r6, sl
   131c2:	e7bc      	b.n	1313e <getTrngSource+0x1c6>
   131c4:	481e      	ldr	r0, [pc, #120]	; (13240 <getTrngSource+0x2c8>)
   131c6:	e722      	b.n	1300e <getTrngSource+0x96>
   131c8:	481e      	ldr	r0, [pc, #120]	; (13244 <getTrngSource+0x2cc>)
   131ca:	e720      	b.n	1300e <getTrngSource+0x96>
   131cc:	2703      	movs	r7, #3
   131ce:	e748      	b.n	13062 <getTrngSource+0xea>
   131d0:	2702      	movs	r7, #2
   131d2:	e746      	b.n	13062 <getTrngSource+0xea>
   131d4:	6a23      	ldr	r3, [r4, #32]
   131d6:	2b00      	cmp	r3, #0
   131d8:	f43f af1d 	beq.w	13016 <getTrngSource+0x9e>
   131dc:	481a      	ldr	r0, [pc, #104]	; (13248 <getTrngSource+0x2d0>)
   131de:	e71a      	b.n	13016 <getTrngSource+0x9e>
   131e0:	2201      	movs	r2, #1
   131e2:	4621      	mov	r1, r4
   131e4:	4638      	mov	r0, r7
   131e6:	9600      	str	r6, [sp, #0]
   131e8:	ab04      	add	r3, sp, #16
   131ea:	f7ff fd8b 	bl	12d04 <startTrngHW>
   131ee:	2800      	cmp	r0, #0
   131f0:	f43f aedf 	beq.w	12fb2 <getTrngSource+0x3a>
   131f4:	e70f      	b.n	13016 <getTrngSource+0x9e>
   131f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   131fa:	4659      	mov	r1, fp
   131fc:	4628      	mov	r0, r5
   131fe:	69a2      	ldr	r2, [r4, #24]
   13200:	f7ff fe54 	bl	12eac <LLF_RND_AdaptiveProportionTest>
   13204:	2800      	cmp	r0, #0
   13206:	d1aa      	bne.n	1315e <getTrngSource+0x1e6>
   13208:	e7d1      	b.n	131ae <getTrngSource+0x236>
   1320a:	9b16      	ldr	r3, [sp, #88]	; 0x58
   1320c:	601d      	str	r5, [r3, #0]
   1320e:	e7ad      	b.n	1316c <getTrngSource+0x1f4>
   13210:	50841138 	.word	0x50841138
   13214:	50841130 	.word	0x50841130
   13218:	aaaaaaab 	.word	0xaaaaaaab
   1321c:	00f10c02 	.word	0x00f10c02
   13220:	00f10c30 	.word	0x00f10c30
   13224:	508411c4 	.word	0x508411c4
   13228:	5084112c 	.word	0x5084112c
   1322c:	50841100 	.word	0x50841100
   13230:	5084110c 	.word	0x5084110c
   13234:	50841a04 	.word	0x50841a04
   13238:	508411d8 	.word	0x508411d8
   1323c:	50841114 	.word	0x50841114
   13240:	00f10c31 	.word	0x00f10c31
   13244:	00f10c35 	.word	0x00f10c35
   13248:	00f10c32 	.word	0x00f10c32

0001324c <LLF_RND_GetTrngSource>:
   1324c:	2300      	movs	r3, #0
   1324e:	b430      	push	{r4, r5}
   13250:	e9dd 4503 	ldrd	r4, r5, [sp, #12]
   13254:	9304      	str	r3, [sp, #16]
   13256:	9b02      	ldr	r3, [sp, #8]
   13258:	e9cd 4502 	strd	r4, r5, [sp, #8]
   1325c:	bc30      	pop	{r4, r5}
   1325e:	f7ff be8b 	b.w	12f78 <getTrngSource>
   13262:	bf00      	nop

00013264 <LLF_RND_RunTrngStartupTest>:
   13264:	b510      	push	{r4, lr}
   13266:	2401      	movs	r4, #1
   13268:	b086      	sub	sp, #24
   1326a:	ab05      	add	r3, sp, #20
   1326c:	e9cd 2401 	strd	r2, r4, [sp, #4]
   13270:	9300      	str	r3, [sp, #0]
   13272:	2200      	movs	r2, #0
   13274:	ab04      	add	r3, sp, #16
   13276:	f7ff fe7f 	bl	12f78 <getTrngSource>
   1327a:	b006      	add	sp, #24
   1327c:	bd10      	pop	{r4, pc}
   1327e:	bf00      	nop

00013280 <mbedtls_platform_zeroize>:
   13280:	b138      	cbz	r0, 13292 <mbedtls_platform_zeroize+0x12>
   13282:	b131      	cbz	r1, 13292 <mbedtls_platform_zeroize+0x12>
   13284:	2200      	movs	r2, #0
   13286:	4401      	add	r1, r0
   13288:	4603      	mov	r3, r0
   1328a:	3001      	adds	r0, #1
   1328c:	4281      	cmp	r1, r0
   1328e:	701a      	strb	r2, [r3, #0]
   13290:	d1fa      	bne.n	13288 <mbedtls_platform_zeroize+0x8>
   13292:	4770      	bx	lr

00013294 <mbedtls_hardware_poll>:
   13294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13298:	b088      	sub	sp, #32
   1329a:	9205      	str	r2, [sp, #20]
   1329c:	2900      	cmp	r1, #0
   1329e:	d068      	beq.n	13372 <mbedtls_hardware_poll+0xde>
   132a0:	461c      	mov	r4, r3
   132a2:	2b00      	cmp	r3, #0
   132a4:	d065      	beq.n	13372 <mbedtls_hardware_poll+0xde>
   132a6:	4615      	mov	r5, r2
   132a8:	2a00      	cmp	r2, #0
   132aa:	d062      	beq.n	13372 <mbedtls_hardware_poll+0xde>
   132ac:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 13394 <mbedtls_hardware_poll+0x100>
   132b0:	460e      	mov	r6, r1
   132b2:	f8d8 0000 	ldr.w	r0, [r8]
   132b6:	f04f 31ff 	mov.w	r1, #4294967295
   132ba:	f7ff fc9f 	bl	12bfc <CC_PalMutexLock>
   132be:	2800      	cmp	r0, #0
   132c0:	d14c      	bne.n	1335c <mbedtls_hardware_poll+0xc8>
   132c2:	2000      	movs	r0, #0
   132c4:	f7ff fcca 	bl	12c5c <CC_PalPowerSaveModeSelect>
   132c8:	2800      	cmp	r0, #0
   132ca:	d143      	bne.n	13354 <mbedtls_hardware_poll+0xc0>
   132cc:	482a      	ldr	r0, [pc, #168]	; (13378 <mbedtls_hardware_poll+0xe4>)
   132ce:	f000 fd11 	bl	13cf4 <RNG_PLAT_SetUserRngParameters>
   132d2:	b1e8      	cbz	r0, 13310 <mbedtls_hardware_poll+0x7c>
   132d4:	2001      	movs	r0, #1
   132d6:	f04f 37ff 	mov.w	r7, #4294967295
   132da:	f7ff fcbf 	bl	12c5c <CC_PalPowerSaveModeSelect>
   132de:	2800      	cmp	r0, #0
   132e0:	d134      	bne.n	1334c <mbedtls_hardware_poll+0xb8>
   132e2:	f44f 7108 	mov.w	r1, #544	; 0x220
   132e6:	4825      	ldr	r0, [pc, #148]	; (1337c <mbedtls_hardware_poll+0xe8>)
   132e8:	f7ff ffca 	bl	13280 <mbedtls_platform_zeroize>
   132ec:	2104      	movs	r1, #4
   132ee:	4824      	ldr	r0, [pc, #144]	; (13380 <mbedtls_hardware_poll+0xec>)
   132f0:	f7ff ffc6 	bl	13280 <mbedtls_platform_zeroize>
   132f4:	4820      	ldr	r0, [pc, #128]	; (13378 <mbedtls_hardware_poll+0xe4>)
   132f6:	2128      	movs	r1, #40	; 0x28
   132f8:	f7ff ffc2 	bl	13280 <mbedtls_platform_zeroize>
   132fc:	f8d8 0000 	ldr.w	r0, [r8]
   13300:	f7ff fc84 	bl	12c0c <CC_PalMutexUnlock>
   13304:	2800      	cmp	r0, #0
   13306:	d12d      	bne.n	13364 <mbedtls_hardware_poll+0xd0>
   13308:	4638      	mov	r0, r7
   1330a:	b008      	add	sp, #32
   1330c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13310:	491a      	ldr	r1, [pc, #104]	; (1337c <mbedtls_hardware_poll+0xe8>)
   13312:	ab07      	add	r3, sp, #28
   13314:	4602      	mov	r2, r0
   13316:	9003      	str	r0, [sp, #12]
   13318:	9102      	str	r1, [sp, #8]
   1331a:	9300      	str	r3, [sp, #0]
   1331c:	4916      	ldr	r1, [pc, #88]	; (13378 <mbedtls_hardware_poll+0xe4>)
   1331e:	4818      	ldr	r0, [pc, #96]	; (13380 <mbedtls_hardware_poll+0xec>)
   13320:	9401      	str	r4, [sp, #4]
   13322:	ab05      	add	r3, sp, #20
   13324:	f7ff ff92 	bl	1324c <LLF_RND_GetTrngSource>
   13328:	2800      	cmp	r0, #0
   1332a:	d1d3      	bne.n	132d4 <mbedtls_hardware_poll+0x40>
   1332c:	6823      	ldr	r3, [r4, #0]
   1332e:	42ab      	cmp	r3, r5
   13330:	d3d0      	bcc.n	132d4 <mbedtls_hardware_poll+0x40>
   13332:	9907      	ldr	r1, [sp, #28]
   13334:	4607      	mov	r7, r0
   13336:	462a      	mov	r2, r5
   13338:	4630      	mov	r0, r6
   1333a:	3108      	adds	r1, #8
   1333c:	f000 fd18 	bl	13d70 <CC_PalMemCopyPlat>
   13340:	2001      	movs	r0, #1
   13342:	6025      	str	r5, [r4, #0]
   13344:	f7ff fc8a 	bl	12c5c <CC_PalPowerSaveModeSelect>
   13348:	2800      	cmp	r0, #0
   1334a:	d0ca      	beq.n	132e2 <mbedtls_hardware_poll+0x4e>
   1334c:	480d      	ldr	r0, [pc, #52]	; (13384 <mbedtls_hardware_poll+0xf0>)
   1334e:	f7ff f8e5 	bl	1251c <CC_PalAbort>
   13352:	e7c6      	b.n	132e2 <mbedtls_hardware_poll+0x4e>
   13354:	480c      	ldr	r0, [pc, #48]	; (13388 <mbedtls_hardware_poll+0xf4>)
   13356:	f7ff f8e1 	bl	1251c <CC_PalAbort>
   1335a:	e7b7      	b.n	132cc <mbedtls_hardware_poll+0x38>
   1335c:	480b      	ldr	r0, [pc, #44]	; (1338c <mbedtls_hardware_poll+0xf8>)
   1335e:	f7ff f8dd 	bl	1251c <CC_PalAbort>
   13362:	e7ae      	b.n	132c2 <mbedtls_hardware_poll+0x2e>
   13364:	480a      	ldr	r0, [pc, #40]	; (13390 <mbedtls_hardware_poll+0xfc>)
   13366:	f7ff f8d9 	bl	1251c <CC_PalAbort>
   1336a:	4638      	mov	r0, r7
   1336c:	b008      	add	sp, #32
   1336e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13372:	f04f 37ff 	mov.w	r7, #4294967295
   13376:	e7c7      	b.n	13308 <mbedtls_hardware_poll+0x74>
   13378:	2000135c 	.word	0x2000135c
   1337c:	2000113c 	.word	0x2000113c
   13380:	20001138 	.word	0x20001138
   13384:	00015d08 	.word	0x00015d08
   13388:	00015ce8 	.word	0x00015ce8
   1338c:	00015cd0 	.word	0x00015cd0
   13390:	00015d60 	.word	0x00015d60
   13394:	200000f0 	.word	0x200000f0

00013398 <cc_mbedtls_sha256_init>:
   13398:	b510      	push	{r4, lr}
   1339a:	4604      	mov	r4, r0
   1339c:	b128      	cbz	r0, 133aa <cc_mbedtls_sha256_init+0x12>
   1339e:	4620      	mov	r0, r4
   133a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   133a4:	21f0      	movs	r1, #240	; 0xf0
   133a6:	f000 bce7 	b.w	13d78 <CC_PalMemSetZeroPlat>
   133aa:	4804      	ldr	r0, [pc, #16]	; (133bc <cc_mbedtls_sha256_init+0x24>)
   133ac:	f7ff f8b6 	bl	1251c <CC_PalAbort>
   133b0:	4620      	mov	r0, r4
   133b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   133b6:	21f0      	movs	r1, #240	; 0xf0
   133b8:	f000 bcde 	b.w	13d78 <CC_PalMemSetZeroPlat>
   133bc:	00015d78 	.word	0x00015d78

000133c0 <cc_mbedtls_sha256_free>:
   133c0:	b110      	cbz	r0, 133c8 <cc_mbedtls_sha256_free+0x8>
   133c2:	21f0      	movs	r1, #240	; 0xf0
   133c4:	f7ff bf5c 	b.w	13280 <mbedtls_platform_zeroize>
   133c8:	4770      	bx	lr
   133ca:	bf00      	nop

000133cc <cc_mbedtls_sha256_starts_ret>:
   133cc:	b508      	push	{r3, lr}
   133ce:	b161      	cbz	r1, 133ea <cc_mbedtls_sha256_starts_ret+0x1e>
   133d0:	2901      	cmp	r1, #1
   133d2:	d107      	bne.n	133e4 <cc_mbedtls_sha256_starts_ret+0x18>
   133d4:	2102      	movs	r1, #2
   133d6:	f000 f839 	bl	1344c <mbedtls_sha_starts_internal>
   133da:	2800      	cmp	r0, #0
   133dc:	bf18      	it	ne
   133de:	f06f 0036 	mvnne.w	r0, #54	; 0x36
   133e2:	bd08      	pop	{r3, pc}
   133e4:	f06f 0036 	mvn.w	r0, #54	; 0x36
   133e8:	bd08      	pop	{r3, pc}
   133ea:	2101      	movs	r1, #1
   133ec:	f000 f82e 	bl	1344c <mbedtls_sha_starts_internal>
   133f0:	e7f3      	b.n	133da <cc_mbedtls_sha256_starts_ret+0xe>
   133f2:	bf00      	nop

000133f4 <cc_mbedtls_sha256_update_ret>:
   133f4:	b508      	push	{r3, lr}
   133f6:	f000 f86b 	bl	134d0 <mbedtls_sha_update_internal>
   133fa:	2800      	cmp	r0, #0
   133fc:	bf18      	it	ne
   133fe:	f06f 0036 	mvnne.w	r0, #54	; 0x36
   13402:	bd08      	pop	{r3, pc}

00013404 <cc_mbedtls_sha256_finish_ret>:
   13404:	b570      	push	{r4, r5, r6, lr}
   13406:	b1e8      	cbz	r0, 13444 <cc_mbedtls_sha256_finish_ret+0x40>
   13408:	460e      	mov	r6, r1
   1340a:	b1d9      	cbz	r1, 13444 <cc_mbedtls_sha256_finish_ret+0x40>
   1340c:	4604      	mov	r4, r0
   1340e:	f000 f831 	bl	13474 <mbedtls_sha_finish_internal>
   13412:	4605      	mov	r5, r0
   13414:	b9b0      	cbnz	r0, 13444 <cc_mbedtls_sha256_finish_ret+0x40>
   13416:	6823      	ldr	r3, [r4, #0]
   13418:	2b01      	cmp	r3, #1
   1341a:	d00b      	beq.n	13434 <cc_mbedtls_sha256_finish_ret+0x30>
   1341c:	2b02      	cmp	r3, #2
   1341e:	d001      	beq.n	13424 <cc_mbedtls_sha256_finish_ret+0x20>
   13420:	4628      	mov	r0, r5
   13422:	bd70      	pop	{r4, r5, r6, pc}
   13424:	4630      	mov	r0, r6
   13426:	221c      	movs	r2, #28
   13428:	f104 0108 	add.w	r1, r4, #8
   1342c:	f000 fca0 	bl	13d70 <CC_PalMemCopyPlat>
   13430:	4628      	mov	r0, r5
   13432:	bd70      	pop	{r4, r5, r6, pc}
   13434:	4630      	mov	r0, r6
   13436:	2220      	movs	r2, #32
   13438:	f104 0108 	add.w	r1, r4, #8
   1343c:	f000 fc98 	bl	13d70 <CC_PalMemCopyPlat>
   13440:	4628      	mov	r0, r5
   13442:	bd70      	pop	{r4, r5, r6, pc}
   13444:	f06f 0536 	mvn.w	r5, #54	; 0x36
   13448:	e7ea      	b.n	13420 <cc_mbedtls_sha256_finish_ret+0x1c>
   1344a:	bf00      	nop

0001344c <mbedtls_sha_starts_internal>:
   1344c:	b178      	cbz	r0, 1346e <mbedtls_sha_starts_internal+0x22>
   1344e:	b538      	push	{r3, r4, r5, lr}
   13450:	460d      	mov	r5, r1
   13452:	21f0      	movs	r1, #240	; 0xf0
   13454:	4604      	mov	r4, r0
   13456:	f000 fc8f 	bl	13d78 <CC_PalMemSetZeroPlat>
   1345a:	2340      	movs	r3, #64	; 0x40
   1345c:	4620      	mov	r0, r4
   1345e:	6025      	str	r5, [r4, #0]
   13460:	65e3      	str	r3, [r4, #92]	; 0x5c
   13462:	f000 fd99 	bl	13f98 <InitHashDrv>
   13466:	3800      	subs	r0, #0
   13468:	bf18      	it	ne
   1346a:	2001      	movne	r0, #1
   1346c:	bd38      	pop	{r3, r4, r5, pc}
   1346e:	2001      	movs	r0, #1
   13470:	4770      	bx	lr
   13472:	bf00      	nop

00013474 <mbedtls_sha_finish_internal>:
   13474:	b570      	push	{r4, r5, r6, lr}
   13476:	6e05      	ldr	r5, [r0, #96]	; 0x60
   13478:	b0a4      	sub	sp, #144	; 0x90
   1347a:	4604      	mov	r4, r0
   1347c:	ae04      	add	r6, sp, #16
   1347e:	b9e5      	cbnz	r5, 134ba <mbedtls_sha_finish_internal+0x46>
   13480:	2201      	movs	r2, #1
   13482:	2300      	movs	r3, #0
   13484:	6062      	str	r2, [r4, #4]
   13486:	4630      	mov	r0, r6
   13488:	4629      	mov	r1, r5
   1348a:	e9cd 3300 	strd	r3, r3, [sp]
   1348e:	aa02      	add	r2, sp, #8
   13490:	f000 fd4a 	bl	13f28 <SetDataBuffersInfo>
   13494:	b110      	cbz	r0, 1349c <mbedtls_sha_finish_internal+0x28>
   13496:	2001      	movs	r0, #1
   13498:	b024      	add	sp, #144	; 0x90
   1349a:	bd70      	pop	{r4, r5, r6, pc}
   1349c:	462a      	mov	r2, r5
   1349e:	4620      	mov	r0, r4
   134a0:	a902      	add	r1, sp, #8
   134a2:	f000 fda3 	bl	13fec <ProcessHashDrv>
   134a6:	2800      	cmp	r0, #0
   134a8:	d1f5      	bne.n	13496 <mbedtls_sha_finish_internal+0x22>
   134aa:	4620      	mov	r0, r4
   134ac:	f000 fec8 	bl	14240 <FinishHashDrv>
   134b0:	2800      	cmp	r0, #0
   134b2:	d1f0      	bne.n	13496 <mbedtls_sha_finish_internal+0x22>
   134b4:	6620      	str	r0, [r4, #96]	; 0x60
   134b6:	b024      	add	sp, #144	; 0x90
   134b8:	bd70      	pop	{r4, r5, r6, pc}
   134ba:	2d80      	cmp	r5, #128	; 0x80
   134bc:	462a      	mov	r2, r5
   134be:	4630      	mov	r0, r6
   134c0:	bf28      	it	cs
   134c2:	2280      	movcs	r2, #128	; 0x80
   134c4:	f104 0164 	add.w	r1, r4, #100	; 0x64
   134c8:	f000 fc52 	bl	13d70 <CC_PalMemCopyPlat>
   134cc:	6e25      	ldr	r5, [r4, #96]	; 0x60
   134ce:	e7d7      	b.n	13480 <mbedtls_sha_finish_internal+0xc>

000134d0 <mbedtls_sha_update_internal>:
   134d0:	2800      	cmp	r0, #0
   134d2:	d055      	beq.n	13580 <mbedtls_sha_update_internal+0xb0>
   134d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   134d6:	4615      	mov	r5, r2
   134d8:	b0a5      	sub	sp, #148	; 0x94
   134da:	b1b2      	cbz	r2, 1350a <mbedtls_sha_update_internal+0x3a>
   134dc:	460e      	mov	r6, r1
   134de:	b351      	cbz	r1, 13536 <mbedtls_sha_update_internal+0x66>
   134e0:	4604      	mov	r4, r0
   134e2:	e9d0 3017 	ldrd	r3, r0, [r0, #92]	; 0x5c
   134e6:	1a1a      	subs	r2, r3, r0
   134e8:	fbb2 f7f3 	udiv	r7, r2, r3
   134ec:	fb03 2717 	mls	r7, r3, r7, r2
   134f0:	42af      	cmp	r7, r5
   134f2:	bf28      	it	cs
   134f4:	462f      	movcs	r7, r5
   134f6:	2f00      	cmp	r7, #0
   134f8:	d144      	bne.n	13584 <mbedtls_sha_update_internal+0xb4>
   134fa:	4283      	cmp	r3, r0
   134fc:	d008      	beq.n	13510 <mbedtls_sha_update_internal+0x40>
   134fe:	fbb5 f7f3 	udiv	r7, r5, r3
   13502:	fb03 f707 	mul.w	r7, r3, r7
   13506:	b9cf      	cbnz	r7, 1353c <mbedtls_sha_update_internal+0x6c>
   13508:	bb6d      	cbnz	r5, 13566 <mbedtls_sha_update_internal+0x96>
   1350a:	4628      	mov	r0, r5
   1350c:	b025      	add	sp, #148	; 0x94
   1350e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13510:	2b80      	cmp	r3, #128	; 0x80
   13512:	bf28      	it	cs
   13514:	2380      	movcs	r3, #128	; 0x80
   13516:	f104 0164 	add.w	r1, r4, #100	; 0x64
   1351a:	461a      	mov	r2, r3
   1351c:	a804      	add	r0, sp, #16
   1351e:	f000 fc27 	bl	13d70 <CC_PalMemCopyPlat>
   13522:	2300      	movs	r3, #0
   13524:	e9cd 3300 	strd	r3, r3, [sp]
   13528:	a804      	add	r0, sp, #16
   1352a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
   1352c:	aa02      	add	r2, sp, #8
   1352e:	f000 fcfb 	bl	13f28 <SetDataBuffersInfo>
   13532:	2800      	cmp	r0, #0
   13534:	d033      	beq.n	1359e <mbedtls_sha_update_internal+0xce>
   13536:	2001      	movs	r0, #1
   13538:	b025      	add	sp, #148	; 0x94
   1353a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1353c:	2300      	movs	r3, #0
   1353e:	4639      	mov	r1, r7
   13540:	4630      	mov	r0, r6
   13542:	e9cd 3300 	strd	r3, r3, [sp]
   13546:	aa02      	add	r2, sp, #8
   13548:	f000 fcee 	bl	13f28 <SetDataBuffersInfo>
   1354c:	2800      	cmp	r0, #0
   1354e:	d1f2      	bne.n	13536 <mbedtls_sha_update_internal+0x66>
   13550:	463a      	mov	r2, r7
   13552:	4620      	mov	r0, r4
   13554:	a902      	add	r1, sp, #8
   13556:	f000 fd49 	bl	13fec <ProcessHashDrv>
   1355a:	2800      	cmp	r0, #0
   1355c:	d1eb      	bne.n	13536 <mbedtls_sha_update_internal+0x66>
   1355e:	1bed      	subs	r5, r5, r7
   13560:	443e      	add	r6, r7
   13562:	2d00      	cmp	r5, #0
   13564:	d0d1      	beq.n	1350a <mbedtls_sha_update_internal+0x3a>
   13566:	6e20      	ldr	r0, [r4, #96]	; 0x60
   13568:	462a      	mov	r2, r5
   1356a:	3019      	adds	r0, #25
   1356c:	4631      	mov	r1, r6
   1356e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   13572:	f000 fbfd 	bl	13d70 <CC_PalMemCopyPlat>
   13576:	6e22      	ldr	r2, [r4, #96]	; 0x60
   13578:	2000      	movs	r0, #0
   1357a:	442a      	add	r2, r5
   1357c:	6622      	str	r2, [r4, #96]	; 0x60
   1357e:	e7c5      	b.n	1350c <mbedtls_sha_update_internal+0x3c>
   13580:	2001      	movs	r0, #1
   13582:	4770      	bx	lr
   13584:	f104 0364 	add.w	r3, r4, #100	; 0x64
   13588:	4418      	add	r0, r3
   1358a:	463a      	mov	r2, r7
   1358c:	f000 fbf0 	bl	13d70 <CC_PalMemCopyPlat>
   13590:	e9d4 3017 	ldrd	r3, r0, [r4, #92]	; 0x5c
   13594:	4438      	add	r0, r7
   13596:	443e      	add	r6, r7
   13598:	1bed      	subs	r5, r5, r7
   1359a:	6620      	str	r0, [r4, #96]	; 0x60
   1359c:	e7ad      	b.n	134fa <mbedtls_sha_update_internal+0x2a>
   1359e:	4620      	mov	r0, r4
   135a0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
   135a2:	a902      	add	r1, sp, #8
   135a4:	f000 fd22 	bl	13fec <ProcessHashDrv>
   135a8:	2800      	cmp	r0, #0
   135aa:	d1c4      	bne.n	13536 <mbedtls_sha_update_internal+0x66>
   135ac:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   135ae:	6620      	str	r0, [r4, #96]	; 0x60
   135b0:	e7a5      	b.n	134fe <mbedtls_sha_update_internal+0x2e>
   135b2:	bf00      	nop

000135b4 <ctr_drbg_update_internal>:
   135b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   135b8:	2220      	movs	r2, #32
   135ba:	4604      	mov	r4, r0
   135bc:	b088      	sub	sp, #32
   135be:	460d      	mov	r5, r1
   135c0:	4668      	mov	r0, sp
   135c2:	2100      	movs	r1, #0
   135c4:	18a6      	adds	r6, r4, r2
   135c6:	466f      	mov	r7, sp
   135c8:	f001 fed1 	bl	1536e <memset>
   135cc:	7be2      	ldrb	r2, [r4, #15]
   135ce:	3201      	adds	r2, #1
   135d0:	b2d2      	uxtb	r2, r2
   135d2:	73e2      	strb	r2, [r4, #15]
   135d4:	2a00      	cmp	r2, #0
   135d6:	d14d      	bne.n	13674 <ctr_drbg_update_internal+0xc0>
   135d8:	7ba2      	ldrb	r2, [r4, #14]
   135da:	3201      	adds	r2, #1
   135dc:	b2d2      	uxtb	r2, r2
   135de:	73a2      	strb	r2, [r4, #14]
   135e0:	2a00      	cmp	r2, #0
   135e2:	d147      	bne.n	13674 <ctr_drbg_update_internal+0xc0>
   135e4:	7b63      	ldrb	r3, [r4, #13]
   135e6:	3301      	adds	r3, #1
   135e8:	b2db      	uxtb	r3, r3
   135ea:	7363      	strb	r3, [r4, #13]
   135ec:	2b00      	cmp	r3, #0
   135ee:	d141      	bne.n	13674 <ctr_drbg_update_internal+0xc0>
   135f0:	7b23      	ldrb	r3, [r4, #12]
   135f2:	3301      	adds	r3, #1
   135f4:	b2db      	uxtb	r3, r3
   135f6:	7323      	strb	r3, [r4, #12]
   135f8:	2b00      	cmp	r3, #0
   135fa:	d13b      	bne.n	13674 <ctr_drbg_update_internal+0xc0>
   135fc:	7ae3      	ldrb	r3, [r4, #11]
   135fe:	3301      	adds	r3, #1
   13600:	b2db      	uxtb	r3, r3
   13602:	72e3      	strb	r3, [r4, #11]
   13604:	2b00      	cmp	r3, #0
   13606:	d135      	bne.n	13674 <ctr_drbg_update_internal+0xc0>
   13608:	7aa3      	ldrb	r3, [r4, #10]
   1360a:	3301      	adds	r3, #1
   1360c:	b2db      	uxtb	r3, r3
   1360e:	72a3      	strb	r3, [r4, #10]
   13610:	2b00      	cmp	r3, #0
   13612:	d12f      	bne.n	13674 <ctr_drbg_update_internal+0xc0>
   13614:	7a63      	ldrb	r3, [r4, #9]
   13616:	3301      	adds	r3, #1
   13618:	b2db      	uxtb	r3, r3
   1361a:	7263      	strb	r3, [r4, #9]
   1361c:	bb53      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   1361e:	7a23      	ldrb	r3, [r4, #8]
   13620:	3301      	adds	r3, #1
   13622:	b2db      	uxtb	r3, r3
   13624:	7223      	strb	r3, [r4, #8]
   13626:	bb2b      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   13628:	79e3      	ldrb	r3, [r4, #7]
   1362a:	3301      	adds	r3, #1
   1362c:	b2db      	uxtb	r3, r3
   1362e:	71e3      	strb	r3, [r4, #7]
   13630:	bb03      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   13632:	79a3      	ldrb	r3, [r4, #6]
   13634:	3301      	adds	r3, #1
   13636:	b2db      	uxtb	r3, r3
   13638:	71a3      	strb	r3, [r4, #6]
   1363a:	b9db      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   1363c:	7963      	ldrb	r3, [r4, #5]
   1363e:	3301      	adds	r3, #1
   13640:	b2db      	uxtb	r3, r3
   13642:	7163      	strb	r3, [r4, #5]
   13644:	b9b3      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   13646:	7923      	ldrb	r3, [r4, #4]
   13648:	3301      	adds	r3, #1
   1364a:	b2db      	uxtb	r3, r3
   1364c:	7123      	strb	r3, [r4, #4]
   1364e:	b98b      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   13650:	78e3      	ldrb	r3, [r4, #3]
   13652:	3301      	adds	r3, #1
   13654:	b2db      	uxtb	r3, r3
   13656:	70e3      	strb	r3, [r4, #3]
   13658:	b963      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   1365a:	78a3      	ldrb	r3, [r4, #2]
   1365c:	3301      	adds	r3, #1
   1365e:	b2db      	uxtb	r3, r3
   13660:	70a3      	strb	r3, [r4, #2]
   13662:	b93b      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   13664:	7863      	ldrb	r3, [r4, #1]
   13666:	3301      	adds	r3, #1
   13668:	b2db      	uxtb	r3, r3
   1366a:	7063      	strb	r3, [r4, #1]
   1366c:	b913      	cbnz	r3, 13674 <ctr_drbg_update_internal+0xc0>
   1366e:	7823      	ldrb	r3, [r4, #0]
   13670:	3301      	adds	r3, #1
   13672:	7023      	strb	r3, [r4, #0]
   13674:	463b      	mov	r3, r7
   13676:	4622      	mov	r2, r4
   13678:	2101      	movs	r1, #1
   1367a:	4630      	mov	r0, r6
   1367c:	f000 fe50 	bl	14320 <cc_mbedtls_aes_crypt_ecb>
   13680:	4680      	mov	r8, r0
   13682:	2800      	cmp	r0, #0
   13684:	d12a      	bne.n	136dc <ctr_drbg_update_internal+0x128>
   13686:	3710      	adds	r7, #16
   13688:	ab08      	add	r3, sp, #32
   1368a:	429f      	cmp	r7, r3
   1368c:	d19e      	bne.n	135cc <ctr_drbg_update_internal+0x18>
   1368e:	9900      	ldr	r1, [sp, #0]
   13690:	682b      	ldr	r3, [r5, #0]
   13692:	686a      	ldr	r2, [r5, #4]
   13694:	404b      	eors	r3, r1
   13696:	9901      	ldr	r1, [sp, #4]
   13698:	4630      	mov	r0, r6
   1369a:	404a      	eors	r2, r1
   1369c:	68ae      	ldr	r6, [r5, #8]
   1369e:	9902      	ldr	r1, [sp, #8]
   136a0:	9300      	str	r3, [sp, #0]
   136a2:	4071      	eors	r1, r6
   136a4:	68eb      	ldr	r3, [r5, #12]
   136a6:	9e03      	ldr	r6, [sp, #12]
   136a8:	9201      	str	r2, [sp, #4]
   136aa:	4073      	eors	r3, r6
   136ac:	692a      	ldr	r2, [r5, #16]
   136ae:	9e04      	ldr	r6, [sp, #16]
   136b0:	9102      	str	r1, [sp, #8]
   136b2:	4056      	eors	r6, r2
   136b4:	9905      	ldr	r1, [sp, #20]
   136b6:	696a      	ldr	r2, [r5, #20]
   136b8:	9303      	str	r3, [sp, #12]
   136ba:	4051      	eors	r1, r2
   136bc:	e9d5 2306 	ldrd	r2, r3, [r5, #24]
   136c0:	9d06      	ldr	r5, [sp, #24]
   136c2:	9105      	str	r1, [sp, #20]
   136c4:	4055      	eors	r5, r2
   136c6:	9a07      	ldr	r2, [sp, #28]
   136c8:	4669      	mov	r1, sp
   136ca:	4053      	eors	r3, r2
   136cc:	2280      	movs	r2, #128	; 0x80
   136ce:	e9cd 5306 	strd	r5, r3, [sp, #24]
   136d2:	9604      	str	r6, [sp, #16]
   136d4:	f000 fe0a 	bl	142ec <cc_mbedtls_aes_setkey_enc>
   136d8:	4680      	mov	r8, r0
   136da:	b138      	cbz	r0, 136ec <ctr_drbg_update_internal+0x138>
   136dc:	4668      	mov	r0, sp
   136de:	2120      	movs	r1, #32
   136e0:	f7ff fdce 	bl	13280 <mbedtls_platform_zeroize>
   136e4:	4640      	mov	r0, r8
   136e6:	b008      	add	sp, #32
   136e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   136ec:	2210      	movs	r2, #16
   136ee:	4620      	mov	r0, r4
   136f0:	eb0d 0102 	add.w	r1, sp, r2
   136f4:	f001 fe10 	bl	15318 <memcpy>
   136f8:	e7f0      	b.n	136dc <ctr_drbg_update_internal+0x128>
   136fa:	bf00      	nop

000136fc <mbedtls_ctr_drbg_reseed_internal>:
   136fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13700:	4606      	mov	r6, r0
   13702:	6980      	ldr	r0, [r0, #24]
   13704:	b0af      	sub	sp, #188	; 0xbc
   13706:	f5b0 7fc0 	cmp.w	r0, #384	; 0x180
   1370a:	f200 817c 	bhi.w	13a06 <mbedtls_ctr_drbg_reseed_internal+0x30a>
   1370e:	461d      	mov	r5, r3
   13710:	f5c0 73c0 	rsb	r3, r0, #384	; 0x180
   13714:	42ab      	cmp	r3, r5
   13716:	f0c0 8176 	bcc.w	13a06 <mbedtls_ctr_drbg_reseed_internal+0x30a>
   1371a:	f5c5 73c0 	rsb	r3, r5, #384	; 0x180
   1371e:	1a18      	subs	r0, r3, r0
   13720:	4290      	cmp	r0, r2
   13722:	4617      	mov	r7, r2
   13724:	f0c0 816f 	bcc.w	13a06 <mbedtls_ctr_drbg_reseed_internal+0x30a>
   13728:	f8df 92e8 	ldr.w	r9, [pc, #744]	; 13a14 <mbedtls_ctr_drbg_reseed_internal+0x318>
   1372c:	f44f 72c0 	mov.w	r2, #384	; 0x180
   13730:	4688      	mov	r8, r1
   13732:	4648      	mov	r0, r9
   13734:	2100      	movs	r1, #0
   13736:	f001 fe1a 	bl	1536e <memset>
   1373a:	4649      	mov	r1, r9
   1373c:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
   13740:	69b2      	ldr	r2, [r6, #24]
   13742:	f8d6 0098 	ldr.w	r0, [r6, #152]	; 0x98
   13746:	4798      	blx	r3
   13748:	2800      	cmp	r0, #0
   1374a:	f040 815f 	bne.w	13a0c <mbedtls_ctr_drbg_reseed_internal+0x310>
   1374e:	69b4      	ldr	r4, [r6, #24]
   13750:	b155      	cbz	r5, 13768 <mbedtls_ctr_drbg_reseed_internal+0x6c>
   13752:	462a      	mov	r2, r5
   13754:	4649      	mov	r1, r9
   13756:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
   1375a:	f8d6 0098 	ldr.w	r0, [r6, #152]	; 0x98
   1375e:	4798      	blx	r3
   13760:	2800      	cmp	r0, #0
   13762:	f040 8153 	bne.w	13a0c <mbedtls_ctr_drbg_reseed_internal+0x310>
   13766:	442c      	add	r4, r5
   13768:	f1b8 0f00 	cmp.w	r8, #0
   1376c:	d002      	beq.n	13774 <mbedtls_ctr_drbg_reseed_internal+0x78>
   1376e:	2f00      	cmp	r7, #0
   13770:	f040 8122 	bne.w	139b8 <mbedtls_ctr_drbg_reseed_internal+0x2bc>
   13774:	f5b4 7fc0 	cmp.w	r4, #384	; 0x180
   13778:	bf88      	it	hi
   1377a:	f06f 0537 	mvnhi.w	r5, #55	; 0x37
   1377e:	f200 8112 	bhi.w	139a6 <mbedtls_ctr_drbg_reseed_internal+0x2aa>
   13782:	f8df 82a4 	ldr.w	r8, [pc, #676]	; 13a28 <mbedtls_ctr_drbg_reseed_internal+0x32c>
   13786:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
   1378a:	2100      	movs	r1, #0
   1378c:	4640      	mov	r0, r8
   1378e:	f001 fdee 	bl	1536e <memset>
   13792:	a811      	add	r0, sp, #68	; 0x44
   13794:	f000 fd94 	bl	142c0 <cc_mbedtls_aes_init>
   13798:	2320      	movs	r3, #32
   1379a:	2100      	movs	r1, #0
   1379c:	ba65      	rev16	r5, r4
   1379e:	4622      	mov	r2, r4
   137a0:	f8a8 1010 	strh.w	r1, [r8, #16]
   137a4:	f8a8 5012 	strh.w	r5, [r8, #18]
   137a8:	499a      	ldr	r1, [pc, #616]	; (13a14 <mbedtls_ctr_drbg_reseed_internal+0x318>)
   137aa:	f888 3017 	strb.w	r3, [r8, #23]
   137ae:	f108 0018 	add.w	r0, r8, #24
   137b2:	f001 fdb1 	bl	15318 <memcpy>
   137b6:	2280      	movs	r2, #128	; 0x80
   137b8:	4b97      	ldr	r3, [pc, #604]	; (13a18 <mbedtls_ctr_drbg_reseed_internal+0x31c>)
   137ba:	4d98      	ldr	r5, [pc, #608]	; (13a1c <mbedtls_ctr_drbg_reseed_internal+0x320>)
   137bc:	4998      	ldr	r1, [pc, #608]	; (13a20 <mbedtls_ctr_drbg_reseed_internal+0x324>)
   137be:	eb08 0004 	add.w	r0, r8, r4
   137c2:	e9cd 5102 	strd	r5, r1, [sp, #8]
   137c6:	7602      	strb	r2, [r0, #24]
   137c8:	9301      	str	r3, [sp, #4]
   137ca:	a811      	add	r0, sp, #68	; 0x44
   137cc:	f103 330c 	add.w	r3, r3, #202116108	; 0xc0c0c0c
   137d0:	a901      	add	r1, sp, #4
   137d2:	9304      	str	r3, [sp, #16]
   137d4:	f000 fd8a 	bl	142ec <cc_mbedtls_aes_setkey_enc>
   137d8:	4605      	mov	r5, r0
   137da:	2800      	cmp	r0, #0
   137dc:	f040 80f4 	bne.w	139c8 <mbedtls_ctr_drbg_reseed_internal+0x2cc>
   137e0:	f104 0719 	add.w	r7, r4, #25
   137e4:	f10d 0914 	add.w	r9, sp, #20
   137e8:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
   137ec:	2210      	movs	r2, #16
   137ee:	2100      	movs	r1, #0
   137f0:	4648      	mov	r0, r9
   137f2:	f001 fdbc 	bl	1536e <memset>
   137f6:	46ba      	mov	sl, r7
   137f8:	4c8a      	ldr	r4, [pc, #552]	; (13a24 <mbedtls_ctr_drbg_reseed_internal+0x328>)
   137fa:	f89d 2014 	ldrb.w	r2, [sp, #20]
   137fe:	f814 3c10 	ldrb.w	r3, [r4, #-16]
   13802:	f89d c015 	ldrb.w	ip, [sp, #21]
   13806:	f814 1c0f 	ldrb.w	r1, [r4, #-15]
   1380a:	f89d 0016 	ldrb.w	r0, [sp, #22]
   1380e:	4053      	eors	r3, r2
   13810:	f814 2c0e 	ldrb.w	r2, [r4, #-14]
   13814:	ea8c 0c01 	eor.w	ip, ip, r1
   13818:	4050      	eors	r0, r2
   1381a:	f89d 1017 	ldrb.w	r1, [sp, #23]
   1381e:	f814 2c0d 	ldrb.w	r2, [r4, #-13]
   13822:	f89d e018 	ldrb.w	lr, [sp, #24]
   13826:	4051      	eors	r1, r2
   13828:	f814 2c0c 	ldrb.w	r2, [r4, #-12]
   1382c:	f88d 3014 	strb.w	r3, [sp, #20]
   13830:	ea8e 0202 	eor.w	r2, lr, r2
   13834:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   13838:	f89d e019 	ldrb.w	lr, [sp, #25]
   1383c:	f88d c015 	strb.w	ip, [sp, #21]
   13840:	ea8e 0303 	eor.w	r3, lr, r3
   13844:	f814 cc0a 	ldrb.w	ip, [r4, #-10]
   13848:	f89d e01a 	ldrb.w	lr, [sp, #26]
   1384c:	f88d 0016 	strb.w	r0, [sp, #22]
   13850:	ea8e 0c0c 	eor.w	ip, lr, ip
   13854:	f814 0c09 	ldrb.w	r0, [r4, #-9]
   13858:	f89d e01b 	ldrb.w	lr, [sp, #27]
   1385c:	f88d 1017 	strb.w	r1, [sp, #23]
   13860:	ea8e 0000 	eor.w	r0, lr, r0
   13864:	f814 1c08 	ldrb.w	r1, [r4, #-8]
   13868:	f89d e01c 	ldrb.w	lr, [sp, #28]
   1386c:	f88d 2018 	strb.w	r2, [sp, #24]
   13870:	ea8e 0101 	eor.w	r1, lr, r1
   13874:	f814 2c07 	ldrb.w	r2, [r4, #-7]
   13878:	f89d e01d 	ldrb.w	lr, [sp, #29]
   1387c:	f88d 3019 	strb.w	r3, [sp, #25]
   13880:	ea8e 0202 	eor.w	r2, lr, r2
   13884:	f89d 301e 	ldrb.w	r3, [sp, #30]
   13888:	f814 ec06 	ldrb.w	lr, [r4, #-6]
   1388c:	f88d c01a 	strb.w	ip, [sp, #26]
   13890:	ea83 030e 	eor.w	r3, r3, lr
   13894:	f88d 001b 	strb.w	r0, [sp, #27]
   13898:	f88d 101c 	strb.w	r1, [sp, #28]
   1389c:	f88d 201d 	strb.w	r2, [sp, #29]
   138a0:	f88d 301e 	strb.w	r3, [sp, #30]
   138a4:	f89d 101f 	ldrb.w	r1, [sp, #31]
   138a8:	f814 3c05 	ldrb.w	r3, [r4, #-5]
   138ac:	f89d c020 	ldrb.w	ip, [sp, #32]
   138b0:	f89d 0021 	ldrb.w	r0, [sp, #33]	; 0x21
   138b4:	404b      	eors	r3, r1
   138b6:	f814 2c04 	ldrb.w	r2, [r4, #-4]
   138ba:	f814 1c03 	ldrb.w	r1, [r4, #-3]
   138be:	ea8c 0202 	eor.w	r2, ip, r2
   138c2:	4041      	eors	r1, r0
   138c4:	f89d c022 	ldrb.w	ip, [sp, #34]	; 0x22
   138c8:	f814 0c02 	ldrb.w	r0, [r4, #-2]
   138cc:	f89d e023 	ldrb.w	lr, [sp, #35]	; 0x23
   138d0:	ea8c 0000 	eor.w	r0, ip, r0
   138d4:	f814 cc01 	ldrb.w	ip, [r4, #-1]
   138d8:	f88d 301f 	strb.w	r3, [sp, #31]
   138dc:	ea8e 0c0c 	eor.w	ip, lr, ip
   138e0:	f88d 2020 	strb.w	r2, [sp, #32]
   138e4:	f88d 1021 	strb.w	r1, [sp, #33]	; 0x21
   138e8:	f88d 0022 	strb.w	r0, [sp, #34]	; 0x22
   138ec:	464b      	mov	r3, r9
   138ee:	464a      	mov	r2, r9
   138f0:	2101      	movs	r1, #1
   138f2:	a811      	add	r0, sp, #68	; 0x44
   138f4:	f88d c023 	strb.w	ip, [sp, #35]	; 0x23
   138f8:	f000 fd12 	bl	14320 <cc_mbedtls_aes_crypt_ecb>
   138fc:	f1ba 0f10 	cmp.w	sl, #16
   13900:	bf94      	ite	ls
   13902:	ebaa 0a0a 	subls.w	sl, sl, sl
   13906:	f1aa 0a10 	subhi.w	sl, sl, #16
   1390a:	2800      	cmp	r0, #0
   1390c:	d179      	bne.n	13a02 <mbedtls_ctr_drbg_reseed_internal+0x306>
   1390e:	3410      	adds	r4, #16
   13910:	f1ba 0f00 	cmp.w	sl, #0
   13914:	f47f af71 	bne.w	137fa <mbedtls_ctr_drbg_reseed_internal+0xfe>
   13918:	eb0b 0005 	add.w	r0, fp, r5
   1391c:	2210      	movs	r2, #16
   1391e:	4649      	mov	r1, r9
   13920:	f001 fcfa 	bl	15318 <memcpy>
   13924:	f898 3003 	ldrb.w	r3, [r8, #3]
   13928:	3510      	adds	r5, #16
   1392a:	3301      	adds	r3, #1
   1392c:	2d20      	cmp	r5, #32
   1392e:	f888 3003 	strb.w	r3, [r8, #3]
   13932:	f47f af5b 	bne.w	137ec <mbedtls_ctr_drbg_reseed_internal+0xf0>
   13936:	2280      	movs	r2, #128	; 0x80
   13938:	4659      	mov	r1, fp
   1393a:	a811      	add	r0, sp, #68	; 0x44
   1393c:	f000 fcd6 	bl	142ec <cc_mbedtls_aes_setkey_enc>
   13940:	4605      	mov	r5, r0
   13942:	2800      	cmp	r0, #0
   13944:	d144      	bne.n	139d0 <mbedtls_ctr_drbg_reseed_internal+0x2d4>
   13946:	4c33      	ldr	r4, [pc, #204]	; (13a14 <mbedtls_ctr_drbg_reseed_internal+0x318>)
   13948:	f104 0720 	add.w	r7, r4, #32
   1394c:	ab0d      	add	r3, sp, #52	; 0x34
   1394e:	461a      	mov	r2, r3
   13950:	2101      	movs	r1, #1
   13952:	a811      	add	r0, sp, #68	; 0x44
   13954:	f000 fce4 	bl	14320 <cc_mbedtls_aes_crypt_ecb>
   13958:	4605      	mov	r5, r0
   1395a:	2800      	cmp	r0, #0
   1395c:	d138      	bne.n	139d0 <mbedtls_ctr_drbg_reseed_internal+0x2d4>
   1395e:	2210      	movs	r2, #16
   13960:	4620      	mov	r0, r4
   13962:	a90d      	add	r1, sp, #52	; 0x34
   13964:	4414      	add	r4, r2
   13966:	f001 fcd7 	bl	15318 <memcpy>
   1396a:	42bc      	cmp	r4, r7
   1396c:	d1ee      	bne.n	1394c <mbedtls_ctr_drbg_reseed_internal+0x250>
   1396e:	a811      	add	r0, sp, #68	; 0x44
   13970:	f000 fcb6 	bl	142e0 <cc_mbedtls_aes_free>
   13974:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
   13978:	482b      	ldr	r0, [pc, #172]	; (13a28 <mbedtls_ctr_drbg_reseed_internal+0x32c>)
   1397a:	f7ff fc81 	bl	13280 <mbedtls_platform_zeroize>
   1397e:	4658      	mov	r0, fp
   13980:	2120      	movs	r1, #32
   13982:	f7ff fc7d 	bl	13280 <mbedtls_platform_zeroize>
   13986:	2110      	movs	r1, #16
   13988:	a801      	add	r0, sp, #4
   1398a:	f7ff fc79 	bl	13280 <mbedtls_platform_zeroize>
   1398e:	4648      	mov	r0, r9
   13990:	2110      	movs	r1, #16
   13992:	f7ff fc75 	bl	13280 <mbedtls_platform_zeroize>
   13996:	4630      	mov	r0, r6
   13998:	491e      	ldr	r1, [pc, #120]	; (13a14 <mbedtls_ctr_drbg_reseed_internal+0x318>)
   1399a:	f7ff fe0b 	bl	135b4 <ctr_drbg_update_internal>
   1399e:	4605      	mov	r5, r0
   139a0:	b908      	cbnz	r0, 139a6 <mbedtls_ctr_drbg_reseed_internal+0x2aa>
   139a2:	2301      	movs	r3, #1
   139a4:	6133      	str	r3, [r6, #16]
   139a6:	f44f 71c0 	mov.w	r1, #384	; 0x180
   139aa:	481a      	ldr	r0, [pc, #104]	; (13a14 <mbedtls_ctr_drbg_reseed_internal+0x318>)
   139ac:	f7ff fc68 	bl	13280 <mbedtls_platform_zeroize>
   139b0:	4628      	mov	r0, r5
   139b2:	b02f      	add	sp, #188	; 0xbc
   139b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139b8:	eb09 0004 	add.w	r0, r9, r4
   139bc:	4641      	mov	r1, r8
   139be:	463a      	mov	r2, r7
   139c0:	f001 fcaa 	bl	15318 <memcpy>
   139c4:	443c      	add	r4, r7
   139c6:	e6d5      	b.n	13774 <mbedtls_ctr_drbg_reseed_internal+0x78>
   139c8:	f10d 0914 	add.w	r9, sp, #20
   139cc:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
   139d0:	a811      	add	r0, sp, #68	; 0x44
   139d2:	f000 fc85 	bl	142e0 <cc_mbedtls_aes_free>
   139d6:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
   139da:	4813      	ldr	r0, [pc, #76]	; (13a28 <mbedtls_ctr_drbg_reseed_internal+0x32c>)
   139dc:	f7ff fc50 	bl	13280 <mbedtls_platform_zeroize>
   139e0:	4658      	mov	r0, fp
   139e2:	2120      	movs	r1, #32
   139e4:	f7ff fc4c 	bl	13280 <mbedtls_platform_zeroize>
   139e8:	a801      	add	r0, sp, #4
   139ea:	2110      	movs	r1, #16
   139ec:	f7ff fc48 	bl	13280 <mbedtls_platform_zeroize>
   139f0:	4648      	mov	r0, r9
   139f2:	2110      	movs	r1, #16
   139f4:	f7ff fc44 	bl	13280 <mbedtls_platform_zeroize>
   139f8:	2120      	movs	r1, #32
   139fa:	4806      	ldr	r0, [pc, #24]	; (13a14 <mbedtls_ctr_drbg_reseed_internal+0x318>)
   139fc:	f7ff fc40 	bl	13280 <mbedtls_platform_zeroize>
   13a00:	e7d1      	b.n	139a6 <mbedtls_ctr_drbg_reseed_internal+0x2aa>
   13a02:	4605      	mov	r5, r0
   13a04:	e7e4      	b.n	139d0 <mbedtls_ctr_drbg_reseed_internal+0x2d4>
   13a06:	f06f 0537 	mvn.w	r5, #55	; 0x37
   13a0a:	e7d1      	b.n	139b0 <mbedtls_ctr_drbg_reseed_internal+0x2b4>
   13a0c:	f06f 0533 	mvn.w	r5, #51	; 0x33
   13a10:	e7ce      	b.n	139b0 <mbedtls_ctr_drbg_reseed_internal+0x2b4>
   13a12:	bf00      	nop
   13a14:	20001524 	.word	0x20001524
   13a18:	03020100 	.word	0x03020100
   13a1c:	07060504 	.word	0x07060504
   13a20:	0b0a0908 	.word	0x0b0a0908
   13a24:	20001394 	.word	0x20001394
   13a28:	20001384 	.word	0x20001384

00013a2c <cc_mbedtls_ctr_drbg_init>:
   13a2c:	b510      	push	{r4, lr}
   13a2e:	22a4      	movs	r2, #164	; 0xa4
   13a30:	2100      	movs	r1, #0
   13a32:	4604      	mov	r4, r0
   13a34:	f001 fc9b 	bl	1536e <memset>
   13a38:	f04f 32ff 	mov.w	r2, #4294967295
   13a3c:	4b03      	ldr	r3, [pc, #12]	; (13a4c <cc_mbedtls_ctr_drbg_init+0x20>)
   13a3e:	6122      	str	r2, [r4, #16]
   13a40:	f104 009c 	add.w	r0, r4, #156	; 0x9c
   13a44:	681b      	ldr	r3, [r3, #0]
   13a46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   13a4a:	4718      	bx	r3
   13a4c:	200000f4 	.word	0x200000f4

00013a50 <cc_mbedtls_ctr_drbg_seed>:
   13a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13a54:	4604      	mov	r4, r0
   13a56:	460e      	mov	r6, r1
   13a58:	4615      	mov	r5, r2
   13a5a:	b084      	sub	sp, #16
   13a5c:	2210      	movs	r2, #16
   13a5e:	2100      	movs	r1, #0
   13a60:	f100 0820 	add.w	r8, r0, #32
   13a64:	4668      	mov	r0, sp
   13a66:	461f      	mov	r7, r3
   13a68:	f001 fc81 	bl	1536e <memset>
   13a6c:	4640      	mov	r0, r8
   13a6e:	f000 fc27 	bl	142c0 <cc_mbedtls_aes_init>
   13a72:	69a2      	ldr	r2, [r4, #24]
   13a74:	e9c4 6525 	strd	r6, r5, [r4, #148]	; 0x94
   13a78:	b9d2      	cbnz	r2, 13ab0 <cc_mbedtls_ctr_drbg_seed+0x60>
   13a7a:	2220      	movs	r2, #32
   13a7c:	6926      	ldr	r6, [r4, #16]
   13a7e:	61a2      	str	r2, [r4, #24]
   13a80:	2e00      	cmp	r6, #0
   13a82:	db2f      	blt.n	13ae4 <cc_mbedtls_ctr_drbg_seed+0x94>
   13a84:	f64f 73f0 	movw	r3, #65520	; 0xfff0
   13a88:	4669      	mov	r1, sp
   13a8a:	4640      	mov	r0, r8
   13a8c:	2280      	movs	r2, #128	; 0x80
   13a8e:	61e3      	str	r3, [r4, #28]
   13a90:	f000 fc2c 	bl	142ec <cc_mbedtls_aes_setkey_enc>
   13a94:	4605      	mov	r5, r0
   13a96:	b938      	cbnz	r0, 13aa8 <cc_mbedtls_ctr_drbg_seed+0x58>
   13a98:	4b13      	ldr	r3, [pc, #76]	; (13ae8 <cc_mbedtls_ctr_drbg_seed+0x98>)
   13a9a:	f104 089c 	add.w	r8, r4, #156	; 0x9c
   13a9e:	4640      	mov	r0, r8
   13aa0:	681b      	ldr	r3, [r3, #0]
   13aa2:	4798      	blx	r3
   13aa4:	4605      	mov	r5, r0
   13aa6:	b158      	cbz	r0, 13ac0 <cc_mbedtls_ctr_drbg_seed+0x70>
   13aa8:	4628      	mov	r0, r5
   13aaa:	b004      	add	sp, #16
   13aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13ab0:	6926      	ldr	r6, [r4, #16]
   13ab2:	2e00      	cmp	r6, #0
   13ab4:	dae6      	bge.n	13a84 <cc_mbedtls_ctr_drbg_seed+0x34>
   13ab6:	2a17      	cmp	r2, #23
   13ab8:	d814      	bhi.n	13ae4 <cc_mbedtls_ctr_drbg_seed+0x94>
   13aba:	3201      	adds	r2, #1
   13abc:	0856      	lsrs	r6, r2, #1
   13abe:	e7e1      	b.n	13a84 <cc_mbedtls_ctr_drbg_seed+0x34>
   13ac0:	4633      	mov	r3, r6
   13ac2:	4639      	mov	r1, r7
   13ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   13ac6:	4620      	mov	r0, r4
   13ac8:	f7ff fe18 	bl	136fc <mbedtls_ctr_drbg_reseed_internal>
   13acc:	4b07      	ldr	r3, [pc, #28]	; (13aec <cc_mbedtls_ctr_drbg_seed+0x9c>)
   13ace:	4605      	mov	r5, r0
   13ad0:	681b      	ldr	r3, [r3, #0]
   13ad2:	4640      	mov	r0, r8
   13ad4:	4798      	blx	r3
   13ad6:	2800      	cmp	r0, #0
   13ad8:	bf18      	it	ne
   13ada:	4605      	movne	r5, r0
   13adc:	4628      	mov	r0, r5
   13ade:	b004      	add	sp, #16
   13ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13ae4:	2600      	movs	r6, #0
   13ae6:	e7cd      	b.n	13a84 <cc_mbedtls_ctr_drbg_seed+0x34>
   13ae8:	200000f8 	.word	0x200000f8
   13aec:	200000fc 	.word	0x200000fc

00013af0 <cc_mbedtls_ctr_drbg_random_with_add>:
   13af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13af4:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   13af8:	b08c      	sub	sp, #48	; 0x30
   13afa:	9f14      	ldr	r7, [sp, #80]	; 0x50
   13afc:	f200 80cb 	bhi.w	13c96 <cc_mbedtls_ctr_drbg_random_with_add+0x1a6>
   13b00:	f5b7 7f80 	cmp.w	r7, #256	; 0x100
   13b04:	f200 80c4 	bhi.w	13c90 <cc_mbedtls_ctr_drbg_random_with_add+0x1a0>
   13b08:	4604      	mov	r4, r0
   13b0a:	4615      	mov	r5, r2
   13b0c:	460e      	mov	r6, r1
   13b0e:	2220      	movs	r2, #32
   13b10:	2100      	movs	r1, #0
   13b12:	a804      	add	r0, sp, #16
   13b14:	4698      	mov	r8, r3
   13b16:	f001 fc2a 	bl	1536e <memset>
   13b1a:	6921      	ldr	r1, [r4, #16]
   13b1c:	69e2      	ldr	r2, [r4, #28]
   13b1e:	4291      	cmp	r1, r2
   13b20:	f300 8087 	bgt.w	13c32 <cc_mbedtls_ctr_drbg_random_with_add+0x142>
   13b24:	6963      	ldr	r3, [r4, #20]
   13b26:	2b00      	cmp	r3, #0
   13b28:	f040 8083 	bne.w	13c32 <cc_mbedtls_ctr_drbg_random_with_add+0x142>
   13b2c:	2f00      	cmp	r7, #0
   13b2e:	f040 80a7 	bne.w	13c80 <cc_mbedtls_ctr_drbg_random_with_add+0x190>
   13b32:	466f      	mov	r7, sp
   13b34:	2d00      	cmp	r5, #0
   13b36:	f000 8098 	beq.w	13c6a <cc_mbedtls_ctr_drbg_random_with_add+0x17a>
   13b3a:	466f      	mov	r7, sp
   13b3c:	f104 0820 	add.w	r8, r4, #32
   13b40:	e00e      	b.n	13b60 <cc_mbedtls_ctr_drbg_random_with_add+0x70>
   13b42:	2d10      	cmp	r5, #16
   13b44:	46a9      	mov	r9, r5
   13b46:	bf28      	it	cs
   13b48:	f04f 0910 	movcs.w	r9, #16
   13b4c:	4630      	mov	r0, r6
   13b4e:	4639      	mov	r1, r7
   13b50:	464a      	mov	r2, r9
   13b52:	f001 fbe1 	bl	15318 <memcpy>
   13b56:	ebb5 0509 	subs.w	r5, r5, r9
   13b5a:	444e      	add	r6, r9
   13b5c:	f000 8085 	beq.w	13c6a <cc_mbedtls_ctr_drbg_random_with_add+0x17a>
   13b60:	7be3      	ldrb	r3, [r4, #15]
   13b62:	3301      	adds	r3, #1
   13b64:	b2db      	uxtb	r3, r3
   13b66:	73e3      	strb	r3, [r4, #15]
   13b68:	2b00      	cmp	r3, #0
   13b6a:	d14d      	bne.n	13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13b6c:	7ba3      	ldrb	r3, [r4, #14]
   13b6e:	3301      	adds	r3, #1
   13b70:	b2db      	uxtb	r3, r3
   13b72:	73a3      	strb	r3, [r4, #14]
   13b74:	2b00      	cmp	r3, #0
   13b76:	d147      	bne.n	13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13b78:	7b63      	ldrb	r3, [r4, #13]
   13b7a:	3301      	adds	r3, #1
   13b7c:	b2db      	uxtb	r3, r3
   13b7e:	7363      	strb	r3, [r4, #13]
   13b80:	2b00      	cmp	r3, #0
   13b82:	d141      	bne.n	13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13b84:	7b23      	ldrb	r3, [r4, #12]
   13b86:	3301      	adds	r3, #1
   13b88:	b2db      	uxtb	r3, r3
   13b8a:	7323      	strb	r3, [r4, #12]
   13b8c:	2b00      	cmp	r3, #0
   13b8e:	d13b      	bne.n	13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13b90:	7ae3      	ldrb	r3, [r4, #11]
   13b92:	3301      	adds	r3, #1
   13b94:	b2db      	uxtb	r3, r3
   13b96:	72e3      	strb	r3, [r4, #11]
   13b98:	2b00      	cmp	r3, #0
   13b9a:	d135      	bne.n	13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13b9c:	7aa3      	ldrb	r3, [r4, #10]
   13b9e:	3301      	adds	r3, #1
   13ba0:	b2db      	uxtb	r3, r3
   13ba2:	72a3      	strb	r3, [r4, #10]
   13ba4:	2b00      	cmp	r3, #0
   13ba6:	d12f      	bne.n	13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13ba8:	7a63      	ldrb	r3, [r4, #9]
   13baa:	3301      	adds	r3, #1
   13bac:	b2db      	uxtb	r3, r3
   13bae:	7263      	strb	r3, [r4, #9]
   13bb0:	bb53      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13bb2:	7a23      	ldrb	r3, [r4, #8]
   13bb4:	3301      	adds	r3, #1
   13bb6:	b2db      	uxtb	r3, r3
   13bb8:	7223      	strb	r3, [r4, #8]
   13bba:	bb2b      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13bbc:	79e3      	ldrb	r3, [r4, #7]
   13bbe:	3301      	adds	r3, #1
   13bc0:	b2db      	uxtb	r3, r3
   13bc2:	71e3      	strb	r3, [r4, #7]
   13bc4:	bb03      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13bc6:	79a3      	ldrb	r3, [r4, #6]
   13bc8:	3301      	adds	r3, #1
   13bca:	b2db      	uxtb	r3, r3
   13bcc:	71a3      	strb	r3, [r4, #6]
   13bce:	b9db      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13bd0:	7963      	ldrb	r3, [r4, #5]
   13bd2:	3301      	adds	r3, #1
   13bd4:	b2db      	uxtb	r3, r3
   13bd6:	7163      	strb	r3, [r4, #5]
   13bd8:	b9b3      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13bda:	7923      	ldrb	r3, [r4, #4]
   13bdc:	3301      	adds	r3, #1
   13bde:	b2db      	uxtb	r3, r3
   13be0:	7123      	strb	r3, [r4, #4]
   13be2:	b98b      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13be4:	78e3      	ldrb	r3, [r4, #3]
   13be6:	3301      	adds	r3, #1
   13be8:	b2db      	uxtb	r3, r3
   13bea:	70e3      	strb	r3, [r4, #3]
   13bec:	b963      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13bee:	78a3      	ldrb	r3, [r4, #2]
   13bf0:	3301      	adds	r3, #1
   13bf2:	b2db      	uxtb	r3, r3
   13bf4:	70a3      	strb	r3, [r4, #2]
   13bf6:	b93b      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13bf8:	7863      	ldrb	r3, [r4, #1]
   13bfa:	3301      	adds	r3, #1
   13bfc:	b2db      	uxtb	r3, r3
   13bfe:	7063      	strb	r3, [r4, #1]
   13c00:	b913      	cbnz	r3, 13c08 <cc_mbedtls_ctr_drbg_random_with_add+0x118>
   13c02:	7823      	ldrb	r3, [r4, #0]
   13c04:	3301      	adds	r3, #1
   13c06:	7023      	strb	r3, [r4, #0]
   13c08:	463b      	mov	r3, r7
   13c0a:	4622      	mov	r2, r4
   13c0c:	2101      	movs	r1, #1
   13c0e:	4640      	mov	r0, r8
   13c10:	f000 fb86 	bl	14320 <cc_mbedtls_aes_crypt_ecb>
   13c14:	4681      	mov	r9, r0
   13c16:	2800      	cmp	r0, #0
   13c18:	d093      	beq.n	13b42 <cc_mbedtls_ctr_drbg_random_with_add+0x52>
   13c1a:	2120      	movs	r1, #32
   13c1c:	a804      	add	r0, sp, #16
   13c1e:	f7ff fb2f 	bl	13280 <mbedtls_platform_zeroize>
   13c22:	4638      	mov	r0, r7
   13c24:	2110      	movs	r1, #16
   13c26:	f7ff fb2b 	bl	13280 <mbedtls_platform_zeroize>
   13c2a:	4648      	mov	r0, r9
   13c2c:	b00c      	add	sp, #48	; 0x30
   13c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13c32:	4b1a      	ldr	r3, [pc, #104]	; (13c9c <cc_mbedtls_ctr_drbg_random_with_add+0x1ac>)
   13c34:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
   13c38:	4650      	mov	r0, sl
   13c3a:	681b      	ldr	r3, [r3, #0]
   13c3c:	4798      	blx	r3
   13c3e:	4681      	mov	r9, r0
   13c40:	2800      	cmp	r0, #0
   13c42:	d1f2      	bne.n	13c2a <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
   13c44:	4603      	mov	r3, r0
   13c46:	463a      	mov	r2, r7
   13c48:	4641      	mov	r1, r8
   13c4a:	4620      	mov	r0, r4
   13c4c:	f7ff fd56 	bl	136fc <mbedtls_ctr_drbg_reseed_internal>
   13c50:	4b13      	ldr	r3, [pc, #76]	; (13ca0 <cc_mbedtls_ctr_drbg_random_with_add+0x1b0>)
   13c52:	4607      	mov	r7, r0
   13c54:	681b      	ldr	r3, [r3, #0]
   13c56:	4650      	mov	r0, sl
   13c58:	4798      	blx	r3
   13c5a:	4681      	mov	r9, r0
   13c5c:	2800      	cmp	r0, #0
   13c5e:	d1e4      	bne.n	13c2a <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
   13c60:	2f00      	cmp	r7, #0
   13c62:	f43f af66 	beq.w	13b32 <cc_mbedtls_ctr_drbg_random_with_add+0x42>
   13c66:	46b9      	mov	r9, r7
   13c68:	e7df      	b.n	13c2a <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
   13c6a:	4620      	mov	r0, r4
   13c6c:	a904      	add	r1, sp, #16
   13c6e:	f7ff fca1 	bl	135b4 <ctr_drbg_update_internal>
   13c72:	4681      	mov	r9, r0
   13c74:	2800      	cmp	r0, #0
   13c76:	d1d0      	bne.n	13c1a <cc_mbedtls_ctr_drbg_random_with_add+0x12a>
   13c78:	6923      	ldr	r3, [r4, #16]
   13c7a:	3301      	adds	r3, #1
   13c7c:	6123      	str	r3, [r4, #16]
   13c7e:	e7cc      	b.n	13c1a <cc_mbedtls_ctr_drbg_random_with_add+0x12a>
   13c80:	4b06      	ldr	r3, [pc, #24]	; (13c9c <cc_mbedtls_ctr_drbg_random_with_add+0x1ac>)
   13c82:	f104 009c 	add.w	r0, r4, #156	; 0x9c
   13c86:	681b      	ldr	r3, [r3, #0]
   13c88:	4798      	blx	r3
   13c8a:	466f      	mov	r7, sp
   13c8c:	4681      	mov	r9, r0
   13c8e:	e7c4      	b.n	13c1a <cc_mbedtls_ctr_drbg_random_with_add+0x12a>
   13c90:	f06f 0937 	mvn.w	r9, #55	; 0x37
   13c94:	e7c9      	b.n	13c2a <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
   13c96:	f06f 0935 	mvn.w	r9, #53	; 0x35
   13c9a:	e7c6      	b.n	13c2a <cc_mbedtls_ctr_drbg_random_with_add+0x13a>
   13c9c:	200000f8 	.word	0x200000f8
   13ca0:	200000fc 	.word	0x200000fc

00013ca4 <cc_mbedtls_sha256_ret>:
   13ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13ca6:	461c      	mov	r4, r3
   13ca8:	4605      	mov	r5, r0
   13caa:	4811      	ldr	r0, [pc, #68]	; (13cf0 <cc_mbedtls_sha256_ret+0x4c>)
   13cac:	460e      	mov	r6, r1
   13cae:	4617      	mov	r7, r2
   13cb0:	f7ff fb72 	bl	13398 <cc_mbedtls_sha256_init>
   13cb4:	4621      	mov	r1, r4
   13cb6:	480e      	ldr	r0, [pc, #56]	; (13cf0 <cc_mbedtls_sha256_ret+0x4c>)
   13cb8:	f7ff fb88 	bl	133cc <cc_mbedtls_sha256_starts_ret>
   13cbc:	4604      	mov	r4, r0
   13cbe:	b120      	cbz	r0, 13cca <cc_mbedtls_sha256_ret+0x26>
   13cc0:	480b      	ldr	r0, [pc, #44]	; (13cf0 <cc_mbedtls_sha256_ret+0x4c>)
   13cc2:	f7ff fb7d 	bl	133c0 <cc_mbedtls_sha256_free>
   13cc6:	4620      	mov	r0, r4
   13cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13cca:	4632      	mov	r2, r6
   13ccc:	4629      	mov	r1, r5
   13cce:	4808      	ldr	r0, [pc, #32]	; (13cf0 <cc_mbedtls_sha256_ret+0x4c>)
   13cd0:	f7ff fb90 	bl	133f4 <cc_mbedtls_sha256_update_ret>
   13cd4:	4604      	mov	r4, r0
   13cd6:	2800      	cmp	r0, #0
   13cd8:	d1f2      	bne.n	13cc0 <cc_mbedtls_sha256_ret+0x1c>
   13cda:	4639      	mov	r1, r7
   13cdc:	4804      	ldr	r0, [pc, #16]	; (13cf0 <cc_mbedtls_sha256_ret+0x4c>)
   13cde:	f7ff fb91 	bl	13404 <cc_mbedtls_sha256_finish_ret>
   13ce2:	4604      	mov	r4, r0
   13ce4:	4802      	ldr	r0, [pc, #8]	; (13cf0 <cc_mbedtls_sha256_ret+0x4c>)
   13ce6:	f7ff fb6b 	bl	133c0 <cc_mbedtls_sha256_free>
   13cea:	4620      	mov	r0, r4
   13cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   13cee:	bf00      	nop
   13cf0:	200016a4 	.word	0x200016a4

00013cf4 <RNG_PLAT_SetUserRngParameters>:
   13cf4:	231c      	movs	r3, #28
   13cf6:	b530      	push	{r4, r5, lr}
   13cf8:	b083      	sub	sp, #12
   13cfa:	a901      	add	r1, sp, #4
   13cfc:	4604      	mov	r4, r0
   13cfe:	9301      	str	r3, [sp, #4]
   13d00:	f000 f83e 	bl	13d80 <CC_PalTrngParamGet>
   13d04:	4605      	mov	r5, r0
   13d06:	b938      	cbnz	r0, 13d18 <RNG_PLAT_SetUserRngParameters+0x24>
   13d08:	9b01      	ldr	r3, [sp, #4]
   13d0a:	2b1c      	cmp	r3, #28
   13d0c:	d007      	beq.n	13d1e <RNG_PLAT_SetUserRngParameters+0x2a>
   13d0e:	4d16      	ldr	r5, [pc, #88]	; (13d68 <RNG_PLAT_SetUserRngParameters+0x74>)
   13d10:	4620      	mov	r0, r4
   13d12:	211c      	movs	r1, #28
   13d14:	f000 f830 	bl	13d78 <CC_PalMemSetZeroPlat>
   13d18:	4628      	mov	r0, r5
   13d1a:	b003      	add	sp, #12
   13d1c:	bd30      	pop	{r4, r5, pc}
   13d1e:	2101      	movs	r1, #1
   13d20:	e9d4 3200 	ldrd	r3, r2, [r4]
   13d24:	3b00      	subs	r3, #0
   13d26:	bf18      	it	ne
   13d28:	2301      	movne	r3, #1
   13d2a:	61e1      	str	r1, [r4, #28]
   13d2c:	b10a      	cbz	r2, 13d32 <RNG_PLAT_SetUserRngParameters+0x3e>
   13d2e:	f043 0302 	orr.w	r3, r3, #2
   13d32:	68a2      	ldr	r2, [r4, #8]
   13d34:	b932      	cbnz	r2, 13d44 <RNG_PLAT_SetUserRngParameters+0x50>
   13d36:	68e2      	ldr	r2, [r4, #12]
   13d38:	b942      	cbnz	r2, 13d4c <RNG_PLAT_SetUserRngParameters+0x58>
   13d3a:	e9c4 3208 	strd	r3, r2, [r4, #32]
   13d3e:	b98b      	cbnz	r3, 13d64 <RNG_PLAT_SetUserRngParameters+0x70>
   13d40:	4d0a      	ldr	r5, [pc, #40]	; (13d6c <RNG_PLAT_SetUserRngParameters+0x78>)
   13d42:	e7e5      	b.n	13d10 <RNG_PLAT_SetUserRngParameters+0x1c>
   13d44:	68e2      	ldr	r2, [r4, #12]
   13d46:	f043 0304 	orr.w	r3, r3, #4
   13d4a:	b13a      	cbz	r2, 13d5c <RNG_PLAT_SetUserRngParameters+0x68>
   13d4c:	2200      	movs	r2, #0
   13d4e:	4628      	mov	r0, r5
   13d50:	f043 0308 	orr.w	r3, r3, #8
   13d54:	e9c4 3208 	strd	r3, r2, [r4, #32]
   13d58:	b003      	add	sp, #12
   13d5a:	bd30      	pop	{r4, r5, pc}
   13d5c:	4615      	mov	r5, r2
   13d5e:	e9c4 3208 	strd	r3, r2, [r4, #32]
   13d62:	e7d9      	b.n	13d18 <RNG_PLAT_SetUserRngParameters+0x24>
   13d64:	4615      	mov	r5, r2
   13d66:	e7d7      	b.n	13d18 <RNG_PLAT_SetUserRngParameters+0x24>
   13d68:	00f00c37 	.word	0x00f00c37
   13d6c:	00f00c0e 	.word	0x00f00c0e

00013d70 <CC_PalMemCopyPlat>:
   13d70:	f001 babb 	b.w	152ea <memmove>

00013d74 <CC_PalMemSetPlat>:
   13d74:	f001 bafb 	b.w	1536e <memset>

00013d78 <CC_PalMemSetZeroPlat>:
   13d78:	460a      	mov	r2, r1
   13d7a:	2100      	movs	r1, #0
   13d7c:	f001 baf7 	b.w	1536e <memset>

00013d80 <CC_PalTrngParamGet>:
   13d80:	2800      	cmp	r0, #0
   13d82:	d066      	beq.n	13e52 <CC_PalTrngParamGet+0xd2>
   13d84:	2900      	cmp	r1, #0
   13d86:	d064      	beq.n	13e52 <CC_PalTrngParamGet+0xd2>
   13d88:	680b      	ldr	r3, [r1, #0]
   13d8a:	2b1c      	cmp	r3, #28
   13d8c:	d161      	bne.n	13e52 <CC_PalTrngParamGet+0xd2>
   13d8e:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   13d92:	4a3b      	ldr	r2, [pc, #236]	; (13e80 <CC_PalTrngParamGet+0x100>)
   13d94:	f8d3 1c10 	ldr.w	r1, [r3, #3088]	; 0xc10
   13d98:	4291      	cmp	r1, r2
   13d9a:	d05c      	beq.n	13e56 <CC_PalTrngParamGet+0xd6>
   13d9c:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
   13da0:	3201      	adds	r2, #1
   13da2:	d058      	beq.n	13e56 <CC_PalTrngParamGet+0xd6>
   13da4:	f8d3 2c10 	ldr.w	r2, [r3, #3088]	; 0xc10
   13da8:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   13dac:	6002      	str	r2, [r0, #0]
   13dae:	f8d3 1c14 	ldr.w	r1, [r3, #3092]	; 0xc14
   13db2:	4a34      	ldr	r2, [pc, #208]	; (13e84 <CC_PalTrngParamGet+0x104>)
   13db4:	4291      	cmp	r1, r2
   13db6:	d060      	beq.n	13e7a <CC_PalTrngParamGet+0xfa>
   13db8:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
   13dbc:	3201      	adds	r2, #1
   13dbe:	d05c      	beq.n	13e7a <CC_PalTrngParamGet+0xfa>
   13dc0:	f8d3 2c14 	ldr.w	r2, [r3, #3092]	; 0xc14
   13dc4:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   13dc8:	6042      	str	r2, [r0, #4]
   13dca:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
   13dce:	f512 7f94 	cmn.w	r2, #296	; 0x128
   13dd2:	d04f      	beq.n	13e74 <CC_PalTrngParamGet+0xf4>
   13dd4:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
   13dd8:	3201      	adds	r2, #1
   13dda:	d04b      	beq.n	13e74 <CC_PalTrngParamGet+0xf4>
   13ddc:	f8d3 2c18 	ldr.w	r2, [r3, #3096]	; 0xc18
   13de0:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   13de4:	6082      	str	r2, [r0, #8]
   13de6:	f8d3 1c1c 	ldr.w	r1, [r3, #3100]	; 0xc1c
   13dea:	4a27      	ldr	r2, [pc, #156]	; (13e88 <CC_PalTrngParamGet+0x108>)
   13dec:	4291      	cmp	r1, r2
   13dee:	d03e      	beq.n	13e6e <CC_PalTrngParamGet+0xee>
   13df0:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
   13df4:	3201      	adds	r2, #1
   13df6:	d03a      	beq.n	13e6e <CC_PalTrngParamGet+0xee>
   13df8:	f8d3 2c1c 	ldr.w	r2, [r3, #3100]	; 0xc1c
   13dfc:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   13e00:	60c2      	str	r2, [r0, #12]
   13e02:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
   13e06:	3270      	adds	r2, #112	; 0x70
   13e08:	d02f      	beq.n	13e6a <CC_PalTrngParamGet+0xea>
   13e0a:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
   13e0e:	3201      	adds	r2, #1
   13e10:	d02b      	beq.n	13e6a <CC_PalTrngParamGet+0xea>
   13e12:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
   13e16:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   13e1a:	6102      	str	r2, [r0, #16]
   13e1c:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
   13e20:	32af      	adds	r2, #175	; 0xaf
   13e22:	d020      	beq.n	13e66 <CC_PalTrngParamGet+0xe6>
   13e24:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
   13e28:	3201      	adds	r2, #1
   13e2a:	d01c      	beq.n	13e66 <CC_PalTrngParamGet+0xe6>
   13e2c:	f8d3 2c04 	ldr.w	r2, [r3, #3076]	; 0xc04
   13e30:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
   13e34:	6142      	str	r2, [r0, #20]
   13e36:	f8d3 1c08 	ldr.w	r1, [r3, #3080]	; 0xc08
   13e3a:	4a14      	ldr	r2, [pc, #80]	; (13e8c <CC_PalTrngParamGet+0x10c>)
   13e3c:	4291      	cmp	r1, r2
   13e3e:	d00d      	beq.n	13e5c <CC_PalTrngParamGet+0xdc>
   13e40:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
   13e44:	3201      	adds	r2, #1
   13e46:	d009      	beq.n	13e5c <CC_PalTrngParamGet+0xdc>
   13e48:	f8d3 3c08 	ldr.w	r3, [r3, #3080]	; 0xc08
   13e4c:	6183      	str	r3, [r0, #24]
   13e4e:	2000      	movs	r0, #0
   13e50:	4770      	bx	lr
   13e52:	2001      	movs	r0, #1
   13e54:	4770      	bx	lr
   13e56:	f640 02fc 	movw	r2, #2300	; 0x8fc
   13e5a:	e7a5      	b.n	13da8 <CC_PalTrngParamGet+0x28>
   13e5c:	f240 3337 	movw	r3, #823	; 0x337
   13e60:	6183      	str	r3, [r0, #24]
   13e62:	2000      	movs	r0, #0
   13e64:	4770      	bx	lr
   13e66:	2251      	movs	r2, #81	; 0x51
   13e68:	e7e2      	b.n	13e30 <CC_PalTrngParamGet+0xb0>
   13e6a:	2290      	movs	r2, #144	; 0x90
   13e6c:	e7d3      	b.n	13e16 <CC_PalTrngParamGet+0x96>
   13e6e:	f642 1204 	movw	r2, #10500	; 0x2904
   13e72:	e7c3      	b.n	13dfc <CC_PalTrngParamGet+0x7c>
   13e74:	f640 62d8 	movw	r2, #3800	; 0xed8
   13e78:	e7b2      	b.n	13de0 <CC_PalTrngParamGet+0x60>
   13e7a:	f242 02d0 	movw	r2, #8400	; 0x20d0
   13e7e:	e7a1      	b.n	13dc4 <CC_PalTrngParamGet+0x44>
   13e80:	fffff8fc 	.word	0xfffff8fc
   13e84:	ffff20d0 	.word	0xffff20d0
   13e88:	ffff2904 	.word	0xffff2904
   13e8c:	fffff337 	.word	0xfffff337

00013e90 <LLF_RND_WaitRngInterrupt>:
   13e90:	4601      	mov	r1, r0
   13e92:	b508      	push	{r3, lr}
   13e94:	f44f 6080 	mov.w	r0, #1024	; 0x400
   13e98:	f7fe fe24 	bl	12ae4 <CC_HalWaitInterruptRND>
   13e9c:	2300      	movs	r3, #0
   13e9e:	4902      	ldr	r1, [pc, #8]	; (13ea8 <LLF_RND_WaitRngInterrupt+0x18>)
   13ea0:	4a02      	ldr	r2, [pc, #8]	; (13eac <LLF_RND_WaitRngInterrupt+0x1c>)
   13ea2:	600b      	str	r3, [r1, #0]
   13ea4:	6013      	str	r3, [r2, #0]
   13ea6:	bd08      	pop	{r3, pc}
   13ea8:	508411c8 	.word	0x508411c8
   13eac:	5084112c 	.word	0x5084112c

00013eb0 <LLF_RND_GetRoscSampleCnt>:
   13eb0:	3801      	subs	r0, #1
   13eb2:	2807      	cmp	r0, #7
   13eb4:	d805      	bhi.n	13ec2 <LLF_RND_GetRoscSampleCnt+0x12>
   13eb6:	e8df f000 	tbb	[pc, r0]
   13eba:	0e0a      	.short	0x0e0a
   13ebc:	04041204 	.word	0x04041204
   13ec0:	0604      	.short	0x0604
   13ec2:	4809      	ldr	r0, [pc, #36]	; (13ee8 <LLF_RND_GetRoscSampleCnt+0x38>)
   13ec4:	4770      	bx	lr
   13ec6:	68cb      	ldr	r3, [r1, #12]
   13ec8:	2000      	movs	r0, #0
   13eca:	624b      	str	r3, [r1, #36]	; 0x24
   13ecc:	4770      	bx	lr
   13ece:	680b      	ldr	r3, [r1, #0]
   13ed0:	2000      	movs	r0, #0
   13ed2:	624b      	str	r3, [r1, #36]	; 0x24
   13ed4:	4770      	bx	lr
   13ed6:	684b      	ldr	r3, [r1, #4]
   13ed8:	2000      	movs	r0, #0
   13eda:	624b      	str	r3, [r1, #36]	; 0x24
   13edc:	4770      	bx	lr
   13ede:	688b      	ldr	r3, [r1, #8]
   13ee0:	2000      	movs	r0, #0
   13ee2:	624b      	str	r3, [r1, #36]	; 0x24
   13ee4:	4770      	bx	lr
   13ee6:	bf00      	nop
   13ee8:	00f10c31 	.word	0x00f10c31

00013eec <LLF_RND_GetFastestRosc>:
   13eec:	680b      	ldr	r3, [r1, #0]
   13eee:	e002      	b.n	13ef6 <LLF_RND_GetFastestRosc+0xa>
   13ef0:	2b08      	cmp	r3, #8
   13ef2:	600b      	str	r3, [r1, #0]
   13ef4:	d806      	bhi.n	13f04 <LLF_RND_GetFastestRosc+0x18>
   13ef6:	6a02      	ldr	r2, [r0, #32]
   13ef8:	4213      	tst	r3, r2
   13efa:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13efe:	d0f7      	beq.n	13ef0 <LLF_RND_GetFastestRosc+0x4>
   13f00:	2000      	movs	r0, #0
   13f02:	4770      	bx	lr
   13f04:	4800      	ldr	r0, [pc, #0]	; (13f08 <LLF_RND_GetFastestRosc+0x1c>)
   13f06:	4770      	bx	lr
   13f08:	00f10c31 	.word	0x00f10c31

00013f0c <LLF_RND_TurnOffTrng>:
   13f0c:	2300      	movs	r3, #0
   13f0e:	4904      	ldr	r1, [pc, #16]	; (13f20 <LLF_RND_TurnOffTrng+0x14>)
   13f10:	4a04      	ldr	r2, [pc, #16]	; (13f24 <LLF_RND_TurnOffTrng+0x18>)
   13f12:	600b      	str	r3, [r1, #0]
   13f14:	f44f 6080 	mov.w	r0, #1024	; 0x400
   13f18:	6013      	str	r3, [r2, #0]
   13f1a:	f7fe bdc9 	b.w	12ab0 <CC_HalClearInterruptBit>
   13f1e:	bf00      	nop
   13f20:	5084112c 	.word	0x5084112c
   13f24:	508411c4 	.word	0x508411c4

00013f28 <SetDataBuffersInfo>:
   13f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13f2c:	2600      	movs	r6, #0
   13f2e:	b082      	sub	sp, #8
   13f30:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
   13f34:	f88d 6007 	strb.w	r6, [sp, #7]
   13f38:	9e09      	ldr	r6, [sp, #36]	; 0x24
   13f3a:	d327      	bcc.n	13f8c <SetDataBuffersInfo+0x64>
   13f3c:	460c      	mov	r4, r1
   13f3e:	4404      	add	r4, r0
   13f40:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
   13f44:	4605      	mov	r5, r0
   13f46:	d821      	bhi.n	13f8c <SetDataBuffersInfo+0x64>
   13f48:	4617      	mov	r7, r2
   13f4a:	4698      	mov	r8, r3
   13f4c:	2201      	movs	r2, #1
   13f4e:	f10d 0307 	add.w	r3, sp, #7
   13f52:	f000 fa0f 	bl	14374 <CC_PalDataBufferAttrGet>
   13f56:	4604      	mov	r4, r0
   13f58:	b9c0      	cbnz	r0, 13f8c <SetDataBuffersInfo+0x64>
   13f5a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   13f5e:	603d      	str	r5, [r7, #0]
   13f60:	713b      	strb	r3, [r7, #4]
   13f62:	b1ae      	cbz	r6, 13f90 <SetDataBuffersInfo+0x68>
   13f64:	f1b8 0f00 	cmp.w	r8, #0
   13f68:	d009      	beq.n	13f7e <SetDataBuffersInfo+0x56>
   13f6a:	4602      	mov	r2, r0
   13f6c:	9908      	ldr	r1, [sp, #32]
   13f6e:	4640      	mov	r0, r8
   13f70:	f10d 0307 	add.w	r3, sp, #7
   13f74:	f000 f9fe 	bl	14374 <CC_PalDataBufferAttrGet>
   13f78:	b940      	cbnz	r0, 13f8c <SetDataBuffersInfo+0x64>
   13f7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
   13f7e:	4620      	mov	r0, r4
   13f80:	f8c6 8000 	str.w	r8, [r6]
   13f84:	7133      	strb	r3, [r6, #4]
   13f86:	b002      	add	sp, #8
   13f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13f8c:	f44f 0475 	mov.w	r4, #16056320	; 0xf50000
   13f90:	4620      	mov	r0, r4
   13f92:	b002      	add	sp, #8
   13f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00013f98 <InitHashDrv>:
   13f98:	b1e8      	cbz	r0, 13fd6 <InitHashDrv+0x3e>
   13f9a:	b510      	push	{r4, lr}
   13f9c:	6804      	ldr	r4, [r0, #0]
   13f9e:	2c01      	cmp	r4, #1
   13fa0:	d004      	beq.n	13fac <InitHashDrv+0x14>
   13fa2:	2c02      	cmp	r4, #2
   13fa4:	d010      	beq.n	13fc8 <InitHashDrv+0x30>
   13fa6:	b144      	cbz	r4, 13fba <InitHashDrv+0x22>
   13fa8:	480c      	ldr	r0, [pc, #48]	; (13fdc <InitHashDrv+0x44>)
   13faa:	bd10      	pop	{r4, pc}
   13fac:	2220      	movs	r2, #32
   13fae:	490c      	ldr	r1, [pc, #48]	; (13fe0 <InitHashDrv+0x48>)
   13fb0:	3008      	adds	r0, #8
   13fb2:	f7ff fedd 	bl	13d70 <CC_PalMemCopyPlat>
   13fb6:	2000      	movs	r0, #0
   13fb8:	bd10      	pop	{r4, pc}
   13fba:	2214      	movs	r2, #20
   13fbc:	4909      	ldr	r1, [pc, #36]	; (13fe4 <InitHashDrv+0x4c>)
   13fbe:	3008      	adds	r0, #8
   13fc0:	f7ff fed6 	bl	13d70 <CC_PalMemCopyPlat>
   13fc4:	4620      	mov	r0, r4
   13fc6:	bd10      	pop	{r4, pc}
   13fc8:	2220      	movs	r2, #32
   13fca:	4907      	ldr	r1, [pc, #28]	; (13fe8 <InitHashDrv+0x50>)
   13fcc:	3008      	adds	r0, #8
   13fce:	f7ff fecf 	bl	13d70 <CC_PalMemCopyPlat>
   13fd2:	2000      	movs	r0, #0
   13fd4:	bd10      	pop	{r4, pc}
   13fd6:	f44f 0073 	mov.w	r0, #15925248	; 0xf30000
   13fda:	4770      	bx	lr
   13fdc:	00f30001 	.word	0x00f30001
   13fe0:	00015dbc 	.word	0x00015dbc
   13fe4:	00015d88 	.word	0x00015d88
   13fe8:	00015d9c 	.word	0x00015d9c

00013fec <ProcessHashDrv>:
   13fec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13ff0:	2900      	cmp	r1, #0
   13ff2:	f000 80ef 	beq.w	141d4 <ProcessHashDrv+0x1e8>
   13ff6:	4604      	mov	r4, r0
   13ff8:	2800      	cmp	r0, #0
   13ffa:	f000 80ef 	beq.w	141dc <ProcessHashDrv+0x1f0>
   13ffe:	6803      	ldr	r3, [r0, #0]
   14000:	4617      	mov	r7, r2
   14002:	460e      	mov	r6, r1
   14004:	2b00      	cmp	r3, #0
   14006:	f000 80b9 	beq.w	1417c <ProcessHashDrv+0x190>
   1400a:	3b01      	subs	r3, #1
   1400c:	2b01      	cmp	r3, #1
   1400e:	f200 80cd 	bhi.w	141ac <ProcessHashDrv+0x1c0>
   14012:	f04f 31ff 	mov.w	r1, #4294967295
   14016:	4873      	ldr	r0, [pc, #460]	; (141e4 <ProcessHashDrv+0x1f8>)
   14018:	f04f 0802 	mov.w	r8, #2
   1401c:	f7fe fdee 	bl	12bfc <CC_PalMutexLock>
   14020:	2800      	cmp	r0, #0
   14022:	f040 80b5 	bne.w	14190 <ProcessHashDrv+0x1a4>
   14026:	2000      	movs	r0, #0
   14028:	f7fe fe18 	bl	12c5c <CC_PalPowerSaveModeSelect>
   1402c:	4605      	mov	r5, r0
   1402e:	2800      	cmp	r0, #0
   14030:	f040 80b8 	bne.w	141a4 <ProcessHashDrv+0x1b8>
   14034:	4a6c      	ldr	r2, [pc, #432]	; (141e8 <ProcessHashDrv+0x1fc>)
   14036:	6813      	ldr	r3, [r2, #0]
   14038:	2b00      	cmp	r3, #0
   1403a:	d1fc      	bne.n	14036 <ProcessHashDrv+0x4a>
   1403c:	486b      	ldr	r0, [pc, #428]	; (141ec <ProcessHashDrv+0x200>)
   1403e:	6803      	ldr	r3, [r0, #0]
   14040:	2b00      	cmp	r3, #0
   14042:	d1fc      	bne.n	1403e <ProcessHashDrv+0x52>
   14044:	f04f 30ff 	mov.w	r0, #4294967295
   14048:	f7fe fd32 	bl	12ab0 <CC_HalClearInterruptBit>
   1404c:	4b68      	ldr	r3, [pc, #416]	; (141f0 <ProcessHashDrv+0x204>)
   1404e:	6818      	ldr	r0, [r3, #0]
   14050:	f020 0040 	bic.w	r0, r0, #64	; 0x40
   14054:	f7fe fd3a 	bl	12acc <CC_HalMaskInterrupt>
   14058:	2301      	movs	r3, #1
   1405a:	2007      	movs	r0, #7
   1405c:	4a65      	ldr	r2, [pc, #404]	; (141f4 <ProcessHashDrv+0x208>)
   1405e:	4966      	ldr	r1, [pc, #408]	; (141f8 <ProcessHashDrv+0x20c>)
   14060:	6013      	str	r3, [r2, #0]
   14062:	6008      	str	r0, [r1, #0]
   14064:	f842 3c54 	str.w	r3, [r2, #-84]
   14068:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   1406a:	4b64      	ldr	r3, [pc, #400]	; (141fc <ProcessHashDrv+0x210>)
   1406c:	3a48      	subs	r2, #72	; 0x48
   1406e:	6019      	str	r1, [r3, #0]
   14070:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
   14072:	6011      	str	r1, [r2, #0]
   14074:	f843 8c0c 	str.w	r8, [r3, #-12]
   14078:	6823      	ldr	r3, [r4, #0]
   1407a:	b163      	cbz	r3, 14096 <ProcessHashDrv+0xaa>
   1407c:	3b01      	subs	r3, #1
   1407e:	2b01      	cmp	r3, #1
   14080:	d818      	bhi.n	140b4 <ProcessHashDrv+0xc8>
   14082:	6a61      	ldr	r1, [r4, #36]	; 0x24
   14084:	4b5e      	ldr	r3, [pc, #376]	; (14200 <ProcessHashDrv+0x214>)
   14086:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
   1408a:	6019      	str	r1, [r3, #0]
   1408c:	6a21      	ldr	r1, [r4, #32]
   1408e:	6011      	str	r1, [r2, #0]
   14090:	69e2      	ldr	r2, [r4, #28]
   14092:	f843 2c08 	str.w	r2, [r3, #-8]
   14096:	69a1      	ldr	r1, [r4, #24]
   14098:	4b5a      	ldr	r3, [pc, #360]	; (14204 <ProcessHashDrv+0x218>)
   1409a:	4a5b      	ldr	r2, [pc, #364]	; (14208 <ProcessHashDrv+0x21c>)
   1409c:	6019      	str	r1, [r3, #0]
   1409e:	6961      	ldr	r1, [r4, #20]
   140a0:	6011      	str	r1, [r2, #0]
   140a2:	6921      	ldr	r1, [r4, #16]
   140a4:	f843 1c08 	str.w	r1, [r3, #-8]
   140a8:	68e1      	ldr	r1, [r4, #12]
   140aa:	f842 1c08 	str.w	r1, [r2, #-8]
   140ae:	68a2      	ldr	r2, [r4, #8]
   140b0:	f843 2c10 	str.w	r2, [r3, #-16]
   140b4:	4a55      	ldr	r2, [pc, #340]	; (1420c <ProcessHashDrv+0x220>)
   140b6:	6813      	ldr	r3, [r2, #0]
   140b8:	2b00      	cmp	r3, #0
   140ba:	d1fc      	bne.n	140b6 <ProcessHashDrv+0xca>
   140bc:	2f00      	cmp	r7, #0
   140be:	d059      	beq.n	14174 <ProcessHashDrv+0x188>
   140c0:	6863      	ldr	r3, [r4, #4]
   140c2:	2040      	movs	r0, #64	; 0x40
   140c4:	2b01      	cmp	r3, #1
   140c6:	bf04      	itt	eq
   140c8:	4a51      	ldreq	r2, [pc, #324]	; (14210 <ProcessHashDrv+0x224>)
   140ca:	6013      	streq	r3, [r2, #0]
   140cc:	6831      	ldr	r1, [r6, #0]
   140ce:	4a51      	ldr	r2, [pc, #324]	; (14214 <ProcessHashDrv+0x228>)
   140d0:	4b51      	ldr	r3, [pc, #324]	; (14218 <ProcessHashDrv+0x22c>)
   140d2:	6011      	str	r1, [r2, #0]
   140d4:	601f      	str	r7, [r3, #0]
   140d6:	f7fe fcff 	bl	12ad8 <CC_HalWaitInterrupt>
   140da:	4605      	mov	r5, r0
   140dc:	4a4b      	ldr	r2, [pc, #300]	; (1420c <ProcessHashDrv+0x220>)
   140de:	6813      	ldr	r3, [r2, #0]
   140e0:	2b00      	cmp	r3, #0
   140e2:	d1fc      	bne.n	140de <ProcessHashDrv+0xf2>
   140e4:	4a41      	ldr	r2, [pc, #260]	; (141ec <ProcessHashDrv+0x200>)
   140e6:	6813      	ldr	r3, [r2, #0]
   140e8:	2b00      	cmp	r3, #0
   140ea:	d1fc      	bne.n	140e6 <ProcessHashDrv+0xfa>
   140ec:	6823      	ldr	r3, [r4, #0]
   140ee:	b15b      	cbz	r3, 14108 <ProcessHashDrv+0x11c>
   140f0:	3b01      	subs	r3, #1
   140f2:	2b01      	cmp	r3, #1
   140f4:	d816      	bhi.n	14124 <ProcessHashDrv+0x138>
   140f6:	4b42      	ldr	r3, [pc, #264]	; (14200 <ProcessHashDrv+0x214>)
   140f8:	4a48      	ldr	r2, [pc, #288]	; (1421c <ProcessHashDrv+0x230>)
   140fa:	6819      	ldr	r1, [r3, #0]
   140fc:	3b08      	subs	r3, #8
   140fe:	6261      	str	r1, [r4, #36]	; 0x24
   14100:	6812      	ldr	r2, [r2, #0]
   14102:	6222      	str	r2, [r4, #32]
   14104:	681b      	ldr	r3, [r3, #0]
   14106:	61e3      	str	r3, [r4, #28]
   14108:	4b3e      	ldr	r3, [pc, #248]	; (14204 <ProcessHashDrv+0x218>)
   1410a:	4a3f      	ldr	r2, [pc, #252]	; (14208 <ProcessHashDrv+0x21c>)
   1410c:	6819      	ldr	r1, [r3, #0]
   1410e:	3a08      	subs	r2, #8
   14110:	61a1      	str	r1, [r4, #24]
   14112:	6891      	ldr	r1, [r2, #8]
   14114:	3b10      	subs	r3, #16
   14116:	6161      	str	r1, [r4, #20]
   14118:	6899      	ldr	r1, [r3, #8]
   1411a:	6121      	str	r1, [r4, #16]
   1411c:	6812      	ldr	r2, [r2, #0]
   1411e:	60e2      	str	r2, [r4, #12]
   14120:	681b      	ldr	r3, [r3, #0]
   14122:	60a3      	str	r3, [r4, #8]
   14124:	2101      	movs	r1, #1
   14126:	2300      	movs	r3, #0
   14128:	4834      	ldr	r0, [pc, #208]	; (141fc <ProcessHashDrv+0x210>)
   1412a:	4a3d      	ldr	r2, [pc, #244]	; (14220 <ProcessHashDrv+0x234>)
   1412c:	6800      	ldr	r0, [r0, #0]
   1412e:	64a0      	str	r0, [r4, #72]	; 0x48
   14130:	6810      	ldr	r0, [r2, #0]
   14132:	64e0      	str	r0, [r4, #76]	; 0x4c
   14134:	f842 1c0c 	str.w	r1, [r2, #-12]
   14138:	4835      	ldr	r0, [pc, #212]	; (14210 <ProcessHashDrv+0x224>)
   1413a:	493a      	ldr	r1, [pc, #232]	; (14224 <ProcessHashDrv+0x238>)
   1413c:	6003      	str	r3, [r0, #0]
   1413e:	f502 72a0 	add.w	r2, r2, #320	; 0x140
   14142:	600b      	str	r3, [r1, #0]
   14144:	6813      	ldr	r3, [r2, #0]
   14146:	2b00      	cmp	r3, #0
   14148:	d1fc      	bne.n	14144 <ProcessHashDrv+0x158>
   1414a:	4a2a      	ldr	r2, [pc, #168]	; (141f4 <ProcessHashDrv+0x208>)
   1414c:	6013      	str	r3, [r2, #0]
   1414e:	2d00      	cmp	r5, #0
   14150:	d13a      	bne.n	141c8 <ProcessHashDrv+0x1dc>
   14152:	4b27      	ldr	r3, [pc, #156]	; (141f0 <ProcessHashDrv+0x204>)
   14154:	6818      	ldr	r0, [r3, #0]
   14156:	f040 0040 	orr.w	r0, r0, #64	; 0x40
   1415a:	f7fe fcb7 	bl	12acc <CC_HalMaskInterrupt>
   1415e:	2001      	movs	r0, #1
   14160:	f7fe fd7c 	bl	12c5c <CC_PalPowerSaveModeSelect>
   14164:	bb60      	cbnz	r0, 141c0 <ProcessHashDrv+0x1d4>
   14166:	481f      	ldr	r0, [pc, #124]	; (141e4 <ProcessHashDrv+0x1f8>)
   14168:	f7fe fd50 	bl	12c0c <CC_PalMutexUnlock>
   1416c:	bb10      	cbnz	r0, 141b4 <ProcessHashDrv+0x1c8>
   1416e:	4628      	mov	r0, r5
   14170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14174:	2204      	movs	r2, #4
   14176:	4b2b      	ldr	r3, [pc, #172]	; (14224 <ProcessHashDrv+0x238>)
   14178:	601a      	str	r2, [r3, #0]
   1417a:	e7af      	b.n	140dc <ProcessHashDrv+0xf0>
   1417c:	f04f 31ff 	mov.w	r1, #4294967295
   14180:	4818      	ldr	r0, [pc, #96]	; (141e4 <ProcessHashDrv+0x1f8>)
   14182:	f04f 0801 	mov.w	r8, #1
   14186:	f7fe fd39 	bl	12bfc <CC_PalMutexLock>
   1418a:	2800      	cmp	r0, #0
   1418c:	f43f af4b 	beq.w	14026 <ProcessHashDrv+0x3a>
   14190:	4825      	ldr	r0, [pc, #148]	; (14228 <ProcessHashDrv+0x23c>)
   14192:	f7fe f9c3 	bl	1251c <CC_PalAbort>
   14196:	2000      	movs	r0, #0
   14198:	f7fe fd60 	bl	12c5c <CC_PalPowerSaveModeSelect>
   1419c:	4605      	mov	r5, r0
   1419e:	2800      	cmp	r0, #0
   141a0:	f43f af48 	beq.w	14034 <ProcessHashDrv+0x48>
   141a4:	4821      	ldr	r0, [pc, #132]	; (1422c <ProcessHashDrv+0x240>)
   141a6:	f7fe f9b9 	bl	1251c <CC_PalAbort>
   141aa:	e743      	b.n	14034 <ProcessHashDrv+0x48>
   141ac:	4d20      	ldr	r5, [pc, #128]	; (14230 <ProcessHashDrv+0x244>)
   141ae:	4628      	mov	r0, r5
   141b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   141b4:	481f      	ldr	r0, [pc, #124]	; (14234 <ProcessHashDrv+0x248>)
   141b6:	f7fe f9b1 	bl	1251c <CC_PalAbort>
   141ba:	4628      	mov	r0, r5
   141bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   141c0:	481d      	ldr	r0, [pc, #116]	; (14238 <ProcessHashDrv+0x24c>)
   141c2:	f7fe f9ab 	bl	1251c <CC_PalAbort>
   141c6:	e7ce      	b.n	14166 <ProcessHashDrv+0x17a>
   141c8:	2110      	movs	r1, #16
   141ca:	f104 0008 	add.w	r0, r4, #8
   141ce:	f7ff fdd3 	bl	13d78 <CC_PalMemSetZeroPlat>
   141d2:	e7be      	b.n	14152 <ProcessHashDrv+0x166>
   141d4:	4d19      	ldr	r5, [pc, #100]	; (1423c <ProcessHashDrv+0x250>)
   141d6:	4628      	mov	r0, r5
   141d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   141dc:	f44f 0573 	mov.w	r5, #15925248	; 0xf30000
   141e0:	e7c5      	b.n	1416e <ProcessHashDrv+0x182>
   141e2:	bf00      	nop
   141e4:	200000ec 	.word	0x200000ec
   141e8:	5084191c 	.word	0x5084191c
   141ec:	50841c20 	.word	0x50841c20
   141f0:	50841a04 	.word	0x50841a04
   141f4:	50841818 	.word	0x50841818
   141f8:	50841900 	.word	0x50841900
   141fc:	508417cc 	.word	0x508417cc
   14200:	5084165c 	.word	0x5084165c
   14204:	50841650 	.word	0x50841650
   14208:	5084164c 	.word	0x5084164c
   1420c:	50841910 	.word	0x50841910
   14210:	50841684 	.word	0x50841684
   14214:	50841c28 	.word	0x50841c28
   14218:	50841c2c 	.word	0x50841c2c
   1421c:	50841658 	.word	0x50841658
   14220:	508417d0 	.word	0x508417d0
   14224:	508417c8 	.word	0x508417c8
   14228:	00015cd0 	.word	0x00015cd0
   1422c:	00015ce8 	.word	0x00015ce8
   14230:	00f30001 	.word	0x00f30001
   14234:	00015d28 	.word	0x00015d28
   14238:	00015d08 	.word	0x00015d08
   1423c:	00f30003 	.word	0x00f30003

00014240 <FinishHashDrv>:
   14240:	2800      	cmp	r0, #0
   14242:	d03a      	beq.n	142ba <FinishHashDrv+0x7a>
   14244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14248:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
   1424c:	fa92 f882 	rev.w	r8, r2
   14250:	fa93 fe83 	rev.w	lr, r3
   14254:	6a02      	ldr	r2, [r0, #32]
   14256:	6a43      	ldr	r3, [r0, #36]	; 0x24
   14258:	e9d0 4104 	ldrd	r4, r1, [r0, #16]
   1425c:	ba12      	rev	r2, r2
   1425e:	ba24      	rev	r4, r4
   14260:	ba1b      	rev	r3, r3
   14262:	6104      	str	r4, [r0, #16]
   14264:	6202      	str	r2, [r0, #32]
   14266:	6a84      	ldr	r4, [r0, #40]	; 0x28
   14268:	6b82      	ldr	r2, [r0, #56]	; 0x38
   1426a:	6243      	str	r3, [r0, #36]	; 0x24
   1426c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
   1426e:	e9d0 6502 	ldrd	r6, r5, [r0, #8]
   14272:	ba09      	rev	r1, r1
   14274:	ba36      	rev	r6, r6
   14276:	ba2d      	rev	r5, r5
   14278:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
   1427a:	6086      	str	r6, [r0, #8]
   1427c:	60c5      	str	r5, [r0, #12]
   1427e:	6b06      	ldr	r6, [r0, #48]	; 0x30
   14280:	6b45      	ldr	r5, [r0, #52]	; 0x34
   14282:	6141      	str	r1, [r0, #20]
   14284:	fa94 fc84 	rev.w	ip, r4
   14288:	ba19      	rev	r1, r3
   1428a:	ba14      	rev	r4, r2
   1428c:	6c43      	ldr	r3, [r0, #68]	; 0x44
   1428e:	6c02      	ldr	r2, [r0, #64]	; 0x40
   14290:	ba3f      	rev	r7, r7
   14292:	ba36      	rev	r6, r6
   14294:	ba2d      	rev	r5, r5
   14296:	ba12      	rev	r2, r2
   14298:	ba1b      	rev	r3, r3
   1429a:	e9c0 650c 	strd	r6, r5, [r0, #48]	; 0x30
   1429e:	e9c0 410e 	strd	r4, r1, [r0, #56]	; 0x38
   142a2:	f8c0 8018 	str.w	r8, [r0, #24]
   142a6:	f8c0 e01c 	str.w	lr, [r0, #28]
   142aa:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
   142ae:	62c7      	str	r7, [r0, #44]	; 0x2c
   142b0:	e9c0 2310 	strd	r2, r3, [r0, #64]	; 0x40
   142b4:	2000      	movs	r0, #0
   142b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   142ba:	f44f 0073 	mov.w	r0, #15925248	; 0xf30000
   142be:	4770      	bx	lr

000142c0 <cc_mbedtls_aes_init>:
   142c0:	b510      	push	{r4, lr}
   142c2:	4604      	mov	r4, r0
   142c4:	b130      	cbz	r0, 142d4 <cc_mbedtls_aes_init+0x14>
   142c6:	2200      	movs	r2, #0
   142c8:	2301      	movs	r3, #1
   142ca:	e9c4 2215 	strd	r2, r2, [r4, #84]	; 0x54
   142ce:	e9c4 3317 	strd	r3, r3, [r4, #92]	; 0x5c
   142d2:	bd10      	pop	{r4, pc}
   142d4:	4801      	ldr	r0, [pc, #4]	; (142dc <cc_mbedtls_aes_init+0x1c>)
   142d6:	f7fe f921 	bl	1251c <CC_PalAbort>
   142da:	e7f4      	b.n	142c6 <cc_mbedtls_aes_init+0x6>
   142dc:	00015ddc 	.word	0x00015ddc

000142e0 <cc_mbedtls_aes_free>:
   142e0:	b118      	cbz	r0, 142ea <cc_mbedtls_aes_free+0xa>
   142e2:	2274      	movs	r2, #116	; 0x74
   142e4:	2100      	movs	r1, #0
   142e6:	f7ff bd45 	b.w	13d74 <CC_PalMemSetPlat>
   142ea:	4770      	bx	lr

000142ec <cc_mbedtls_aes_setkey_enc>:
   142ec:	b188      	cbz	r0, 14312 <cc_mbedtls_aes_setkey_enc+0x26>
   142ee:	b199      	cbz	r1, 14318 <cc_mbedtls_aes_setkey_enc+0x2c>
   142f0:	b510      	push	{r4, lr}
   142f2:	2400      	movs	r4, #0
   142f4:	2a80      	cmp	r2, #128	; 0x80
   142f6:	6384      	str	r4, [r0, #56]	; 0x38
   142f8:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
   142fc:	d106      	bne.n	1430c <cc_mbedtls_aes_setkey_enc+0x20>
   142fe:	6304      	str	r4, [r0, #48]	; 0x30
   14300:	2210      	movs	r2, #16
   14302:	3010      	adds	r0, #16
   14304:	f7ff fd34 	bl	13d70 <CC_PalMemCopyPlat>
   14308:	4620      	mov	r0, r4
   1430a:	bd10      	pop	{r4, pc}
   1430c:	f06f 001f 	mvn.w	r0, #31
   14310:	bd10      	pop	{r4, pc}
   14312:	f06f 0021 	mvn.w	r0, #33	; 0x21
   14316:	4770      	bx	lr
   14318:	f06f 001f 	mvn.w	r0, #31
   1431c:	4770      	bx	lr
   1431e:	bf00      	nop

00014320 <cc_mbedtls_aes_crypt_ecb>:
   14320:	b328      	cbz	r0, 1436e <cc_mbedtls_aes_crypt_ecb+0x4e>
   14322:	b322      	cbz	r2, 1436e <cc_mbedtls_aes_crypt_ecb+0x4e>
   14324:	b31b      	cbz	r3, 1436e <cc_mbedtls_aes_crypt_ecb+0x4e>
   14326:	2901      	cmp	r1, #1
   14328:	d821      	bhi.n	1436e <cc_mbedtls_aes_crypt_ecb+0x4e>
   1432a:	b570      	push	{r4, r5, r6, lr}
   1432c:	4604      	mov	r4, r0
   1432e:	6b81      	ldr	r1, [r0, #56]	; 0x38
   14330:	b086      	sub	sp, #24
   14332:	d017      	beq.n	14364 <cc_mbedtls_aes_crypt_ecb+0x44>
   14334:	2901      	cmp	r1, #1
   14336:	d117      	bne.n	14368 <cc_mbedtls_aes_crypt_ecb+0x48>
   14338:	2510      	movs	r5, #16
   1433a:	2100      	movs	r1, #0
   1433c:	eb0d 0605 	add.w	r6, sp, r5
   14340:	6361      	str	r1, [r4, #52]	; 0x34
   14342:	4610      	mov	r0, r2
   14344:	4629      	mov	r1, r5
   14346:	9500      	str	r5, [sp, #0]
   14348:	aa02      	add	r2, sp, #8
   1434a:	9601      	str	r6, [sp, #4]
   1434c:	f7ff fdec 	bl	13f28 <SetDataBuffersInfo>
   14350:	b950      	cbnz	r0, 14368 <cc_mbedtls_aes_crypt_ecb+0x48>
   14352:	462b      	mov	r3, r5
   14354:	4632      	mov	r2, r6
   14356:	4620      	mov	r0, r4
   14358:	a902      	add	r1, sp, #8
   1435a:	f000 f8eb 	bl	14534 <ProcessAesDrv>
   1435e:	b918      	cbnz	r0, 14368 <cc_mbedtls_aes_crypt_ecb+0x48>
   14360:	b006      	add	sp, #24
   14362:	bd70      	pop	{r4, r5, r6, pc}
   14364:	2900      	cmp	r1, #0
   14366:	d0e7      	beq.n	14338 <cc_mbedtls_aes_crypt_ecb+0x18>
   14368:	f06f 0021 	mvn.w	r0, #33	; 0x21
   1436c:	e7f8      	b.n	14360 <cc_mbedtls_aes_crypt_ecb+0x40>
   1436e:	f06f 0021 	mvn.w	r0, #33	; 0x21
   14372:	4770      	bx	lr

00014374 <CC_PalDataBufferAttrGet>:
   14374:	2000      	movs	r0, #0
   14376:	7018      	strb	r0, [r3, #0]
   14378:	4770      	bx	lr
   1437a:	bf00      	nop

0001437c <LoadAesKey>:
   1437c:	2800      	cmp	r0, #0
   1437e:	d04d      	beq.n	1441c <LoadAesKey+0xa0>
   14380:	b538      	push	{r3, r4, r5, lr}
   14382:	4604      	mov	r4, r0
   14384:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
   14388:	2802      	cmp	r0, #2
   1438a:	d016      	beq.n	143ba <LoadAesKey+0x3e>
   1438c:	2803      	cmp	r0, #3
   1438e:	d03d      	beq.n	1440c <LoadAesKey+0x90>
   14390:	2800      	cmp	r0, #0
   14392:	d030      	beq.n	143f6 <LoadAesKey+0x7a>
   14394:	4823      	ldr	r0, [pc, #140]	; (14424 <LoadAesKey+0xa8>)
   14396:	4d24      	ldr	r5, [pc, #144]	; (14428 <LoadAesKey+0xac>)
   14398:	682a      	ldr	r2, [r5, #0]
   1439a:	4b24      	ldr	r3, [pc, #144]	; (1442c <LoadAesKey+0xb0>)
   1439c:	6812      	ldr	r2, [r2, #0]
   1439e:	4924      	ldr	r1, [pc, #144]	; (14430 <LoadAesKey+0xb4>)
   143a0:	601a      	str	r2, [r3, #0]
   143a2:	682b      	ldr	r3, [r5, #0]
   143a4:	4a23      	ldr	r2, [pc, #140]	; (14434 <LoadAesKey+0xb8>)
   143a6:	685c      	ldr	r4, [r3, #4]
   143a8:	4b23      	ldr	r3, [pc, #140]	; (14438 <LoadAesKey+0xbc>)
   143aa:	600c      	str	r4, [r1, #0]
   143ac:	6829      	ldr	r1, [r5, #0]
   143ae:	6889      	ldr	r1, [r1, #8]
   143b0:	6011      	str	r1, [r2, #0]
   143b2:	682a      	ldr	r2, [r5, #0]
   143b4:	68d2      	ldr	r2, [r2, #12]
   143b6:	601a      	str	r2, [r3, #0]
   143b8:	bd38      	pop	{r3, r4, r5, pc}
   143ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
   143bc:	6c20      	ldr	r0, [r4, #64]	; 0x40
   143be:	f000 fbcb 	bl	14b58 <kmu_validate_slot_and_size_no_kdr>
   143c2:	4d19      	ldr	r5, [pc, #100]	; (14428 <LoadAesKey+0xac>)
   143c4:	2800      	cmp	r0, #0
   143c6:	d1e7      	bne.n	14398 <LoadAesKey+0x1c>
   143c8:	682a      	ldr	r2, [r5, #0]
   143ca:	4b18      	ldr	r3, [pc, #96]	; (1442c <LoadAesKey+0xb0>)
   143cc:	6810      	ldr	r0, [r2, #0]
   143ce:	4918      	ldr	r1, [pc, #96]	; (14430 <LoadAesKey+0xb4>)
   143d0:	6018      	str	r0, [r3, #0]
   143d2:	6828      	ldr	r0, [r5, #0]
   143d4:	4a17      	ldr	r2, [pc, #92]	; (14434 <LoadAesKey+0xb8>)
   143d6:	6840      	ldr	r0, [r0, #4]
   143d8:	6008      	str	r0, [r1, #0]
   143da:	6829      	ldr	r1, [r5, #0]
   143dc:	6889      	ldr	r1, [r1, #8]
   143de:	6011      	str	r1, [r2, #0]
   143e0:	682a      	ldr	r2, [r5, #0]
   143e2:	68d2      	ldr	r2, [r2, #12]
   143e4:	60da      	str	r2, [r3, #12]
   143e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   143e8:	6c20      	ldr	r0, [r4, #64]	; 0x40
   143ea:	f000 fbd9 	bl	14ba0 <kmu_load_key_aes>
   143ee:	2800      	cmp	r0, #0
   143f0:	d1d2      	bne.n	14398 <LoadAesKey+0x1c>
   143f2:	2000      	movs	r0, #0
   143f4:	bd38      	pop	{r3, r4, r5, pc}
   143f6:	6921      	ldr	r1, [r4, #16]
   143f8:	4a0c      	ldr	r2, [pc, #48]	; (1442c <LoadAesKey+0xb0>)
   143fa:	4b0d      	ldr	r3, [pc, #52]	; (14430 <LoadAesKey+0xb4>)
   143fc:	6011      	str	r1, [r2, #0]
   143fe:	6961      	ldr	r1, [r4, #20]
   14400:	6019      	str	r1, [r3, #0]
   14402:	69a1      	ldr	r1, [r4, #24]
   14404:	6091      	str	r1, [r2, #8]
   14406:	69e2      	ldr	r2, [r4, #28]
   14408:	609a      	str	r2, [r3, #8]
   1440a:	bd38      	pop	{r3, r4, r5, pc}
   1440c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1440e:	6c20      	ldr	r0, [r4, #64]	; 0x40
   14410:	f000 fbb8 	bl	14b84 <kmu_validate_kdr_slot_and_size>
   14414:	2800      	cmp	r0, #0
   14416:	d1be      	bne.n	14396 <LoadAesKey+0x1a>
   14418:	4d03      	ldr	r5, [pc, #12]	; (14428 <LoadAesKey+0xac>)
   1441a:	e7d5      	b.n	143c8 <LoadAesKey+0x4c>
   1441c:	f44f 0071 	mov.w	r0, #15794176	; 0xf10000
   14420:	4770      	bx	lr
   14422:	bf00      	nop
   14424:	00f10009 	.word	0x00f10009
   14428:	200000dc 	.word	0x200000dc
   1442c:	50841400 	.word	0x50841400
   14430:	50841404 	.word	0x50841404
   14434:	50841408 	.word	0x50841408
   14438:	5084140c 	.word	0x5084140c

0001443c <InitAes.part.0>:
   1443c:	b510      	push	{r4, lr}
   1443e:	4604      	mov	r4, r0
   14440:	4a31      	ldr	r2, [pc, #196]	; (14508 <InitAes.part.0+0xcc>)
   14442:	6813      	ldr	r3, [r2, #0]
   14444:	2b00      	cmp	r3, #0
   14446:	d1fc      	bne.n	14442 <InitAes.part.0+0x6>
   14448:	4a30      	ldr	r2, [pc, #192]	; (1450c <InitAes.part.0+0xd0>)
   1444a:	6813      	ldr	r3, [r2, #0]
   1444c:	2b00      	cmp	r3, #0
   1444e:	d1fc      	bne.n	1444a <InitAes.part.0+0xe>
   14450:	4a2f      	ldr	r2, [pc, #188]	; (14510 <InitAes.part.0+0xd4>)
   14452:	6813      	ldr	r3, [r2, #0]
   14454:	2b00      	cmp	r3, #0
   14456:	d1fc      	bne.n	14452 <InitAes.part.0+0x16>
   14458:	4a2e      	ldr	r2, [pc, #184]	; (14514 <InitAes.part.0+0xd8>)
   1445a:	6813      	ldr	r3, [r2, #0]
   1445c:	2b00      	cmp	r3, #0
   1445e:	d1fc      	bne.n	1445a <InitAes.part.0+0x1e>
   14460:	4a2d      	ldr	r2, [pc, #180]	; (14518 <InitAes.part.0+0xdc>)
   14462:	6813      	ldr	r3, [r2, #0]
   14464:	2b00      	cmp	r3, #0
   14466:	d1fc      	bne.n	14462 <InitAes.part.0+0x26>
   14468:	4a2c      	ldr	r2, [pc, #176]	; (1451c <InitAes.part.0+0xe0>)
   1446a:	6813      	ldr	r3, [r2, #0]
   1446c:	2b00      	cmp	r3, #0
   1446e:	d1fc      	bne.n	1446a <InitAes.part.0+0x2e>
   14470:	f04f 30ff 	mov.w	r0, #4294967295
   14474:	f7fe fb1c 	bl	12ab0 <CC_HalClearInterruptBit>
   14478:	6b63      	ldr	r3, [r4, #52]	; 0x34
   1447a:	f023 0304 	bic.w	r3, r3, #4
   1447e:	2b03      	cmp	r3, #3
   14480:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   14482:	d036      	beq.n	144f2 <InitAes.part.0+0xb6>
   14484:	2b01      	cmp	r3, #1
   14486:	4b26      	ldr	r3, [pc, #152]	; (14520 <InitAes.part.0+0xe4>)
   14488:	6818      	ldr	r0, [r3, #0]
   1448a:	bf0c      	ite	eq
   1448c:	f020 0080 	biceq.w	r0, r0, #128	; 0x80
   14490:	f020 0020 	bicne.w	r0, r0, #32
   14494:	f7fe fb1a 	bl	12acc <CC_HalMaskInterrupt>
   14498:	2101      	movs	r1, #1
   1449a:	4b22      	ldr	r3, [pc, #136]	; (14524 <InitAes.part.0+0xe8>)
   1449c:	4a1a      	ldr	r2, [pc, #104]	; (14508 <InitAes.part.0+0xcc>)
   1449e:	6019      	str	r1, [r3, #0]
   144a0:	6813      	ldr	r3, [r2, #0]
   144a2:	2b00      	cmp	r3, #0
   144a4:	d1fc      	bne.n	144a0 <InitAes.part.0+0x64>
   144a6:	4a19      	ldr	r2, [pc, #100]	; (1450c <InitAes.part.0+0xd0>)
   144a8:	6813      	ldr	r3, [r2, #0]
   144aa:	2b00      	cmp	r3, #0
   144ac:	d1fc      	bne.n	144a8 <InitAes.part.0+0x6c>
   144ae:	491e      	ldr	r1, [pc, #120]	; (14528 <InitAes.part.0+0xec>)
   144b0:	4a15      	ldr	r2, [pc, #84]	; (14508 <InitAes.part.0+0xcc>)
   144b2:	600b      	str	r3, [r1, #0]
   144b4:	6813      	ldr	r3, [r2, #0]
   144b6:	2b00      	cmp	r3, #0
   144b8:	d1fc      	bne.n	144b4 <InitAes.part.0+0x78>
   144ba:	4a14      	ldr	r2, [pc, #80]	; (1450c <InitAes.part.0+0xd0>)
   144bc:	6813      	ldr	r3, [r2, #0]
   144be:	2b00      	cmp	r3, #0
   144c0:	d1fc      	bne.n	144bc <InitAes.part.0+0x80>
   144c2:	6b62      	ldr	r2, [r4, #52]	; 0x34
   144c4:	f022 0104 	bic.w	r1, r2, #4
   144c8:	2903      	cmp	r1, #3
   144ca:	bf18      	it	ne
   144cc:	6ba3      	ldrne	r3, [r4, #56]	; 0x38
   144ce:	ea4f 0282 	mov.w	r2, r2, lsl #2
   144d2:	bf18      	it	ne
   144d4:	f003 0301 	andne.w	r3, r3, #1
   144d8:	4914      	ldr	r1, [pc, #80]	; (1452c <InitAes.part.0+0xf0>)
   144da:	f002 021c 	and.w	r2, r2, #28
   144de:	4313      	orrs	r3, r2
   144e0:	600b      	str	r3, [r1, #0]
   144e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
   144e4:	2b07      	cmp	r3, #7
   144e6:	d102      	bne.n	144ee <InitAes.part.0+0xb2>
   144e8:	2201      	movs	r2, #1
   144ea:	4b11      	ldr	r3, [pc, #68]	; (14530 <InitAes.part.0+0xf4>)
   144ec:	601a      	str	r2, [r3, #0]
   144ee:	2000      	movs	r0, #0
   144f0:	bd10      	pop	{r4, pc}
   144f2:	2b01      	cmp	r3, #1
   144f4:	4b0a      	ldr	r3, [pc, #40]	; (14520 <InitAes.part.0+0xe4>)
   144f6:	6818      	ldr	r0, [r3, #0]
   144f8:	bf0c      	ite	eq
   144fa:	f020 0040 	biceq.w	r0, r0, #64	; 0x40
   144fe:	f020 0010 	bicne.w	r0, r0, #16
   14502:	f7fe fae3 	bl	12acc <CC_HalMaskInterrupt>
   14506:	e7c7      	b.n	14498 <InitAes.part.0+0x5c>
   14508:	50841910 	.word	0x50841910
   1450c:	50841470 	.word	0x50841470
   14510:	50841d20 	.word	0x50841d20
   14514:	50841c20 	.word	0x50841c20
   14518:	50841d38 	.word	0x50841d38
   1451c:	50841c38 	.word	0x50841c38
   14520:	50841a04 	.word	0x50841a04
   14524:	50841900 	.word	0x50841900
   14528:	508414bc 	.word	0x508414bc
   1452c:	508414c0 	.word	0x508414c0
   14530:	5084147c 	.word	0x5084147c

00014534 <ProcessAesDrv>:
   14534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14538:	b087      	sub	sp, #28
   1453a:	2900      	cmp	r1, #0
   1453c:	f000 80a5 	beq.w	1468a <ProcessAesDrv+0x156>
   14540:	4616      	mov	r6, r2
   14542:	2a00      	cmp	r2, #0
   14544:	f000 80a1 	beq.w	1468a <ProcessAesDrv+0x156>
   14548:	4604      	mov	r4, r0
   1454a:	2800      	cmp	r0, #0
   1454c:	f000 8141 	beq.w	147d2 <ProcessAesDrv+0x29e>
   14550:	461f      	mov	r7, r3
   14552:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
   14554:	460d      	mov	r5, r1
   14556:	2b00      	cmp	r3, #0
   14558:	d150      	bne.n	145fc <ProcessAesDrv+0xc8>
   1455a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   1455e:	d252      	bcs.n	14606 <ProcessAesDrv+0xd2>
   14560:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
   14564:	2b04      	cmp	r3, #4
   14566:	f000 810b 	beq.w	14780 <ProcessAesDrv+0x24c>
   1456a:	f04f 0800 	mov.w	r8, #0
   1456e:	f04f 31ff 	mov.w	r1, #4294967295
   14572:	48a9      	ldr	r0, [pc, #676]	; (14818 <ProcessAesDrv+0x2e4>)
   14574:	f7fe fb42 	bl	12bfc <CC_PalMutexLock>
   14578:	2800      	cmp	r0, #0
   1457a:	f040 80e0 	bne.w	1473e <ProcessAesDrv+0x20a>
   1457e:	2000      	movs	r0, #0
   14580:	f7fe fb6c 	bl	12c5c <CC_PalPowerSaveModeSelect>
   14584:	2800      	cmp	r0, #0
   14586:	f040 80e3 	bne.w	14750 <ProcessAesDrv+0x21c>
   1458a:	2101      	movs	r1, #1
   1458c:	4ba3      	ldr	r3, [pc, #652]	; (1481c <ProcessAesDrv+0x2e8>)
   1458e:	4aa4      	ldr	r2, [pc, #656]	; (14820 <ProcessAesDrv+0x2ec>)
   14590:	6019      	str	r1, [r3, #0]
   14592:	6813      	ldr	r3, [r2, #0]
   14594:	2b00      	cmp	r3, #0
   14596:	d1fc      	bne.n	14592 <ProcessAesDrv+0x5e>
   14598:	6b63      	ldr	r3, [r4, #52]	; 0x34
   1459a:	2b03      	cmp	r3, #3
   1459c:	dc39      	bgt.n	14612 <ProcessAesDrv+0xde>
   1459e:	2b00      	cmp	r3, #0
   145a0:	da3a      	bge.n	14618 <ProcessAesDrv+0xe4>
   145a2:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 1486c <ProcessAesDrv+0x338>
   145a6:	4a9e      	ldr	r2, [pc, #632]	; (14820 <ProcessAesDrv+0x2ec>)
   145a8:	6813      	ldr	r3, [r2, #0]
   145aa:	2b00      	cmp	r3, #0
   145ac:	d1fc      	bne.n	145a8 <ProcessAesDrv+0x74>
   145ae:	f1b8 0f00 	cmp.w	r8, #0
   145b2:	f040 80dc 	bne.w	1476e <ProcessAesDrv+0x23a>
   145b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
   145b8:	f023 0304 	bic.w	r3, r3, #4
   145bc:	2b03      	cmp	r3, #3
   145be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   145c0:	d058      	beq.n	14674 <ProcessAesDrv+0x140>
   145c2:	2b01      	cmp	r3, #1
   145c4:	4b97      	ldr	r3, [pc, #604]	; (14824 <ProcessAesDrv+0x2f0>)
   145c6:	6818      	ldr	r0, [r3, #0]
   145c8:	bf0c      	ite	eq
   145ca:	f040 0080 	orreq.w	r0, r0, #128	; 0x80
   145ce:	f040 0020 	orrne.w	r0, r0, #32
   145d2:	f7fe fa7b 	bl	12acc <CC_HalMaskInterrupt>
   145d6:	2200      	movs	r2, #0
   145d8:	4b90      	ldr	r3, [pc, #576]	; (1481c <ProcessAesDrv+0x2e8>)
   145da:	2001      	movs	r0, #1
   145dc:	601a      	str	r2, [r3, #0]
   145de:	f7fe fb3d 	bl	12c5c <CC_PalPowerSaveModeSelect>
   145e2:	2800      	cmp	r0, #0
   145e4:	f040 80bf 	bne.w	14766 <ProcessAesDrv+0x232>
   145e8:	488b      	ldr	r0, [pc, #556]	; (14818 <ProcessAesDrv+0x2e4>)
   145ea:	f7fe fb0f 	bl	12c0c <CC_PalMutexUnlock>
   145ee:	2800      	cmp	r0, #0
   145f0:	f040 80b2 	bne.w	14758 <ProcessAesDrv+0x224>
   145f4:	4648      	mov	r0, r9
   145f6:	b007      	add	sp, #28
   145f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145fc:	2b01      	cmp	r3, #1
   145fe:	d1af      	bne.n	14560 <ProcessAesDrv+0x2c>
   14600:	f5b7 3f80 	cmp.w	r7, #65536	; 0x10000
   14604:	d3ac      	bcc.n	14560 <ProcessAesDrv+0x2c>
   14606:	f8df 9268 	ldr.w	r9, [pc, #616]	; 14870 <ProcessAesDrv+0x33c>
   1460a:	4648      	mov	r0, r9
   1460c:	b007      	add	sp, #28
   1460e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14612:	3b06      	subs	r3, #6
   14614:	2b01      	cmp	r3, #1
   14616:	d8c4      	bhi.n	145a2 <ProcessAesDrv+0x6e>
   14618:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1461a:	2b01      	cmp	r3, #1
   1461c:	f200 80d6 	bhi.w	147cc <ProcessAesDrv+0x298>
   14620:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   14622:	2b01      	cmp	r3, #1
   14624:	d837      	bhi.n	14696 <ProcessAesDrv+0x162>
   14626:	6e23      	ldr	r3, [r4, #96]	; 0x60
   14628:	2b01      	cmp	r3, #1
   1462a:	f200 8134 	bhi.w	14896 <ProcessAesDrv+0x362>
   1462e:	4620      	mov	r0, r4
   14630:	f7ff ff04 	bl	1443c <InitAes.part.0>
   14634:	4681      	mov	r9, r0
   14636:	2800      	cmp	r0, #0
   14638:	d1b5      	bne.n	145a6 <ProcessAesDrv+0x72>
   1463a:	4620      	mov	r0, r4
   1463c:	f7ff fe9e 	bl	1437c <LoadAesKey>
   14640:	4681      	mov	r9, r0
   14642:	2800      	cmp	r0, #0
   14644:	d1af      	bne.n	145a6 <ProcessAesDrv+0x72>
   14646:	6b63      	ldr	r3, [r4, #52]	; 0x34
   14648:	2b07      	cmp	r3, #7
   1464a:	d8aa      	bhi.n	145a2 <ProcessAesDrv+0x6e>
   1464c:	a201      	add	r2, pc, #4	; (adr r2, 14654 <ProcessAesDrv+0x120>)
   1464e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   14652:	bf00      	nop
   14654:	000146b3 	.word	0x000146b3
   14658:	0001469d 	.word	0x0001469d
   1465c:	0001480f 	.word	0x0001480f
   14660:	0001469d 	.word	0x0001469d
   14664:	000145a3 	.word	0x000145a3
   14668:	000145a3 	.word	0x000145a3
   1466c:	0001480f 	.word	0x0001480f
   14670:	0001469d 	.word	0x0001469d
   14674:	2b01      	cmp	r3, #1
   14676:	4b6b      	ldr	r3, [pc, #428]	; (14824 <ProcessAesDrv+0x2f0>)
   14678:	6818      	ldr	r0, [r3, #0]
   1467a:	bf0c      	ite	eq
   1467c:	f040 0040 	orreq.w	r0, r0, #64	; 0x40
   14680:	f040 0010 	orrne.w	r0, r0, #16
   14684:	f7fe fa22 	bl	12acc <CC_HalMaskInterrupt>
   14688:	e7a5      	b.n	145d6 <ProcessAesDrv+0xa2>
   1468a:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 14874 <ProcessAesDrv+0x340>
   1468e:	4648      	mov	r0, r9
   14690:	b007      	add	sp, #28
   14692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14696:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 14878 <ProcessAesDrv+0x344>
   1469a:	e784      	b.n	145a6 <ProcessAesDrv+0x72>
   1469c:	6821      	ldr	r1, [r4, #0]
   1469e:	4a62      	ldr	r2, [pc, #392]	; (14828 <ProcessAesDrv+0x2f4>)
   146a0:	4b62      	ldr	r3, [pc, #392]	; (1482c <ProcessAesDrv+0x2f8>)
   146a2:	6011      	str	r1, [r2, #0]
   146a4:	6861      	ldr	r1, [r4, #4]
   146a6:	6019      	str	r1, [r3, #0]
   146a8:	68a1      	ldr	r1, [r4, #8]
   146aa:	6091      	str	r1, [r2, #8]
   146ac:	68e2      	ldr	r2, [r4, #12]
   146ae:	609a      	str	r2, [r3, #8]
   146b0:	6b63      	ldr	r3, [r4, #52]	; 0x34
   146b2:	f023 0304 	bic.w	r3, r3, #4
   146b6:	2b03      	cmp	r3, #3
   146b8:	682a      	ldr	r2, [r5, #0]
   146ba:	d009      	beq.n	146d0 <ProcessAesDrv+0x19c>
   146bc:	6e21      	ldr	r1, [r4, #96]	; 0x60
   146be:	6833      	ldr	r3, [r6, #0]
   146c0:	2901      	cmp	r1, #1
   146c2:	bf07      	ittee	eq
   146c4:	485a      	ldreq	r0, [pc, #360]	; (14830 <ProcessAesDrv+0x2fc>)
   146c6:	495b      	ldreq	r1, [pc, #364]	; (14834 <ProcessAesDrv+0x300>)
   146c8:	485b      	ldrne	r0, [pc, #364]	; (14838 <ProcessAesDrv+0x304>)
   146ca:	495c      	ldrne	r1, [pc, #368]	; (1483c <ProcessAesDrv+0x308>)
   146cc:	6003      	str	r3, [r0, #0]
   146ce:	600f      	str	r7, [r1, #0]
   146d0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   146d2:	2b01      	cmp	r3, #1
   146d4:	bf0b      	itete	eq
   146d6:	4b5a      	ldreq	r3, [pc, #360]	; (14840 <ProcessAesDrv+0x30c>)
   146d8:	4b5a      	ldrne	r3, [pc, #360]	; (14844 <ProcessAesDrv+0x310>)
   146da:	495b      	ldreq	r1, [pc, #364]	; (14848 <ProcessAesDrv+0x314>)
   146dc:	495b      	ldrne	r1, [pc, #364]	; (1484c <ProcessAesDrv+0x318>)
   146de:	600a      	str	r2, [r1, #0]
   146e0:	601f      	str	r7, [r3, #0]
   146e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
   146e4:	f023 0304 	bic.w	r3, r3, #4
   146e8:	2b03      	cmp	r3, #3
   146ea:	d075      	beq.n	147d8 <ProcessAesDrv+0x2a4>
   146ec:	6e23      	ldr	r3, [r4, #96]	; 0x60
   146ee:	2b01      	cmp	r3, #1
   146f0:	bf0c      	ite	eq
   146f2:	2080      	moveq	r0, #128	; 0x80
   146f4:	2020      	movne	r0, #32
   146f6:	f7fe f9ef 	bl	12ad8 <CC_HalWaitInterrupt>
   146fa:	4681      	mov	r9, r0
   146fc:	2800      	cmp	r0, #0
   146fe:	f47f af52 	bne.w	145a6 <ProcessAesDrv+0x72>
   14702:	4b47      	ldr	r3, [pc, #284]	; (14820 <ProcessAesDrv+0x2ec>)
   14704:	681a      	ldr	r2, [r3, #0]
   14706:	2a00      	cmp	r2, #0
   14708:	d1fc      	bne.n	14704 <ProcessAesDrv+0x1d0>
   1470a:	6b63      	ldr	r3, [r4, #52]	; 0x34
   1470c:	4691      	mov	r9, r2
   1470e:	3b01      	subs	r3, #1
   14710:	2b06      	cmp	r3, #6
   14712:	d811      	bhi.n	14738 <ProcessAesDrv+0x204>
   14714:	e8df f003 	tbb	[pc, r3]
   14718:	1004bc04 	.word	0x1004bc04
   1471c:	bc10      	.short	0xbc10
   1471e:	04          	.byte	0x04
   1471f:	00          	.byte	0x00
   14720:	4a41      	ldr	r2, [pc, #260]	; (14828 <ProcessAesDrv+0x2f4>)
   14722:	4b42      	ldr	r3, [pc, #264]	; (1482c <ProcessAesDrv+0x2f8>)
   14724:	6811      	ldr	r1, [r2, #0]
   14726:	3208      	adds	r2, #8
   14728:	6021      	str	r1, [r4, #0]
   1472a:	6819      	ldr	r1, [r3, #0]
   1472c:	3308      	adds	r3, #8
   1472e:	6061      	str	r1, [r4, #4]
   14730:	6812      	ldr	r2, [r2, #0]
   14732:	60a2      	str	r2, [r4, #8]
   14734:	681b      	ldr	r3, [r3, #0]
   14736:	60e3      	str	r3, [r4, #12]
   14738:	2301      	movs	r3, #1
   1473a:	65a3      	str	r3, [r4, #88]	; 0x58
   1473c:	e733      	b.n	145a6 <ProcessAesDrv+0x72>
   1473e:	4844      	ldr	r0, [pc, #272]	; (14850 <ProcessAesDrv+0x31c>)
   14740:	f7fd feec 	bl	1251c <CC_PalAbort>
   14744:	2000      	movs	r0, #0
   14746:	f7fe fa89 	bl	12c5c <CC_PalPowerSaveModeSelect>
   1474a:	2800      	cmp	r0, #0
   1474c:	f43f af1d 	beq.w	1458a <ProcessAesDrv+0x56>
   14750:	4840      	ldr	r0, [pc, #256]	; (14854 <ProcessAesDrv+0x320>)
   14752:	f7fd fee3 	bl	1251c <CC_PalAbort>
   14756:	e718      	b.n	1458a <ProcessAesDrv+0x56>
   14758:	483f      	ldr	r0, [pc, #252]	; (14858 <ProcessAesDrv+0x324>)
   1475a:	f7fd fedf 	bl	1251c <CC_PalAbort>
   1475e:	4648      	mov	r0, r9
   14760:	b007      	add	sp, #28
   14762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14766:	483d      	ldr	r0, [pc, #244]	; (1485c <ProcessAesDrv+0x328>)
   14768:	f7fd fed8 	bl	1251c <CC_PalAbort>
   1476c:	e73c      	b.n	145e8 <ProcessAesDrv+0xb4>
   1476e:	2304      	movs	r3, #4
   14770:	2120      	movs	r1, #32
   14772:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
   14776:	f104 0010 	add.w	r0, r4, #16
   1477a:	f7ff fafd 	bl	13d78 <CC_PalMemSetZeroPlat>
   1477e:	e71a      	b.n	145b6 <ProcessAesDrv+0x82>
   14780:	6b21      	ldr	r1, [r4, #48]	; 0x30
   14782:	6c20      	ldr	r0, [r4, #64]	; 0x40
   14784:	f000 f9d2 	bl	14b2c <kmu_validate_slot_and_size>
   14788:	b9e8      	cbnz	r0, 147c6 <ProcessAesDrv+0x292>
   1478a:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 1487c <ProcessAesDrv+0x348>
   1478e:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 14880 <ProcessAesDrv+0x34c>
   14792:	f8d8 3000 	ldr.w	r3, [r8]
   14796:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 14884 <ProcessAesDrv+0x350>
   1479a:	681b      	ldr	r3, [r3, #0]
   1479c:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 14888 <ProcessAesDrv+0x354>
   147a0:	f8cb 3000 	str.w	r3, [fp]
   147a4:	f8d8 3000 	ldr.w	r3, [r8]
   147a8:	4a2d      	ldr	r2, [pc, #180]	; (14860 <ProcessAesDrv+0x32c>)
   147aa:	685b      	ldr	r3, [r3, #4]
   147ac:	f8ca 3000 	str.w	r3, [sl]
   147b0:	f8d8 3000 	ldr.w	r3, [r8]
   147b4:	689b      	ldr	r3, [r3, #8]
   147b6:	f8c9 3000 	str.w	r3, [r9]
   147ba:	f8d8 3000 	ldr.w	r3, [r8]
   147be:	68db      	ldr	r3, [r3, #12]
   147c0:	6013      	str	r3, [r2, #0]
   147c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   147c4:	b171      	cbz	r1, 147e4 <ProcessAesDrv+0x2b0>
   147c6:	f04f 0801 	mov.w	r8, #1
   147ca:	e6d0      	b.n	1456e <ProcessAesDrv+0x3a>
   147cc:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 1488c <ProcessAesDrv+0x358>
   147d0:	e6e9      	b.n	145a6 <ProcessAesDrv+0x72>
   147d2:	f44f 0971 	mov.w	r9, #15794176	; 0xf10000
   147d6:	e70d      	b.n	145f4 <ProcessAesDrv+0xc0>
   147d8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   147da:	2b01      	cmp	r3, #1
   147dc:	bf0c      	ite	eq
   147de:	2040      	moveq	r0, #64	; 0x40
   147e0:	2010      	movne	r0, #16
   147e2:	e788      	b.n	146f6 <ProcessAesDrv+0x1c2>
   147e4:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
   147e8:	9300      	str	r3, [sp, #0]
   147ea:	2310      	movs	r3, #16
   147ec:	f104 0010 	add.w	r0, r4, #16
   147f0:	e9cd 2001 	strd	r2, r0, [sp, #4]
   147f4:	9303      	str	r3, [sp, #12]
   147f6:	9005      	str	r0, [sp, #20]
   147f8:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
   147fc:	6c20      	ldr	r0, [r4, #64]	; 0x40
   147fe:	f000 fa4d 	bl	14c9c <kmu_derive_cmac>
   14802:	2800      	cmp	r0, #0
   14804:	d14a      	bne.n	1489c <ProcessAesDrv+0x368>
   14806:	2300      	movs	r3, #0
   14808:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
   1480c:	e7db      	b.n	147c6 <ProcessAesDrv+0x292>
   1480e:	6821      	ldr	r1, [r4, #0]
   14810:	4a14      	ldr	r2, [pc, #80]	; (14864 <ProcessAesDrv+0x330>)
   14812:	4b15      	ldr	r3, [pc, #84]	; (14868 <ProcessAesDrv+0x334>)
   14814:	e745      	b.n	146a2 <ProcessAesDrv+0x16e>
   14816:	bf00      	nop
   14818:	200000ec 	.word	0x200000ec
   1481c:	50841810 	.word	0x50841810
   14820:	50841910 	.word	0x50841910
   14824:	50841a04 	.word	0x50841a04
   14828:	50841440 	.word	0x50841440
   1482c:	50841444 	.word	0x50841444
   14830:	50841d28 	.word	0x50841d28
   14834:	50841d2c 	.word	0x50841d2c
   14838:	50841d30 	.word	0x50841d30
   1483c:	50841d34 	.word	0x50841d34
   14840:	50841c2c 	.word	0x50841c2c
   14844:	50841c34 	.word	0x50841c34
   14848:	50841c28 	.word	0x50841c28
   1484c:	50841c30 	.word	0x50841c30
   14850:	00015cd0 	.word	0x00015cd0
   14854:	00015ce8 	.word	0x00015ce8
   14858:	00015d28 	.word	0x00015d28
   1485c:	00015d08 	.word	0x00015d08
   14860:	5084140c 	.word	0x5084140c
   14864:	50841460 	.word	0x50841460
   14868:	50841464 	.word	0x50841464
   1486c:	00f10001 	.word	0x00f10001
   14870:	00f10005 	.word	0x00f10005
   14874:	00f1000b 	.word	0x00f1000b
   14878:	00f10003 	.word	0x00f10003
   1487c:	200000dc 	.word	0x200000dc
   14880:	50841400 	.word	0x50841400
   14884:	50841404 	.word	0x50841404
   14888:	50841408 	.word	0x50841408
   1488c:	00f10002 	.word	0x00f10002
   14890:	4a0f      	ldr	r2, [pc, #60]	; (148d0 <ProcessAesDrv+0x39c>)
   14892:	4b10      	ldr	r3, [pc, #64]	; (148d4 <ProcessAesDrv+0x3a0>)
   14894:	e746      	b.n	14724 <ProcessAesDrv+0x1f0>
   14896:	f8df 9044 	ldr.w	r9, [pc, #68]	; 148dc <ProcessAesDrv+0x3a8>
   1489a:	e684      	b.n	145a6 <ProcessAesDrv+0x72>
   1489c:	f8d8 3000 	ldr.w	r3, [r8]
   148a0:	9805      	ldr	r0, [sp, #20]
   148a2:	681b      	ldr	r3, [r3, #0]
   148a4:	4a0c      	ldr	r2, [pc, #48]	; (148d8 <ProcessAesDrv+0x3a4>)
   148a6:	f8cb 3000 	str.w	r3, [fp]
   148aa:	f8d8 3000 	ldr.w	r3, [r8]
   148ae:	2110      	movs	r1, #16
   148b0:	685b      	ldr	r3, [r3, #4]
   148b2:	f8ca 3000 	str.w	r3, [sl]
   148b6:	f8d8 3000 	ldr.w	r3, [r8]
   148ba:	689b      	ldr	r3, [r3, #8]
   148bc:	f8c9 3000 	str.w	r3, [r9]
   148c0:	f8d8 3000 	ldr.w	r3, [r8]
   148c4:	68db      	ldr	r3, [r3, #12]
   148c6:	6013      	str	r3, [r2, #0]
   148c8:	f7ff fa56 	bl	13d78 <CC_PalMemSetZeroPlat>
   148cc:	e79b      	b.n	14806 <ProcessAesDrv+0x2d2>
   148ce:	bf00      	nop
   148d0:	50841460 	.word	0x50841460
   148d4:	50841464 	.word	0x50841464
   148d8:	5084140c 	.word	0x5084140c
   148dc:	00f10004 	.word	0x00f10004

000148e0 <FinishAesDrv>:
   148e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   148e4:	b301      	cbz	r1, 14928 <FinishAesDrv+0x48>
   148e6:	b1fa      	cbz	r2, 14928 <FinishAesDrv+0x48>
   148e8:	4604      	mov	r4, r0
   148ea:	2800      	cmp	r0, #0
   148ec:	d07a      	beq.n	149e4 <FinishAesDrv+0x104>
   148ee:	461d      	mov	r5, r3
   148f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
   148f2:	460e      	mov	r6, r1
   148f4:	2b07      	cmp	r3, #7
   148f6:	d01b      	beq.n	14930 <FinishAesDrv+0x50>
   148f8:	b95d      	cbnz	r5, 14912 <FinishAesDrv+0x32>
   148fa:	2b03      	cmp	r3, #3
   148fc:	d110      	bne.n	14920 <FinishAesDrv+0x40>
   148fe:	6d83      	ldr	r3, [r0, #88]	; 0x58
   14900:	b973      	cbnz	r3, 14920 <FinishAesDrv+0x40>
   14902:	e9c0 5519 	strd	r5, r5, [r0, #100]	; 0x64
   14906:	e9c0 551b 	strd	r5, r5, [r0, #108]	; 0x6c
   1490a:	2510      	movs	r5, #16
   1490c:	f100 0364 	add.w	r3, r0, #100	; 0x64
   14910:	600b      	str	r3, [r1, #0]
   14912:	462b      	mov	r3, r5
   14914:	4631      	mov	r1, r6
   14916:	4620      	mov	r0, r4
   14918:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1491c:	f7ff be0a 	b.w	14534 <ProcessAesDrv>
   14920:	462f      	mov	r7, r5
   14922:	4638      	mov	r0, r7
   14924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14928:	4f68      	ldr	r7, [pc, #416]	; (14acc <FinishAesDrv+0x1ec>)
   1492a:	4638      	mov	r0, r7
   1492c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14930:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
   14932:	2b00      	cmp	r3, #0
   14934:	d159      	bne.n	149ea <FinishAesDrv+0x10a>
   14936:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
   1493a:	d25b      	bcs.n	149f4 <FinishAesDrv+0x114>
   1493c:	b915      	cbnz	r5, 14944 <FinishAesDrv+0x64>
   1493e:	6da3      	ldr	r3, [r4, #88]	; 0x58
   14940:	2b00      	cmp	r3, #0
   14942:	d157      	bne.n	149f4 <FinishAesDrv+0x114>
   14944:	f04f 31ff 	mov.w	r1, #4294967295
   14948:	4861      	ldr	r0, [pc, #388]	; (14ad0 <FinishAesDrv+0x1f0>)
   1494a:	f7fe f957 	bl	12bfc <CC_PalMutexLock>
   1494e:	2800      	cmp	r0, #0
   14950:	f040 809a 	bne.w	14a88 <FinishAesDrv+0x1a8>
   14954:	2000      	movs	r0, #0
   14956:	f7fe f981 	bl	12c5c <CC_PalPowerSaveModeSelect>
   1495a:	2800      	cmp	r0, #0
   1495c:	f040 8090 	bne.w	14a80 <FinishAesDrv+0x1a0>
   14960:	2101      	movs	r1, #1
   14962:	4b5c      	ldr	r3, [pc, #368]	; (14ad4 <FinishAesDrv+0x1f4>)
   14964:	4a5c      	ldr	r2, [pc, #368]	; (14ad8 <FinishAesDrv+0x1f8>)
   14966:	6019      	str	r1, [r3, #0]
   14968:	6813      	ldr	r3, [r2, #0]
   1496a:	2b00      	cmp	r3, #0
   1496c:	d1fc      	bne.n	14968 <FinishAesDrv+0x88>
   1496e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   14970:	2b03      	cmp	r3, #3
   14972:	dd20      	ble.n	149b6 <FinishAesDrv+0xd6>
   14974:	3b06      	subs	r3, #6
   14976:	2b01      	cmp	r3, #1
   14978:	d81f      	bhi.n	149ba <FinishAesDrv+0xda>
   1497a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   1497c:	2b01      	cmp	r3, #1
   1497e:	d83b      	bhi.n	149f8 <FinishAesDrv+0x118>
   14980:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   14982:	2b01      	cmp	r3, #1
   14984:	f200 8088 	bhi.w	14a98 <FinishAesDrv+0x1b8>
   14988:	6e23      	ldr	r3, [r4, #96]	; 0x60
   1498a:	2b01      	cmp	r3, #1
   1498c:	f200 8086 	bhi.w	14a9c <FinishAesDrv+0x1bc>
   14990:	4620      	mov	r0, r4
   14992:	f7ff fd53 	bl	1443c <InitAes.part.0>
   14996:	4607      	mov	r7, r0
   14998:	b980      	cbnz	r0, 149bc <FinishAesDrv+0xdc>
   1499a:	4620      	mov	r0, r4
   1499c:	f7ff fcee 	bl	1437c <LoadAesKey>
   149a0:	4607      	mov	r7, r0
   149a2:	b958      	cbnz	r0, 149bc <FinishAesDrv+0xdc>
   149a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
   149a6:	2b07      	cmp	r3, #7
   149a8:	d807      	bhi.n	149ba <FinishAesDrv+0xda>
   149aa:	e8df f003 	tbb	[pc, r3]
   149ae:	2731      	.short	0x2731
   149b0:	06062755 	.word	0x06062755
   149b4:	2755      	.short	0x2755
   149b6:	2b00      	cmp	r3, #0
   149b8:	dadf      	bge.n	1497a <FinishAesDrv+0x9a>
   149ba:	4f48      	ldr	r7, [pc, #288]	; (14adc <FinishAesDrv+0x1fc>)
   149bc:	4a46      	ldr	r2, [pc, #280]	; (14ad8 <FinishAesDrv+0x1f8>)
   149be:	6813      	ldr	r3, [r2, #0]
   149c0:	2b00      	cmp	r3, #0
   149c2:	d1fc      	bne.n	149be <FinishAesDrv+0xde>
   149c4:	4a43      	ldr	r2, [pc, #268]	; (14ad4 <FinishAesDrv+0x1f4>)
   149c6:	2001      	movs	r0, #1
   149c8:	6013      	str	r3, [r2, #0]
   149ca:	f7fe f947 	bl	12c5c <CC_PalPowerSaveModeSelect>
   149ce:	2800      	cmp	r0, #0
   149d0:	d15e      	bne.n	14a90 <FinishAesDrv+0x1b0>
   149d2:	483f      	ldr	r0, [pc, #252]	; (14ad0 <FinishAesDrv+0x1f0>)
   149d4:	f7fe f91a 	bl	12c0c <CC_PalMutexUnlock>
   149d8:	2800      	cmp	r0, #0
   149da:	d0a2      	beq.n	14922 <FinishAesDrv+0x42>
   149dc:	4840      	ldr	r0, [pc, #256]	; (14ae0 <FinishAesDrv+0x200>)
   149de:	f7fd fd9d 	bl	1251c <CC_PalAbort>
   149e2:	e79e      	b.n	14922 <FinishAesDrv+0x42>
   149e4:	f44f 0771 	mov.w	r7, #15794176	; 0xf10000
   149e8:	e79b      	b.n	14922 <FinishAesDrv+0x42>
   149ea:	2b01      	cmp	r3, #1
   149ec:	d1a6      	bne.n	1493c <FinishAesDrv+0x5c>
   149ee:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
   149f2:	d3a3      	bcc.n	1493c <FinishAesDrv+0x5c>
   149f4:	4f3b      	ldr	r7, [pc, #236]	; (14ae4 <FinishAesDrv+0x204>)
   149f6:	e794      	b.n	14922 <FinishAesDrv+0x42>
   149f8:	4f3b      	ldr	r7, [pc, #236]	; (14ae8 <FinishAesDrv+0x208>)
   149fa:	e7df      	b.n	149bc <FinishAesDrv+0xdc>
   149fc:	6821      	ldr	r1, [r4, #0]
   149fe:	4a3b      	ldr	r2, [pc, #236]	; (14aec <FinishAesDrv+0x20c>)
   14a00:	4b3b      	ldr	r3, [pc, #236]	; (14af0 <FinishAesDrv+0x210>)
   14a02:	6011      	str	r1, [r2, #0]
   14a04:	6861      	ldr	r1, [r4, #4]
   14a06:	6019      	str	r1, [r3, #0]
   14a08:	68a1      	ldr	r1, [r4, #8]
   14a0a:	6091      	str	r1, [r2, #8]
   14a0c:	68e2      	ldr	r2, [r4, #12]
   14a0e:	609a      	str	r2, [r3, #8]
   14a10:	2301      	movs	r3, #1
   14a12:	4938      	ldr	r1, [pc, #224]	; (14af4 <FinishAesDrv+0x214>)
   14a14:	4a38      	ldr	r2, [pc, #224]	; (14af8 <FinishAesDrv+0x218>)
   14a16:	600b      	str	r3, [r1, #0]
   14a18:	6015      	str	r5, [r2, #0]
   14a1a:	2d00      	cmp	r5, #0
   14a1c:	d140      	bne.n	14aa0 <FinishAesDrv+0x1c0>
   14a1e:	6da2      	ldr	r2, [r4, #88]	; 0x58
   14a20:	b90a      	cbnz	r2, 14a26 <FinishAesDrv+0x146>
   14a22:	4a36      	ldr	r2, [pc, #216]	; (14afc <FinishAesDrv+0x21c>)
   14a24:	6013      	str	r3, [r2, #0]
   14a26:	4b2c      	ldr	r3, [pc, #176]	; (14ad8 <FinishAesDrv+0x1f8>)
   14a28:	681f      	ldr	r7, [r3, #0]
   14a2a:	2f00      	cmp	r7, #0
   14a2c:	d1fc      	bne.n	14a28 <FinishAesDrv+0x148>
   14a2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   14a30:	3b01      	subs	r3, #1
   14a32:	2b06      	cmp	r3, #6
   14a34:	d8c2      	bhi.n	149bc <FinishAesDrv+0xdc>
   14a36:	a201      	add	r2, pc, #4	; (adr r2, 14a3c <FinishAesDrv+0x15c>)
   14a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   14a3c:	00014a61 	.word	0x00014a61
   14a40:	00014a7b 	.word	0x00014a7b
   14a44:	00014a61 	.word	0x00014a61
   14a48:	000149bd 	.word	0x000149bd
   14a4c:	000149bd 	.word	0x000149bd
   14a50:	00014a7b 	.word	0x00014a7b
   14a54:	00014a61 	.word	0x00014a61
   14a58:	6821      	ldr	r1, [r4, #0]
   14a5a:	4a29      	ldr	r2, [pc, #164]	; (14b00 <FinishAesDrv+0x220>)
   14a5c:	4b29      	ldr	r3, [pc, #164]	; (14b04 <FinishAesDrv+0x224>)
   14a5e:	e7d0      	b.n	14a02 <FinishAesDrv+0x122>
   14a60:	4a22      	ldr	r2, [pc, #136]	; (14aec <FinishAesDrv+0x20c>)
   14a62:	4b23      	ldr	r3, [pc, #140]	; (14af0 <FinishAesDrv+0x210>)
   14a64:	6811      	ldr	r1, [r2, #0]
   14a66:	3208      	adds	r2, #8
   14a68:	6021      	str	r1, [r4, #0]
   14a6a:	6819      	ldr	r1, [r3, #0]
   14a6c:	3308      	adds	r3, #8
   14a6e:	6061      	str	r1, [r4, #4]
   14a70:	6812      	ldr	r2, [r2, #0]
   14a72:	60a2      	str	r2, [r4, #8]
   14a74:	681b      	ldr	r3, [r3, #0]
   14a76:	60e3      	str	r3, [r4, #12]
   14a78:	e7a0      	b.n	149bc <FinishAesDrv+0xdc>
   14a7a:	4a21      	ldr	r2, [pc, #132]	; (14b00 <FinishAesDrv+0x220>)
   14a7c:	4b21      	ldr	r3, [pc, #132]	; (14b04 <FinishAesDrv+0x224>)
   14a7e:	e7f1      	b.n	14a64 <FinishAesDrv+0x184>
   14a80:	4821      	ldr	r0, [pc, #132]	; (14b08 <FinishAesDrv+0x228>)
   14a82:	f7fd fd4b 	bl	1251c <CC_PalAbort>
   14a86:	e76b      	b.n	14960 <FinishAesDrv+0x80>
   14a88:	4820      	ldr	r0, [pc, #128]	; (14b0c <FinishAesDrv+0x22c>)
   14a8a:	f7fd fd47 	bl	1251c <CC_PalAbort>
   14a8e:	e761      	b.n	14954 <FinishAesDrv+0x74>
   14a90:	481f      	ldr	r0, [pc, #124]	; (14b10 <FinishAesDrv+0x230>)
   14a92:	f7fd fd43 	bl	1251c <CC_PalAbort>
   14a96:	e79c      	b.n	149d2 <FinishAesDrv+0xf2>
   14a98:	4f1e      	ldr	r7, [pc, #120]	; (14b14 <FinishAesDrv+0x234>)
   14a9a:	e78f      	b.n	149bc <FinishAesDrv+0xdc>
   14a9c:	4f1e      	ldr	r7, [pc, #120]	; (14b18 <FinishAesDrv+0x238>)
   14a9e:	e78d      	b.n	149bc <FinishAesDrv+0xdc>
   14aa0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
   14aa2:	6833      	ldr	r3, [r6, #0]
   14aa4:	2a01      	cmp	r2, #1
   14aa6:	d00a      	beq.n	14abe <FinishAesDrv+0x1de>
   14aa8:	2010      	movs	r0, #16
   14aaa:	491c      	ldr	r1, [pc, #112]	; (14b1c <FinishAesDrv+0x23c>)
   14aac:	4a1c      	ldr	r2, [pc, #112]	; (14b20 <FinishAesDrv+0x240>)
   14aae:	600b      	str	r3, [r1, #0]
   14ab0:	6015      	str	r5, [r2, #0]
   14ab2:	f7fe f811 	bl	12ad8 <CC_HalWaitInterrupt>
   14ab6:	4607      	mov	r7, r0
   14ab8:	2800      	cmp	r0, #0
   14aba:	d0b4      	beq.n	14a26 <FinishAesDrv+0x146>
   14abc:	e77e      	b.n	149bc <FinishAesDrv+0xdc>
   14abe:	4919      	ldr	r1, [pc, #100]	; (14b24 <FinishAesDrv+0x244>)
   14ac0:	4a19      	ldr	r2, [pc, #100]	; (14b28 <FinishAesDrv+0x248>)
   14ac2:	600b      	str	r3, [r1, #0]
   14ac4:	2040      	movs	r0, #64	; 0x40
   14ac6:	6015      	str	r5, [r2, #0]
   14ac8:	e7f3      	b.n	14ab2 <FinishAesDrv+0x1d2>
   14aca:	bf00      	nop
   14acc:	00f1000b 	.word	0x00f1000b
   14ad0:	200000ec 	.word	0x200000ec
   14ad4:	50841810 	.word	0x50841810
   14ad8:	50841910 	.word	0x50841910
   14adc:	00f10001 	.word	0x00f10001
   14ae0:	00015d28 	.word	0x00015d28
   14ae4:	00f10005 	.word	0x00f10005
   14ae8:	00f10002 	.word	0x00f10002
   14aec:	50841440 	.word	0x50841440
   14af0:	50841444 	.word	0x50841444
   14af4:	5084147c 	.word	0x5084147c
   14af8:	508414bc 	.word	0x508414bc
   14afc:	50841524 	.word	0x50841524
   14b00:	50841460 	.word	0x50841460
   14b04:	50841464 	.word	0x50841464
   14b08:	00015ce8 	.word	0x00015ce8
   14b0c:	00015cd0 	.word	0x00015cd0
   14b10:	00015d08 	.word	0x00015d08
   14b14:	00f10003 	.word	0x00f10003
   14b18:	00f10004 	.word	0x00f10004
   14b1c:	50841c30 	.word	0x50841c30
   14b20:	50841c34 	.word	0x50841c34
   14b24:	50841c28 	.word	0x50841c28
   14b28:	50841c2c 	.word	0x50841c2c

00014b2c <kmu_validate_slot_and_size>:
   14b2c:	287f      	cmp	r0, #127	; 0x7f
   14b2e:	d80c      	bhi.n	14b4a <kmu_validate_slot_and_size+0x1e>
   14b30:	b149      	cbz	r1, 14b46 <kmu_validate_slot_and_size+0x1a>
   14b32:	2903      	cmp	r1, #3
   14b34:	d001      	beq.n	14b3a <kmu_validate_slot_and_size+0xe>
   14b36:	4806      	ldr	r0, [pc, #24]	; (14b50 <kmu_validate_slot_and_size+0x24>)
   14b38:	4770      	bx	lr
   14b3a:	4906      	ldr	r1, [pc, #24]	; (14b54 <kmu_validate_slot_and_size+0x28>)
   14b3c:	287f      	cmp	r0, #127	; 0x7f
   14b3e:	bf0c      	ite	eq
   14b40:	4608      	moveq	r0, r1
   14b42:	2000      	movne	r0, #0
   14b44:	4770      	bx	lr
   14b46:	4608      	mov	r0, r1
   14b48:	4770      	bx	lr
   14b4a:	4802      	ldr	r0, [pc, #8]	; (14b54 <kmu_validate_slot_and_size+0x28>)
   14b4c:	4770      	bx	lr
   14b4e:	bf00      	nop
   14b50:	00f70003 	.word	0x00f70003
   14b54:	00f70001 	.word	0x00f70001

00014b58 <kmu_validate_slot_and_size_no_kdr>:
   14b58:	1e83      	subs	r3, r0, #2
   14b5a:	2b7d      	cmp	r3, #125	; 0x7d
   14b5c:	d80c      	bhi.n	14b78 <kmu_validate_slot_and_size_no_kdr+0x20>
   14b5e:	b149      	cbz	r1, 14b74 <kmu_validate_slot_and_size_no_kdr+0x1c>
   14b60:	2903      	cmp	r1, #3
   14b62:	d001      	beq.n	14b68 <kmu_validate_slot_and_size_no_kdr+0x10>
   14b64:	4805      	ldr	r0, [pc, #20]	; (14b7c <kmu_validate_slot_and_size_no_kdr+0x24>)
   14b66:	4770      	bx	lr
   14b68:	4905      	ldr	r1, [pc, #20]	; (14b80 <kmu_validate_slot_and_size_no_kdr+0x28>)
   14b6a:	287f      	cmp	r0, #127	; 0x7f
   14b6c:	bf0c      	ite	eq
   14b6e:	4608      	moveq	r0, r1
   14b70:	2000      	movne	r0, #0
   14b72:	4770      	bx	lr
   14b74:	4608      	mov	r0, r1
   14b76:	4770      	bx	lr
   14b78:	4801      	ldr	r0, [pc, #4]	; (14b80 <kmu_validate_slot_and_size_no_kdr+0x28>)
   14b7a:	4770      	bx	lr
   14b7c:	00f70003 	.word	0x00f70003
   14b80:	00f70001 	.word	0x00f70001

00014b84 <kmu_validate_kdr_slot_and_size>:
   14b84:	b928      	cbnz	r0, 14b92 <kmu_validate_kdr_slot_and_size+0xe>
   14b86:	4b04      	ldr	r3, [pc, #16]	; (14b98 <kmu_validate_kdr_slot_and_size+0x14>)
   14b88:	2900      	cmp	r1, #0
   14b8a:	bf18      	it	ne
   14b8c:	4619      	movne	r1, r3
   14b8e:	4608      	mov	r0, r1
   14b90:	4770      	bx	lr
   14b92:	4902      	ldr	r1, [pc, #8]	; (14b9c <kmu_validate_kdr_slot_and_size+0x18>)
   14b94:	4608      	mov	r0, r1
   14b96:	4770      	bx	lr
   14b98:	00f70003 	.word	0x00f70003
   14b9c:	00f70001 	.word	0x00f70001

00014ba0 <kmu_load_key_aes>:
   14ba0:	2800      	cmp	r0, #0
   14ba2:	d058      	beq.n	14c56 <kmu_load_key_aes+0xb6>
   14ba4:	b109      	cbz	r1, 14baa <kmu_load_key_aes+0xa>
   14ba6:	4833      	ldr	r0, [pc, #204]	; (14c74 <kmu_load_key_aes+0xd4>)
   14ba8:	4770      	bx	lr
   14baa:	b430      	push	{r4, r5}
   14bac:	2401      	movs	r4, #1
   14bae:	4b32      	ldr	r3, [pc, #200]	; (14c78 <kmu_load_key_aes+0xd8>)
   14bb0:	4a32      	ldr	r2, [pc, #200]	; (14c7c <kmu_load_key_aes+0xdc>)
   14bb2:	b084      	sub	sp, #16
   14bb4:	f8c2 4500 	str.w	r4, [r2, #1280]	; 0x500
   14bb8:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
   14bbc:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   14bc0:	1905      	adds	r5, r0, r4
   14bc2:	9202      	str	r2, [sp, #8]
   14bc4:	9a02      	ldr	r2, [sp, #8]
   14bc6:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
   14bca:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   14bce:	3080      	adds	r0, #128	; 0x80
   14bd0:	9202      	str	r2, [sp, #8]
   14bd2:	9a02      	ldr	r2, [sp, #8]
   14bd4:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
   14bd8:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
   14bdc:	4a28      	ldr	r2, [pc, #160]	; (14c80 <kmu_load_key_aes+0xe0>)
   14bde:	9102      	str	r1, [sp, #8]
   14be0:	9902      	ldr	r1, [sp, #8]
   14be2:	f8c3 5500 	str.w	r5, [r3, #1280]	; 0x500
   14be6:	f852 1030 	ldr.w	r1, [r2, r0, lsl #3]
   14bea:	4a26      	ldr	r2, [pc, #152]	; (14c84 <kmu_load_key_aes+0xe4>)
   14bec:	9103      	str	r1, [sp, #12]
   14bee:	9903      	ldr	r1, [sp, #12]
   14bf0:	4291      	cmp	r1, r2
   14bf2:	d136      	bne.n	14c62 <kmu_load_key_aes+0xc2>
   14bf4:	461a      	mov	r2, r3
   14bf6:	601c      	str	r4, [r3, #0]
   14bf8:	e005      	b.n	14c06 <kmu_load_key_aes+0x66>
   14bfa:	f89d 3006 	ldrb.w	r3, [sp, #6]
   14bfe:	b9db      	cbnz	r3, 14c38 <kmu_load_key_aes+0x98>
   14c00:	f89d 3007 	ldrb.w	r3, [sp, #7]
   14c04:	b9c3      	cbnz	r3, 14c38 <kmu_load_key_aes+0x98>
   14c06:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   14c0a:	3b00      	subs	r3, #0
   14c0c:	bf18      	it	ne
   14c0e:	2301      	movne	r3, #1
   14c10:	f88d 3005 	strb.w	r3, [sp, #5]
   14c14:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
   14c18:	3b00      	subs	r3, #0
   14c1a:	bf18      	it	ne
   14c1c:	2301      	movne	r3, #1
   14c1e:	f88d 3006 	strb.w	r3, [sp, #6]
   14c22:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
   14c26:	3b00      	subs	r3, #0
   14c28:	bf18      	it	ne
   14c2a:	2301      	movne	r3, #1
   14c2c:	f88d 3007 	strb.w	r3, [sp, #7]
   14c30:	f89d 3005 	ldrb.w	r3, [sp, #5]
   14c34:	2b00      	cmp	r3, #0
   14c36:	d0e0      	beq.n	14bfa <kmu_load_key_aes+0x5a>
   14c38:	f89d 3006 	ldrb.w	r3, [sp, #6]
   14c3c:	b9ab      	cbnz	r3, 14c6a <kmu_load_key_aes+0xca>
   14c3e:	f89d 3007 	ldrb.w	r3, [sp, #7]
   14c42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
   14c46:	b993      	cbnz	r3, 14c6e <kmu_load_key_aes+0xce>
   14c48:	4610      	mov	r0, r2
   14c4a:	4b0b      	ldr	r3, [pc, #44]	; (14c78 <kmu_load_key_aes+0xd8>)
   14c4c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
   14c50:	b004      	add	sp, #16
   14c52:	bc30      	pop	{r4, r5}
   14c54:	4770      	bx	lr
   14c56:	2201      	movs	r2, #1
   14c58:	490b      	ldr	r1, [pc, #44]	; (14c88 <kmu_load_key_aes+0xe8>)
   14c5a:	4b0c      	ldr	r3, [pc, #48]	; (14c8c <kmu_load_key_aes+0xec>)
   14c5c:	6008      	str	r0, [r1, #0]
   14c5e:	601a      	str	r2, [r3, #0]
   14c60:	4770      	bx	lr
   14c62:	480b      	ldr	r0, [pc, #44]	; (14c90 <kmu_load_key_aes+0xf0>)
   14c64:	b004      	add	sp, #16
   14c66:	bc30      	pop	{r4, r5}
   14c68:	4770      	bx	lr
   14c6a:	480a      	ldr	r0, [pc, #40]	; (14c94 <kmu_load_key_aes+0xf4>)
   14c6c:	e7f0      	b.n	14c50 <kmu_load_key_aes+0xb0>
   14c6e:	480a      	ldr	r0, [pc, #40]	; (14c98 <kmu_load_key_aes+0xf8>)
   14c70:	e7ee      	b.n	14c50 <kmu_load_key_aes+0xb0>
   14c72:	bf00      	nop
   14c74:	00f1000c 	.word	0x00f1000c
   14c78:	50039000 	.word	0x50039000
   14c7c:	50840000 	.word	0x50840000
   14c80:	00ff8000 	.word	0x00ff8000
   14c84:	50841400 	.word	0x50841400
   14c88:	50841a38 	.word	0x50841a38
   14c8c:	50841478 	.word	0x50841478
   14c90:	00f70006 	.word	0x00f70006
   14c94:	00f70001 	.word	0x00f70001
   14c98:	00f70002 	.word	0x00f70002

00014c9c <kmu_derive_cmac>:
   14c9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14ca0:	2400      	movs	r4, #0
   14ca2:	b0cd      	sub	sp, #308	; 0x134
   14ca4:	4605      	mov	r5, r0
   14ca6:	e9dd 9658 	ldrd	r9, r6, [sp, #352]	; 0x160
   14caa:	4688      	mov	r8, r1
   14cac:	4617      	mov	r7, r2
   14cae:	4621      	mov	r1, r4
   14cb0:	2274      	movs	r2, #116	; 0x74
   14cb2:	a80e      	add	r0, sp, #56	; 0x38
   14cb4:	469b      	mov	fp, r3
   14cb6:	f000 fb5a 	bl	1536e <memset>
   14cba:	4621      	mov	r1, r4
   14cbc:	2280      	movs	r2, #128	; 0x80
   14cbe:	a82c      	add	r0, sp, #176	; 0xb0
   14cc0:	942b      	str	r4, [sp, #172]	; 0xac
   14cc2:	f000 fb54 	bl	1536e <memset>
   14cc6:	2384      	movs	r3, #132	; 0x84
   14cc8:	f5b6 6f7f 	cmp.w	r6, #4080	; 0xff0
   14ccc:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
   14cd0:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
   14cd4:	9305      	str	r3, [sp, #20]
   14cd6:	d85d      	bhi.n	14d94 <kmu_derive_cmac+0xf8>
   14cd8:	ab05      	add	r3, sp, #20
   14cda:	f10d 0aac 	add.w	sl, sp, #172	; 0xac
   14cde:	9301      	str	r3, [sp, #4]
   14ce0:	4659      	mov	r1, fp
   14ce2:	e9dd 2356 	ldrd	r2, r3, [sp, #344]	; 0x158
   14ce6:	4638      	mov	r0, r7
   14ce8:	9602      	str	r6, [sp, #8]
   14cea:	f8cd a000 	str.w	sl, [sp]
   14cee:	f000 f861 	bl	14db4 <UtilCmacBuildDataForDerivation>
   14cf2:	2800      	cmp	r0, #0
   14cf4:	d155      	bne.n	14da2 <kmu_derive_cmac+0x106>
   14cf6:	42a5      	cmp	r5, r4
   14cf8:	bf0c      	ite	eq
   14cfa:	f04f 0c03 	moveq.w	ip, #3
   14cfe:	f04f 0c02 	movne.w	ip, #2
   14d02:	2200      	movs	r2, #0
   14d04:	2301      	movs	r3, #1
   14d06:	2707      	movs	r7, #7
   14d08:	2401      	movs	r4, #1
   14d0a:	2110      	movs	r1, #16
   14d0c:	901c      	str	r0, [sp, #112]	; 0x70
   14d0e:	a80e      	add	r0, sp, #56	; 0x38
   14d10:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
   14d14:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
   14d18:	f88d c074 	strb.w	ip, [sp, #116]	; 0x74
   14d1c:	971b      	str	r7, [sp, #108]	; 0x6c
   14d1e:	951e      	str	r5, [sp, #120]	; 0x78
   14d20:	9426      	str	r4, [sp, #152]	; 0x98
   14d22:	f7ff f829 	bl	13d78 <CC_PalMemSetZeroPlat>
   14d26:	2210      	movs	r2, #16
   14d28:	f10d 0820 	add.w	r8, sp, #32
   14d2c:	9200      	str	r2, [sp, #0]
   14d2e:	4650      	mov	r0, sl
   14d30:	9905      	ldr	r1, [sp, #20]
   14d32:	ab0a      	add	r3, sp, #40	; 0x28
   14d34:	aa06      	add	r2, sp, #24
   14d36:	f8cd 8004 	str.w	r8, [sp, #4]
   14d3a:	f7ff f8f5 	bl	13f28 <SetDataBuffersInfo>
   14d3e:	4607      	mov	r7, r0
   14d40:	b1c8      	cbz	r0, 14d76 <kmu_derive_cmac+0xda>
   14d42:	a80e      	add	r0, sp, #56	; 0x38
   14d44:	2274      	movs	r2, #116	; 0x74
   14d46:	2100      	movs	r1, #0
   14d48:	f7ff f814 	bl	13d74 <CC_PalMemSetPlat>
   14d4c:	4638      	mov	r0, r7
   14d4e:	b04d      	add	sp, #308	; 0x134
   14d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d54:	2e10      	cmp	r6, #16
   14d56:	4635      	mov	r5, r6
   14d58:	bf28      	it	cs
   14d5a:	2510      	movcs	r5, #16
   14d5c:	a90e      	add	r1, sp, #56	; 0x38
   14d5e:	462a      	mov	r2, r5
   14d60:	f7ff f806 	bl	13d70 <CC_PalMemCopyPlat>
   14d64:	2110      	movs	r1, #16
   14d66:	a80e      	add	r0, sp, #56	; 0x38
   14d68:	f7ff f806 	bl	13d78 <CC_PalMemSetZeroPlat>
   14d6c:	3401      	adds	r4, #1
   14d6e:	1b76      	subs	r6, r6, r5
   14d70:	442f      	add	r7, r5
   14d72:	b2e4      	uxtb	r4, r4
   14d74:	d013      	beq.n	14d9e <kmu_derive_cmac+0x102>
   14d76:	9b05      	ldr	r3, [sp, #20]
   14d78:	4642      	mov	r2, r8
   14d7a:	a906      	add	r1, sp, #24
   14d7c:	a80e      	add	r0, sp, #56	; 0x38
   14d7e:	f88d 40ac 	strb.w	r4, [sp, #172]	; 0xac
   14d82:	f7ff fdad 	bl	148e0 <FinishAesDrv>
   14d86:	4603      	mov	r3, r0
   14d88:	eb09 0007 	add.w	r0, r9, r7
   14d8c:	2b00      	cmp	r3, #0
   14d8e:	d0e1      	beq.n	14d54 <kmu_derive_cmac+0xb8>
   14d90:	461f      	mov	r7, r3
   14d92:	e7d6      	b.n	14d42 <kmu_derive_cmac+0xa6>
   14d94:	4f05      	ldr	r7, [pc, #20]	; (14dac <kmu_derive_cmac+0x110>)
   14d96:	4638      	mov	r0, r7
   14d98:	b04d      	add	sp, #308	; 0x134
   14d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14d9e:	4637      	mov	r7, r6
   14da0:	e7cf      	b.n	14d42 <kmu_derive_cmac+0xa6>
   14da2:	4f03      	ldr	r7, [pc, #12]	; (14db0 <kmu_derive_cmac+0x114>)
   14da4:	4638      	mov	r0, r7
   14da6:	b04d      	add	sp, #308	; 0x134
   14da8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14dac:	00f1000f 	.word	0x00f1000f
   14db0:	00f1000e 	.word	0x00f1000e

00014db4 <UtilCmacBuildDataForDerivation>:
   14db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14db8:	2600      	movs	r6, #0
   14dba:	b082      	sub	sp, #8
   14dbc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   14dbe:	9601      	str	r6, [sp, #4]
   14dc0:	f5b5 6f7f 	cmp.w	r5, #4080	; 0xff0
   14dc4:	d83b      	bhi.n	14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14dc6:	00ee      	lsls	r6, r5, #3
   14dc8:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
   14dcc:	461f      	mov	r7, r3
   14dce:	bf34      	ite	cc
   14dd0:	2303      	movcc	r3, #3
   14dd2:	2304      	movcs	r3, #4
   14dd4:	1e4d      	subs	r5, r1, #1
   14dd6:	2d3f      	cmp	r5, #63	; 0x3f
   14dd8:	460c      	mov	r4, r1
   14dda:	9300      	str	r3, [sp, #0]
   14ddc:	d82f      	bhi.n	14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14dde:	b370      	cbz	r0, 14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14de0:	4690      	mov	r8, r2
   14de2:	b117      	cbz	r7, 14dea <UtilCmacBuildDataForDerivation+0x36>
   14de4:	b35a      	cbz	r2, 14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14de6:	2f40      	cmp	r7, #64	; 0x40
   14de8:	d829      	bhi.n	14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14dea:	9a08      	ldr	r2, [sp, #32]
   14dec:	b33a      	cbz	r2, 14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14dee:	9a09      	ldr	r2, [sp, #36]	; 0x24
   14df0:	6811      	ldr	r1, [r2, #0]
   14df2:	b321      	cbz	r1, 14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14df4:	19e2      	adds	r2, r4, r7
   14df6:	4413      	add	r3, r2
   14df8:	4299      	cmp	r1, r3
   14dfa:	d320      	bcc.n	14e3e <UtilCmacBuildDataForDerivation+0x8a>
   14dfc:	9b08      	ldr	r3, [sp, #32]
   14dfe:	4622      	mov	r2, r4
   14e00:	4601      	mov	r1, r0
   14e02:	1c58      	adds	r0, r3, #1
   14e04:	f7fe ffb4 	bl	13d70 <CC_PalMemCopyPlat>
   14e08:	2200      	movs	r2, #0
   14e0a:	9b08      	ldr	r3, [sp, #32]
   14e0c:	4423      	add	r3, r4
   14e0e:	705a      	strb	r2, [r3, #1]
   14e10:	3402      	adds	r4, #2
   14e12:	bb07      	cbnz	r7, 14e56 <UtilCmacBuildDataForDerivation+0xa2>
   14e14:	2eff      	cmp	r6, #255	; 0xff
   14e16:	9600      	str	r6, [sp, #0]
   14e18:	d915      	bls.n	14e46 <UtilCmacBuildDataForDerivation+0x92>
   14e1a:	9b08      	ldr	r3, [sp, #32]
   14e1c:	0235      	lsls	r5, r6, #8
   14e1e:	b2ad      	uxth	r5, r5
   14e20:	1918      	adds	r0, r3, r4
   14e22:	2202      	movs	r2, #2
   14e24:	ea45 2516 	orr.w	r5, r5, r6, lsr #8
   14e28:	a901      	add	r1, sp, #4
   14e2a:	9501      	str	r5, [sp, #4]
   14e2c:	f7fe ffa0 	bl	13d70 <CC_PalMemCopyPlat>
   14e30:	3402      	adds	r4, #2
   14e32:	2000      	movs	r0, #0
   14e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
   14e36:	601c      	str	r4, [r3, #0]
   14e38:	b002      	add	sp, #8
   14e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14e3e:	480a      	ldr	r0, [pc, #40]	; (14e68 <UtilCmacBuildDataForDerivation+0xb4>)
   14e40:	b002      	add	sp, #8
   14e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   14e46:	9b08      	ldr	r3, [sp, #32]
   14e48:	2201      	movs	r2, #1
   14e4a:	1918      	adds	r0, r3, r4
   14e4c:	4669      	mov	r1, sp
   14e4e:	f7fe ff8f 	bl	13d70 <CC_PalMemCopyPlat>
   14e52:	3401      	adds	r4, #1
   14e54:	e7ed      	b.n	14e32 <UtilCmacBuildDataForDerivation+0x7e>
   14e56:	9b08      	ldr	r3, [sp, #32]
   14e58:	4641      	mov	r1, r8
   14e5a:	1918      	adds	r0, r3, r4
   14e5c:	463a      	mov	r2, r7
   14e5e:	f7fe ff87 	bl	13d70 <CC_PalMemCopyPlat>
   14e62:	443c      	add	r4, r7
   14e64:	e7d6      	b.n	14e14 <UtilCmacBuildDataForDerivation+0x60>
   14e66:	bf00      	nop
   14e68:	80000006 	.word	0x80000006

00014e6c <main>:
 *  0 kB  |---------------------|
 */


void main(void)
{
   14e6c:	b508      	push	{r3, lr}
	spm_config();
   14e6e:	f7f9 f82f 	bl	ded0 <spm_config>
	spm_jump();
}
   14e72:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	spm_jump();
   14e76:	f7f8 bfcb 	b.w	de10 <spm_jump>

00014e7a <sys_notify_validate>:
	if (notify == NULL) {
   14e7a:	4603      	mov	r3, r0
   14e7c:	b158      	cbz	r0, 14e96 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   14e7e:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   14e80:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
   14e84:	2a01      	cmp	r2, #1
   14e86:	d003      	beq.n	14e90 <sys_notify_validate+0x16>
   14e88:	2a03      	cmp	r2, #3
   14e8a:	d104      	bne.n	14e96 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
   14e8c:	6802      	ldr	r2, [r0, #0]
   14e8e:	b112      	cbz	r2, 14e96 <sys_notify_validate+0x1c>
		notify->result = 0;
   14e90:	2000      	movs	r0, #0
   14e92:	6098      	str	r0, [r3, #8]
   14e94:	4770      	bx	lr
		return -EINVAL;
   14e96:	f06f 0015 	mvn.w	r0, #21
}
   14e9a:	4770      	bx	lr

00014e9c <arch_printk_char_out>:
}
   14e9c:	2000      	movs	r0, #0
   14e9e:	4770      	bx	lr

00014ea0 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
   14ea0:	b40f      	push	{r0, r1, r2, r3}
   14ea2:	b507      	push	{r0, r1, r2, lr}
   14ea4:	a904      	add	r1, sp, #16
   14ea6:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   14eaa:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
   14eac:	f7f7 fc86 	bl	c7bc <vprintk>
	}
	va_end(ap);
}
   14eb0:	b003      	add	sp, #12
   14eb2:	f85d eb04 	ldr.w	lr, [sp], #4
   14eb6:	b004      	add	sp, #16
   14eb8:	4770      	bx	lr

00014eba <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   14eba:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
   14ebc:	f013 0307 	ands.w	r3, r3, #7
   14ec0:	d105      	bne.n	14ece <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
   14ec2:	6803      	ldr	r3, [r0, #0]
   14ec4:	2b00      	cmp	r3, #0
		evt = EVT_START;
   14ec6:	bf0c      	ite	eq
   14ec8:	2000      	moveq	r0, #0
   14eca:	2003      	movne	r0, #3
   14ecc:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   14ece:	2b02      	cmp	r3, #2
   14ed0:	d105      	bne.n	14ede <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
   14ed2:	8bc3      	ldrh	r3, [r0, #30]
   14ed4:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
   14ed6:	bf14      	ite	ne
   14ed8:	2000      	movne	r0, #0
   14eda:	2004      	moveq	r0, #4
   14edc:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
   14ede:	2b01      	cmp	r3, #1
   14ee0:	d105      	bne.n	14eee <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
   14ee2:	6803      	ldr	r3, [r0, #0]
   14ee4:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
   14ee6:	bf0c      	ite	eq
   14ee8:	2000      	moveq	r0, #0
   14eea:	2005      	movne	r0, #5
   14eec:	4770      	bx	lr
	int evt = EVT_NOP;
   14eee:	2000      	movs	r0, #0
}
   14ef0:	4770      	bx	lr

00014ef2 <notify_one>:
{
   14ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14ef6:	460d      	mov	r5, r1
   14ef8:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   14efa:	4619      	mov	r1, r3
   14efc:	1d28      	adds	r0, r5, #4
{
   14efe:	4690      	mov	r8, r2
   14f00:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   14f02:	f7f7 fc2f 	bl	c764 <sys_notify_finalize>
	if (cb) {
   14f06:	4604      	mov	r4, r0
   14f08:	b138      	cbz	r0, 14f1a <notify_one+0x28>
		cb(mgr, cli, state, res);
   14f0a:	4633      	mov	r3, r6
   14f0c:	4642      	mov	r2, r8
   14f0e:	4629      	mov	r1, r5
   14f10:	4638      	mov	r0, r7
   14f12:	46a4      	mov	ip, r4
}
   14f14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
   14f18:	4760      	bx	ip
}
   14f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00014f1e <validate_args>:
{
   14f1e:	b510      	push	{r4, lr}
   14f20:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   14f22:	b140      	cbz	r0, 14f36 <validate_args+0x18>
   14f24:	b139      	cbz	r1, 14f36 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
   14f26:	1d08      	adds	r0, r1, #4
   14f28:	f7ff ffa7 	bl	14e7a <sys_notify_validate>
	if ((rv == 0)
   14f2c:	b928      	cbnz	r0, 14f3a <validate_args+0x1c>
	    && ((cli->notify.flags
   14f2e:	68a3      	ldr	r3, [r4, #8]
   14f30:	f033 0303 	bics.w	r3, r3, #3
   14f34:	d001      	beq.n	14f3a <validate_args+0x1c>
		rv = -EINVAL;
   14f36:	f06f 0015 	mvn.w	r0, #21
}
   14f3a:	bd10      	pop	{r4, pc}

00014f3c <onoff_manager_init>:
{
   14f3c:	b538      	push	{r3, r4, r5, lr}
   14f3e:	460c      	mov	r4, r1
	if ((mgr == NULL)
   14f40:	4605      	mov	r5, r0
   14f42:	b158      	cbz	r0, 14f5c <onoff_manager_init+0x20>
	    || (transitions == NULL)
   14f44:	b151      	cbz	r1, 14f5c <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
   14f46:	680b      	ldr	r3, [r1, #0]
   14f48:	b143      	cbz	r3, 14f5c <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
   14f4a:	684b      	ldr	r3, [r1, #4]
   14f4c:	b133      	cbz	r3, 14f5c <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   14f4e:	2220      	movs	r2, #32
   14f50:	2100      	movs	r1, #0
   14f52:	f000 fa0c 	bl	1536e <memset>
	return 0;
   14f56:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   14f58:	612c      	str	r4, [r5, #16]
}
   14f5a:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   14f5c:	f06f 0015 	mvn.w	r0, #21
   14f60:	e7fb      	b.n	14f5a <onoff_manager_init+0x1e>

00014f62 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   14f62:	4604      	mov	r4, r0
   14f64:	b508      	push	{r3, lr}
   14f66:	4608      	mov	r0, r1
   14f68:	4611      	mov	r1, r2
	entry(p1, p2, p3);
   14f6a:	461a      	mov	r2, r3
   14f6c:	47a0      	blx	r4
	return z_impl_k_current_get();
   14f6e:	f7fc ff35 	bl	11ddc <z_impl_k_current_get>
	z_impl_k_thread_abort(thread);
   14f72:	f7f9 fe71 	bl	ec58 <z_impl_k_thread_abort>

00014f76 <encode_uint>:
{
   14f76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f7a:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
   14f7c:	78d3      	ldrb	r3, [r2, #3]
{
   14f7e:	4614      	mov	r4, r2
	switch (specifier) {
   14f80:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
   14f82:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
   14f86:	4606      	mov	r6, r0
   14f88:	460f      	mov	r7, r1
   14f8a:	9201      	str	r2, [sp, #4]
	switch (specifier) {
   14f8c:	d02d      	beq.n	14fea <encode_uint+0x74>
   14f8e:	d828      	bhi.n	14fe2 <encode_uint+0x6c>
		return 16;
   14f90:	2b58      	cmp	r3, #88	; 0x58
   14f92:	bf14      	ite	ne
   14f94:	250a      	movne	r5, #10
   14f96:	2510      	moveq	r5, #16
		unsigned int lsv = (unsigned int)(value % radix);
   14f98:	46aa      	mov	sl, r5
   14f9a:	f04f 0b00 	mov.w	fp, #0
	char *bp = bps + (bpe - bps);
   14f9e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
   14fa2:	4652      	mov	r2, sl
   14fa4:	465b      	mov	r3, fp
   14fa6:	4630      	mov	r0, r6
   14fa8:	4639      	mov	r1, r7
   14faa:	f7f7 fa47 	bl	c43c <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
   14fae:	2a09      	cmp	r2, #9
   14fb0:	b2d3      	uxtb	r3, r2
   14fb2:	d81f      	bhi.n	14ff4 <encode_uint+0x7e>
   14fb4:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
   14fb6:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
   14fb8:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
   14fba:	bf08      	it	eq
   14fbc:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
   14fbe:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
   14fc2:	d301      	bcc.n	14fc8 <encode_uint+0x52>
   14fc4:	45c8      	cmp	r8, r9
   14fc6:	d812      	bhi.n	14fee <encode_uint+0x78>
	if (conv->flag_hash) {
   14fc8:	7823      	ldrb	r3, [r4, #0]
   14fca:	069b      	lsls	r3, r3, #26
   14fcc:	d505      	bpl.n	14fda <encode_uint+0x64>
		if (radix == 8) {
   14fce:	2d08      	cmp	r5, #8
   14fd0:	d116      	bne.n	15000 <encode_uint+0x8a>
			conv->altform_0 = true;
   14fd2:	78a3      	ldrb	r3, [r4, #2]
   14fd4:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
   14fd8:	70a3      	strb	r3, [r4, #2]
}
   14fda:	4640      	mov	r0, r8
   14fdc:	b003      	add	sp, #12
   14fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
   14fe2:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
   14fe6:	2b70      	cmp	r3, #112	; 0x70
   14fe8:	e7d3      	b.n	14f92 <encode_uint+0x1c>
	switch (specifier) {
   14fea:	2508      	movs	r5, #8
   14fec:	e7d4      	b.n	14f98 <encode_uint+0x22>
		value /= radix;
   14fee:	4606      	mov	r6, r0
   14ff0:	460f      	mov	r7, r1
   14ff2:	e7d6      	b.n	14fa2 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
   14ff4:	9a01      	ldr	r2, [sp, #4]
   14ff6:	2a19      	cmp	r2, #25
   14ff8:	bf94      	ite	ls
   14ffa:	3337      	addls	r3, #55	; 0x37
   14ffc:	3357      	addhi	r3, #87	; 0x57
   14ffe:	e7da      	b.n	14fb6 <encode_uint+0x40>
		} else if (radix == 16) {
   15000:	2d10      	cmp	r5, #16
   15002:	d1ea      	bne.n	14fda <encode_uint+0x64>
			conv->altform_0c = true;
   15004:	78a3      	ldrb	r3, [r4, #2]
   15006:	f043 0310 	orr.w	r3, r3, #16
   1500a:	e7e5      	b.n	14fd8 <encode_uint+0x62>

0001500c <outs>:
{
   1500c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   15010:	4607      	mov	r7, r0
   15012:	4688      	mov	r8, r1
   15014:	4615      	mov	r5, r2
   15016:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   15018:	4614      	mov	r4, r2
   1501a:	42b4      	cmp	r4, r6
   1501c:	eba4 0005 	sub.w	r0, r4, r5
   15020:	d302      	bcc.n	15028 <outs+0x1c>
   15022:	b93e      	cbnz	r6, 15034 <outs+0x28>
   15024:	7823      	ldrb	r3, [r4, #0]
   15026:	b12b      	cbz	r3, 15034 <outs+0x28>
		int rc = out((int)*sp++, ctx);
   15028:	4641      	mov	r1, r8
   1502a:	f814 0b01 	ldrb.w	r0, [r4], #1
   1502e:	47b8      	blx	r7
		if (rc < 0) {
   15030:	2800      	cmp	r0, #0
   15032:	daf2      	bge.n	1501a <outs+0xe>
}
   15034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00015038 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
   15038:	4040      	eors	r0, r0
   1503a:	f380 8811 	msr	BASEPRI, r0
   1503e:	f04f 0004 	mov.w	r0, #4
   15042:	df02      	svc	2
}
   15044:	4770      	bx	lr

00015046 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
   15046:	4770      	bx	lr

00015048 <z_platform_init>:

void z_platform_init(void)
{
	SystemInit();
   15048:	f7fa bc48 	b.w	f8dc <SystemInit>

0001504c <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
void pm_power_state_exit_post_ops(struct pm_state_info info)
{
   1504c:	b084      	sub	sp, #16
   1504e:	ab04      	add	r3, sp, #16
   15050:	e903 0007 	stmdb	r3, {r0, r1, r2}
   15054:	2300      	movs	r3, #0
   15056:	f383 8811 	msr	BASEPRI, r3
   1505a:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   1505e:	b004      	add	sp, #16
   15060:	4770      	bx	lr

00015062 <z_log_minimal_printk>:
#include <sys/printk.h>

#define HEXDUMP_BYTES_IN_LINE 8U

void z_log_minimal_printk(const char *fmt, ...)
{
   15062:	b40f      	push	{r0, r1, r2, r3}
   15064:	b507      	push	{r0, r1, r2, lr}
   15066:	a904      	add	r1, sp, #16
   15068:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   1506c:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
   1506e:	f7f7 fba5 	bl	c7bc <vprintk>
	va_end(ap);
}
   15072:	b003      	add	sp, #12
   15074:	f85d eb04 	ldr.w	lr, [sp], #4
   15078:	b004      	add	sp, #16
   1507a:	4770      	bx	lr

0001507c <pm_policy_next_state>:
			return pm_min_residency[i];
		}
	}

	LOG_DBG("No suitable power state found!");
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
   1507c:	2200      	movs	r2, #0
   1507e:	e9c0 2200 	strd	r2, r2, [r0]
   15082:	6082      	str	r2, [r0, #8]
}
   15084:	4770      	bx	lr

00015086 <set_starting_state>:
{
   15086:	b510      	push	{r4, lr}
	__asm__ volatile(
   15088:	f04f 0320 	mov.w	r3, #32
   1508c:	f3ef 8211 	mrs	r2, BASEPRI
   15090:	f383 8811 	msr	BASEPRI, r3
   15094:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   15098:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   1509a:	f003 0407 	and.w	r4, r3, #7
   1509e:	2c01      	cmp	r4, #1
   150a0:	d106      	bne.n	150b0 <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   150a2:	6001      	str	r1, [r0, #0]
	int err = 0;
   150a4:	2000      	movs	r0, #0
	__asm__ volatile(
   150a6:	f382 8811 	msr	BASEPRI, r2
   150aa:	f3bf 8f6f 	isb	sy
}
   150ae:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
   150b0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
   150b4:	428b      	cmp	r3, r1
		err = -EALREADY;
   150b6:	bf14      	ite	ne
   150b8:	f04f 30ff 	movne.w	r0, #4294967295
   150bc:	f06f 0077 	mvneq.w	r0, #119	; 0x77
   150c0:	e7f1      	b.n	150a6 <set_starting_state+0x20>

000150c2 <set_on_state>:
	__asm__ volatile(
   150c2:	f04f 0320 	mov.w	r3, #32
   150c6:	f3ef 8211 	mrs	r2, BASEPRI
   150ca:	f383 8811 	msr	BASEPRI, r3
   150ce:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   150d2:	6803      	ldr	r3, [r0, #0]
   150d4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   150d8:	f043 0302 	orr.w	r3, r3, #2
   150dc:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   150de:	f382 8811 	msr	BASEPRI, r2
   150e2:	f3bf 8f6f 	isb	sy
}
   150e6:	4770      	bx	lr

000150e8 <onoff_started_callback>:
	return &data->mgr[type];
   150e8:	6900      	ldr	r0, [r0, #16]
   150ea:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
   150ec:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   150f0:	2100      	movs	r1, #0
   150f2:	4710      	bx	r2

000150f4 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   150f4:	2000      	movs	r0, #0
   150f6:	f7fa bd11 	b.w	fb1c <nrfx_clock_start>

000150fa <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   150fa:	2000      	movs	r0, #0
   150fc:	f7fa bd5e 	b.w	fbbc <nrfx_clock_stop>

00015100 <api_stop>:
	return stop(dev, subsys, CTX_API);
   15100:	2280      	movs	r2, #128	; 0x80
   15102:	f7f8 baed 	b.w	d6e0 <stop>

00015106 <blocking_start_callback>:
{
   15106:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   15108:	f7fb bf00 	b.w	10f0c <z_impl_k_sem_give>

0001510c <api_start>:
{
   1510c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	err = set_starting_state(&subdata->flags, ctx);
   15110:	240c      	movs	r4, #12
   15112:	b2c9      	uxtb	r1, r1
   15114:	434c      	muls	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
   15116:	6905      	ldr	r5, [r0, #16]
{
   15118:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
   1511a:	f104 0048 	add.w	r0, r4, #72	; 0x48
   1511e:	2180      	movs	r1, #128	; 0x80
   15120:	4428      	add	r0, r5
{
   15122:	4690      	mov	r8, r2
   15124:	461f      	mov	r7, r3
	err = set_starting_state(&subdata->flags, ctx);
   15126:	f7ff ffae 	bl	15086 <set_starting_state>
	if (err < 0) {
   1512a:	2800      	cmp	r0, #0
   1512c:	db06      	blt.n	1513c <api_start+0x30>
	subdata->cb = cb;
   1512e:	4425      	add	r5, r4
	subdata->user_data = user_data;
   15130:	e9c5 8710 	strd	r8, r7, [r5, #64]	; 0x40
	 get_sub_config(dev, type)->start();
   15134:	6873      	ldr	r3, [r6, #4]
   15136:	591b      	ldr	r3, [r3, r4]
   15138:	4798      	blx	r3
	return 0;
   1513a:	2000      	movs	r0, #0
}
   1513c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00015140 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   15140:	4770      	bx	lr

00015142 <sys_clock_disable>:
   15142:	4770      	bx	lr

00015144 <adp536x_charger_current_set>:
	return adp536x_reg_write_mask(ADP536X_CHG_CURRENT_SET,
   15144:	f000 021f 	and.w	r2, r0, #31
   15148:	211f      	movs	r1, #31
   1514a:	2004      	movs	r0, #4
   1514c:	f7f8 bdaa 	b.w	dca4 <adp536x_reg_write_mask>

00015150 <adp536x_vbus_current_set>:
	return adp536x_reg_write_mask(ADP536X_CHG_VBUS_ILIM,
   15150:	f000 0207 	and.w	r2, r0, #7
   15154:	2107      	movs	r1, #7
   15156:	2002      	movs	r0, #2
   15158:	f7f8 bda4 	b.w	dca4 <adp536x_reg_write_mask>

0001515c <adp536x_charging_enable>:
{
   1515c:	4602      	mov	r2, r0
	return adp536x_reg_write_mask(ADP536X_CHG_FUNC,
   1515e:	2101      	movs	r1, #1
   15160:	2007      	movs	r0, #7
   15162:	f7f8 bd9f 	b.w	dca4 <adp536x_reg_write_mask>

00015166 <adp536x_oc_chg_current_set>:
					ADP536X_BAT_OC_CHG_OC_CHG(value));
   15166:	0142      	lsls	r2, r0, #5
	return adp536x_reg_write_mask(ADP536X_BAT_OC_CHG,
   15168:	21e0      	movs	r1, #224	; 0xe0
   1516a:	2015      	movs	r0, #21
   1516c:	f002 02e0 	and.w	r2, r2, #224	; 0xe0
   15170:	f7f8 bd98 	b.w	dca4 <adp536x_reg_write_mask>

00015174 <adp536x_buck_1v8_set>:
	return adp536x_reg_write_mask(ADP536X_BUCK_OUTPUT,
   15174:	2218      	movs	r2, #24
   15176:	213f      	movs	r1, #63	; 0x3f
   15178:	202a      	movs	r0, #42	; 0x2a
   1517a:	f7f8 bd93 	b.w	dca4 <adp536x_reg_write_mask>

0001517e <adp536x_buck_discharge_set>:
				ADP536X_BUCK_CFG_DISCHG_BUCK(enable));
   1517e:	0042      	lsls	r2, r0, #1
	return adp536x_reg_write_mask(ADP536X_BUCK_CFG,
   15180:	2102      	movs	r1, #2
   15182:	2029      	movs	r0, #41	; 0x29
   15184:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
   15188:	f7f8 bd8c 	b.w	dca4 <adp536x_reg_write_mask>

0001518c <adp536x_buckbst_3v3_set>:
	return adp536x_reg_write_mask(ADP536X_BUCKBST_OUTPUT,
   1518c:	2213      	movs	r2, #19
   1518e:	213f      	movs	r1, #63	; 0x3f
   15190:	202c      	movs	r0, #44	; 0x2c
   15192:	f7f8 bd87 	b.w	dca4 <adp536x_reg_write_mask>

00015196 <adp536x_buckbst_enable>:
{
   15196:	4602      	mov	r2, r0
	return adp536x_reg_write_mask(ADP536X_BUCKBST_CFG,
   15198:	2101      	movs	r1, #1
   1519a:	202b      	movs	r0, #43	; 0x2b
   1519c:	f7f8 bd82 	b.w	dca4 <adp536x_reg_write_mask>

000151a0 <__acle_se_spm_firmware_info_nse>:
#endif /* CONFIG_SPM_SERVICE_S0_ACTIVE */

#ifdef CONFIG_SPM_SERVICE_FIND_FIRMWARE_INFO
__TZ_NONSECURE_ENTRY_FUNC
int spm_firmware_info_nse(uint32_t fw_address, struct fw_info *info)
{
   151a0:	b538      	push	{r3, r4, r5, lr}
   151a2:	4605      	mov	r5, r0
	const struct fw_info *tmp_info;

	if (info == NULL) {
   151a4:	460c      	mov	r4, r1
   151a6:	b951      	cbnz	r1, 151be <__acle_se_spm_firmware_info_nse+0x1e>
		return -EINVAL;
   151a8:	f06f 0015 	mvn.w	r0, #21
		memcpy(info, tmp_info, sizeof(*tmp_info));
		return 0;
	}

	return -EFAULT;
}
   151ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   151b0:	4671      	mov	r1, lr
   151b2:	4672      	mov	r2, lr
   151b4:	4673      	mov	r3, lr
   151b6:	46f4      	mov	ip, lr
   151b8:	f38e 8c00 	msr	CPSR_fs, lr
   151bc:	4774      	bxns	lr
	return arm_cmse_addr_is_secure(ptr) == 1;
   151be:	f000 f863 	bl	15288 <arm_cmse_addr_is_secure>
	if (!ptr_in_secure_area(fw_address)) {
   151c2:	2801      	cmp	r0, #1
   151c4:	d1f0      	bne.n	151a8 <__acle_se_spm_firmware_info_nse+0x8>
	return arm_cmse_addr_is_secure(ptr) == 1;
   151c6:	4620      	mov	r0, r4
   151c8:	f000 f85e 	bl	15288 <arm_cmse_addr_is_secure>
	if (ptr_in_secure_area((intptr_t)info)) {
   151cc:	2801      	cmp	r0, #1
   151ce:	d0eb      	beq.n	151a8 <__acle_se_spm_firmware_info_nse+0x8>
	tmp_info = fw_info_find(fw_address);
   151d0:	4628      	mov	r0, r5
   151d2:	f7f8 ff63 	bl	e09c <fw_info_find>
	if (tmp_info != NULL) {
   151d6:	4601      	mov	r1, r0
   151d8:	b128      	cbz	r0, 151e6 <__acle_se_spm_firmware_info_nse+0x46>
		memcpy(info, tmp_info, sizeof(*tmp_info));
   151da:	223c      	movs	r2, #60	; 0x3c
   151dc:	4620      	mov	r0, r4
   151de:	f000 f89b 	bl	15318 <memcpy>
		return 0;
   151e2:	2000      	movs	r0, #0
   151e4:	e7e2      	b.n	151ac <__acle_se_spm_firmware_info_nse+0xc>
	return -EFAULT;
   151e6:	f06f 000d 	mvn.w	r0, #13
   151ea:	e7df      	b.n	151ac <__acle_se_spm_firmware_info_nse+0xc>

000151ec <abort_function>:
	sys_reboot(SYS_REBOOT_WARM);
   151ec:	2000      	movs	r0, #0
   151ee:	f7f8 b91b 	b.w	d428 <sys_reboot>

000151f2 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   151f2:	2100      	movs	r1, #0
   151f4:	2001      	movs	r0, #1
   151f6:	f7f9 b9c3 	b.w	e580 <z_arm_fatal_error>

000151fa <irq_target_state_set>:
 *
 * @return The resulting target state of the given IRQ
 */
irq_target_state_t irq_target_state_set(unsigned int irq,
	irq_target_state_t irq_target_state)
{
   151fa:	4602      	mov	r2, r0
   151fc:	b243      	sxtb	r3, r0
	uint32_t result;

	if (irq_target_state == IRQ_TARGET_STATE_SECURE) {
   151fe:	4608      	mov	r0, r1
   15200:	b9c1      	cbnz	r1, 15234 <irq_target_state_set+0x3a>
  if ((int32_t)(IRQn) >= 0)
   15202:	2b00      	cmp	r3, #0
   15204:	db27      	blt.n	15256 <irq_target_state_set+0x5c>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
   15206:	2001      	movs	r0, #1
   15208:	095b      	lsrs	r3, r3, #5
   1520a:	009b      	lsls	r3, r3, #2
   1520c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   15210:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   15214:	f8d3 1280 	ldr.w	r1, [r3, #640]	; 0x280
   15218:	f002 021f 	and.w	r2, r2, #31
   1521c:	4090      	lsls	r0, r2
   1521e:	ea21 0100 	bic.w	r1, r1, r0
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
   15222:	f8c3 1280 	str.w	r1, [r3, #640]	; 0x280
    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
   15226:	f8d3 0280 	ldr.w	r0, [r3, #640]	; 0x280
   1522a:	40d0      	lsrs	r0, r2
   1522c:	f000 0001 	and.w	r0, r0, #1
	} else {
		/* Set target to Non-Secure */
		result = NVIC_SetTargetState(irq);
	}

	if (result) {
   15230:	b2c0      	uxtb	r0, r0
   15232:	4770      	bx	lr
  if ((int32_t)(IRQn) >= 0)
   15234:	2b00      	cmp	r3, #0
   15236:	db0d      	blt.n	15254 <irq_target_state_set+0x5a>
    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
   15238:	2101      	movs	r1, #1
   1523a:	095b      	lsrs	r3, r3, #5
   1523c:	009b      	lsls	r3, r3, #2
   1523e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   15242:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   15246:	f8d3 0280 	ldr.w	r0, [r3, #640]	; 0x280
   1524a:	f002 021f 	and.w	r2, r2, #31
   1524e:	4091      	lsls	r1, r2
   15250:	4301      	orrs	r1, r0
   15252:	e7e6      	b.n	15222 <irq_target_state_set+0x28>
		return IRQ_TARGET_STATE_NON_SECURE;
	} else {
		return IRQ_TARGET_STATE_SECURE;
   15254:	2000      	movs	r0, #0
	}
}
   15256:	4770      	bx	lr

00015258 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   15258:	6e43      	ldr	r3, [r0, #100]	; 0x64
   1525a:	f383 880b 	msr	PSPLIM, r3
}
   1525e:	4770      	bx	lr

00015260 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
   15260:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   15262:	6800      	ldr	r0, [r0, #0]
   15264:	f7f9 b98c 	b.w	e580 <z_arm_fatal_error>

00015268 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
   15268:	b508      	push	{r3, lr}
	handler();
   1526a:	f7f9 f9b7 	bl	e5dc <z_SysNmiOnReset>
	z_arm_int_exit();
}
   1526e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
   15272:	f7f9 bc8f 	b.w	eb94 <z_arm_exc_exit>

00015276 <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
   15276:	e840 f300 	tt	r3, r0

int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
   1527a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   1527e:	b2d8      	uxtb	r0, r3
		return addr_info.flags.mpu_region;
	}

	return -EINVAL;
}
   15280:	bf08      	it	eq
   15282:	f06f 0015 	mvneq.w	r0, #21
   15286:	4770      	bx	lr

00015288 <arm_cmse_addr_is_secure>:
   15288:	e840 f000 	tt	r0, r0
int arm_cmse_addr_is_secure(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	return addr_info.flags.secure;
}
   1528c:	f3c0 5080 	ubfx	r0, r0, #22, #1
   15290:	4770      	bx	lr

00015292 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
   15292:	4603      	mov	r3, r0
	size_t n = 0;
   15294:	2000      	movs	r0, #0

	while (*s != '\0') {
   15296:	5c1a      	ldrb	r2, [r3, r0]
   15298:	b902      	cbnz	r2, 1529c <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
   1529a:	4770      	bx	lr
		n++;
   1529c:	3001      	adds	r0, #1
   1529e:	e7fa      	b.n	15296 <strlen+0x4>

000152a0 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
   152a0:	4603      	mov	r3, r0
	size_t n = 0;
   152a2:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
   152a4:	5c1a      	ldrb	r2, [r3, r0]
   152a6:	b10a      	cbz	r2, 152ac <strnlen+0xc>
   152a8:	4288      	cmp	r0, r1
   152aa:	d100      	bne.n	152ae <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
   152ac:	4770      	bx	lr
		n++;
   152ae:	3001      	adds	r0, #1
   152b0:	e7f8      	b.n	152a4 <strnlen+0x4>

000152b2 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
   152b2:	1e43      	subs	r3, r0, #1
   152b4:	3901      	subs	r1, #1
   152b6:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   152ba:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   152be:	4282      	cmp	r2, r0
   152c0:	d101      	bne.n	152c6 <strcmp+0x14>
   152c2:	2a00      	cmp	r2, #0
   152c4:	d1f7      	bne.n	152b6 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
   152c6:	1a10      	subs	r0, r2, r0
   152c8:	4770      	bx	lr

000152ca <memcmp>:
 * @brief Compare two memory areas
 *
 * @return negative # if <m1> < <m2>, 0 if <m1> == <m2>, else positive #
 */
int memcmp(const void *m1, const void *m2, size_t n)
{
   152ca:	b510      	push	{r4, lr}
	const char *c1 = m1;
	const char *c2 = m2;

	if (!n) {
   152cc:	b15a      	cbz	r2, 152e6 <memcmp+0x1c>
   152ce:	3901      	subs	r1, #1
   152d0:	1884      	adds	r4, r0, r2
		return 0;
	}

	while ((--n > 0) && (*c1 == *c2)) {
   152d2:	f810 2b01 	ldrb.w	r2, [r0], #1
   152d6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   152da:	42a0      	cmp	r0, r4
   152dc:	d001      	beq.n	152e2 <memcmp+0x18>
   152de:	429a      	cmp	r2, r3
   152e0:	d0f7      	beq.n	152d2 <memcmp+0x8>
		c1++;
		c2++;
	}

	return *c1 - *c2;
   152e2:	1ad0      	subs	r0, r2, r3
}
   152e4:	bd10      	pop	{r4, pc}
		return 0;
   152e6:	4610      	mov	r0, r2
   152e8:	e7fc      	b.n	152e4 <memcmp+0x1a>

000152ea <memmove>:
void *memmove(void *d, const void *s, size_t n)
{
	char *dest = d;
	const char *src  = s;

	if ((size_t) (dest - src) < n) {
   152ea:	1a43      	subs	r3, r0, r1
   152ec:	4293      	cmp	r3, r2
{
   152ee:	b510      	push	{r4, lr}
   152f0:	eb00 0302 	add.w	r3, r0, r2
	if ((size_t) (dest - src) < n) {
   152f4:	d308      	bcc.n	15308 <memmove+0x1e>
	char *dest = d;
   152f6:	4602      	mov	r2, r0
   152f8:	3901      	subs	r1, #1
			n--;
			dest[n] = src[n];
		}
	} else {
		/* It is safe to perform a forward-copy */
		while (n > 0) {
   152fa:	429a      	cmp	r2, r3
   152fc:	d00b      	beq.n	15316 <memmove+0x2c>
			*dest = *src;
   152fe:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   15302:	f802 4b01 	strb.w	r4, [r2], #1
			dest++;
			src++;
			n--;
   15306:	e7f8      	b.n	152fa <memmove+0x10>
   15308:	440a      	add	r2, r1
			dest[n] = src[n];
   1530a:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
		while (n > 0) {
   1530e:	428a      	cmp	r2, r1
			dest[n] = src[n];
   15310:	f803 4d01 	strb.w	r4, [r3, #-1]!
		while (n > 0) {
   15314:	d1f9      	bne.n	1530a <memmove+0x20>
		}
	}

	return d;
}
   15316:	bd10      	pop	{r4, pc}

00015318 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *_MLIBC_RESTRICT d, const void *_MLIBC_RESTRICT s, size_t n)
{
   15318:	b5f0      	push	{r4, r5, r6, r7, lr}

	unsigned char *d_byte = (unsigned char *)d;
	const unsigned char *s_byte = (const unsigned char *)s;
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
   1531a:	ea81 0400 	eor.w	r4, r1, r0
   1531e:	07a5      	lsls	r5, r4, #30
   15320:	4603      	mov	r3, r0
   15322:	d00b      	beq.n	1533c <memcpy+0x24>
   15324:	3b01      	subs	r3, #1
   15326:	440a      	add	r2, r1
		s_byte = (unsigned char *)s_word;
	}

	/* do byte-sized copying until finished */

	while (n > 0) {
   15328:	4291      	cmp	r1, r2
   1532a:	d11b      	bne.n	15364 <memcpy+0x4c>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
   1532c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (n == 0) {
   1532e:	2a00      	cmp	r2, #0
   15330:	d0fc      	beq.n	1532c <memcpy+0x14>
			*(d_byte++) = *(s_byte++);
   15332:	f811 4b01 	ldrb.w	r4, [r1], #1
			n--;
   15336:	3a01      	subs	r2, #1
			*(d_byte++) = *(s_byte++);
   15338:	f803 4b01 	strb.w	r4, [r3], #1
		while (((uintptr_t)d_byte) & mask) {
   1533c:	079c      	lsls	r4, r3, #30
   1533e:	d1f6      	bne.n	1532e <memcpy+0x16>
   15340:	f022 0403 	bic.w	r4, r2, #3
   15344:	1f1d      	subs	r5, r3, #4
   15346:	0896      	lsrs	r6, r2, #2
   15348:	190f      	adds	r7, r1, r4
		while (n >= sizeof(mem_word_t)) {
   1534a:	42b9      	cmp	r1, r7
   1534c:	d105      	bne.n	1535a <memcpy+0x42>
   1534e:	f06f 0503 	mvn.w	r5, #3
   15352:	4423      	add	r3, r4
   15354:	fb05 2206 	mla	r2, r5, r6, r2
   15358:	e7e4      	b.n	15324 <memcpy+0xc>
			*(d_word++) = *(s_word++);
   1535a:	f851 cb04 	ldr.w	ip, [r1], #4
   1535e:	f845 cf04 	str.w	ip, [r5, #4]!
			n -= sizeof(mem_word_t);
   15362:	e7f2      	b.n	1534a <memcpy+0x32>
		*(d_byte++) = *(s_byte++);
   15364:	f811 4b01 	ldrb.w	r4, [r1], #1
   15368:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
   1536c:	e7dc      	b.n	15328 <memcpy+0x10>

0001536e <memset>:

void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
   1536e:	4603      	mov	r3, r0
{
   15370:	b570      	push	{r4, r5, r6, lr}
	unsigned char c_byte = (unsigned char)c;
   15372:	b2c9      	uxtb	r1, r1

	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
   15374:	079c      	lsls	r4, r3, #30
   15376:	d111      	bne.n	1539c <memset+0x2e>
	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;

	c_word |= c_word << 8;
   15378:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
	c_word |= c_word << 16;
   1537c:	f022 0603 	bic.w	r6, r2, #3
   15380:	ea44 4504 	orr.w	r5, r4, r4, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
   15384:	441e      	add	r6, r3
   15386:	0894      	lsrs	r4, r2, #2
   15388:	42b3      	cmp	r3, r6
   1538a:	d10d      	bne.n	153a8 <memset+0x3a>
   1538c:	f06f 0503 	mvn.w	r5, #3
   15390:	fb05 2204 	mla	r2, r5, r4, r2
   15394:	441a      	add	r2, r3

	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;

	while (n > 0) {
   15396:	4293      	cmp	r3, r2
   15398:	d109      	bne.n	153ae <memset+0x40>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
   1539a:	bd70      	pop	{r4, r5, r6, pc}
		if (n == 0) {
   1539c:	2a00      	cmp	r2, #0
   1539e:	d0fc      	beq.n	1539a <memset+0x2c>
		*(d_byte++) = c_byte;
   153a0:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
   153a4:	3a01      	subs	r2, #1
   153a6:	e7e5      	b.n	15374 <memset+0x6>
		*(d_word++) = c_word;
   153a8:	f843 5b04 	str.w	r5, [r3], #4
		n -= sizeof(mem_word_t);
   153ac:	e7ec      	b.n	15388 <memset+0x1a>
		*(d_byte++) = c_byte;
   153ae:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
   153b2:	e7f0      	b.n	15396 <memset+0x28>

000153b4 <_stdout_hook_default>:
}
   153b4:	f04f 30ff 	mov.w	r0, #4294967295
   153b8:	4770      	bx	lr

000153ba <uarte_nrfx_isr_int>:
	return config->uarte_regs;
   153ba:	6843      	ldr	r3, [r0, #4]
   153bc:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
   153be:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
   153c2:	05d1      	lsls	r1, r2, #23
   153c4:	d518      	bpl.n	153f8 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   153c6:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
   153ca:	b1aa      	cbz	r2, 153f8 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
   153cc:	f04f 0120 	mov.w	r1, #32
   153d0:	f3ef 8211 	mrs	r2, BASEPRI
   153d4:	f381 8811 	msr	BASEPRI, r1
   153d8:	f3bf 8f6f 	isb	sy
   153dc:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   153e0:	b131      	cbz	r1, 153f0 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   153e2:	2100      	movs	r1, #0
   153e4:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   153e8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   153ec:	2101      	movs	r1, #1
   153ee:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   153f0:	f382 8811 	msr	BASEPRI, r2
   153f4:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   153f8:	6842      	ldr	r2, [r0, #4]
   153fa:	6852      	ldr	r2, [r2, #4]
   153fc:	06d2      	lsls	r2, r2, #27
   153fe:	d515      	bpl.n	1542c <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
   15400:	f04f 0120 	mov.w	r1, #32
   15404:	f3ef 8211 	mrs	r2, BASEPRI
   15408:	f381 8811 	msr	BASEPRI, r1
   1540c:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   15410:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
   15414:	b111      	cbz	r1, 1541c <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   15416:	2100      	movs	r1, #0
   15418:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
   1541c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   15420:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
   15424:	f382 8811 	msr	BASEPRI, r2
   15428:	f3bf 8f6f 	isb	sy
}
   1542c:	4770      	bx	lr

0001542e <uarte_nrfx_config_get>:
{
   1542e:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
   15430:	6902      	ldr	r2, [r0, #16]
   15432:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
   15436:	e883 0003 	stmia.w	r3, {r0, r1}
}
   1543a:	2000      	movs	r0, #0
   1543c:	4770      	bx	lr

0001543e <uarte_nrfx_err_check>:
	return config->uarte_regs;
   1543e:	6843      	ldr	r3, [r0, #4]
   15440:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   15442:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   15446:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   1544a:	4770      	bx	lr

0001544c <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
   1544c:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
   1544e:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   15450:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   15454:	b940      	cbnz	r0, 15468 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   15456:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   15458:	0712      	lsls	r2, r2, #28
   1545a:	d406      	bmi.n	1546a <is_tx_ready+0x1e>
   1545c:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
   15460:	3800      	subs	r0, #0
   15462:	bf18      	it	ne
   15464:	2001      	movne	r0, #1
   15466:	4770      	bx	lr
   15468:	2001      	movs	r0, #1
}
   1546a:	4770      	bx	lr

0001546c <uarte_nrfx_poll_in>:
	return config->uarte_regs;
   1546c:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
   1546e:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
   15470:	681b      	ldr	r3, [r3, #0]
   15472:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   15476:	b148      	cbz	r0, 1548c <uarte_nrfx_poll_in+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   15478:	2000      	movs	r0, #0
	*c = data->rx_data;
   1547a:	7c52      	ldrb	r2, [r2, #17]
   1547c:	700a      	strb	r2, [r1, #0]
   1547e:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   15482:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   15486:	2201      	movs	r2, #1
   15488:	601a      	str	r2, [r3, #0]
	return 0;
   1548a:	4770      	bx	lr
		return -1;
   1548c:	f04f 30ff 	mov.w	r0, #4294967295
}
   15490:	4770      	bx	lr

00015492 <uarte_instance_init.isra.0>:
	return config->uarte_regs;
   15492:	6843      	ldr	r3, [r0, #4]
static int uarte_instance_init(const struct device *dev,
   15494:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	return config->uarte_regs;
   15496:	681c      	ldr	r4, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   15498:	2300      	movs	r3, #0
	struct uarte_nrfx_data *data = get_dev_data(dev);
   1549a:	6907      	ldr	r7, [r0, #16]
   1549c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	data->dev = dev;
   154a0:	680b      	ldr	r3, [r1, #0]
   154a2:	6038      	str	r0, [r7, #0]
static int uarte_instance_init(const struct device *dev,
   154a4:	4606      	mov	r6, r0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   154a6:	a801      	add	r0, sp, #4
   154a8:	460d      	mov	r5, r1
   154aa:	9301      	str	r3, [sp, #4]
   154ac:	f7fa f89e 	bl	f5ec <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   154b0:	2301      	movs	r3, #1
   154b2:	9a01      	ldr	r2, [sp, #4]
   154b4:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   154b6:	6083      	str	r3, [r0, #8]
    nrf_gpio_cfg(
   154b8:	682b      	ldr	r3, [r5, #0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   154ba:	a801      	add	r0, sp, #4
   154bc:	9301      	str	r3, [sp, #4]
   154be:	f7fa f895 	bl	f5ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   154c2:	2203      	movs	r2, #3
   154c4:	9b01      	ldr	r3, [sp, #4]
   154c6:	3380      	adds	r3, #128	; 0x80
   154c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	if (config->pselrxd !=  NRF_UARTE_PSEL_DISCONNECTED) {
   154cc:	686b      	ldr	r3, [r5, #4]
   154ce:	1c5a      	adds	r2, r3, #1
   154d0:	d008      	beq.n	154e4 <uarte_instance_init.isra.0+0x52>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   154d2:	a801      	add	r0, sp, #4
   154d4:	9301      	str	r3, [sp, #4]
   154d6:	f7fa f889 	bl	f5ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   154da:	220c      	movs	r2, #12
   154dc:	9b01      	ldr	r3, [sp, #4]
   154de:	3380      	adds	r3, #128	; 0x80
   154e0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(uarte, config->pseltxd, config->pselrxd);
   154e4:	e9d5 2300 	ldrd	r2, r3, [r5]
    p_reg->PSEL.TXD = pseltxd;
   154e8:	f8c4 250c 	str.w	r2, [r4, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
   154ec:	f8c4 3514 	str.w	r3, [r4, #1300]	; 0x514
	if (config->pselcts != NRF_UARTE_PSEL_DISCONNECTED) {
   154f0:	68ab      	ldr	r3, [r5, #8]
   154f2:	1c58      	adds	r0, r3, #1
   154f4:	d008      	beq.n	15508 <uarte_instance_init.isra.0+0x76>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   154f6:	a801      	add	r0, sp, #4
   154f8:	9301      	str	r3, [sp, #4]
   154fa:	f7fa f877 	bl	f5ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   154fe:	220c      	movs	r2, #12
   15500:	9b01      	ldr	r3, [sp, #4]
   15502:	3380      	adds	r3, #128	; 0x80
   15504:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	if (config->pselrts != NRF_UARTE_PSEL_DISCONNECTED) {
   15508:	68eb      	ldr	r3, [r5, #12]
   1550a:	1c59      	adds	r1, r3, #1
   1550c:	d011      	beq.n	15532 <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1550e:	a801      	add	r0, sp, #4
   15510:	9301      	str	r3, [sp, #4]
   15512:	f7fa f86b 	bl	f5ec <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   15516:	2301      	movs	r3, #1
   15518:	9a01      	ldr	r2, [sp, #4]
   1551a:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   1551c:	6083      	str	r3, [r0, #8]
    nrf_gpio_cfg(
   1551e:	68eb      	ldr	r3, [r5, #12]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15520:	a801      	add	r0, sp, #4
   15522:	9301      	str	r3, [sp, #4]
   15524:	f7fa f862 	bl	f5ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
   15528:	2203      	movs	r2, #3
   1552a:	9b01      	ldr	r3, [sp, #4]
   1552c:	3380      	adds	r3, #128	; 0x80
   1552e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
   15532:	6931      	ldr	r1, [r6, #16]
	nrf_uarte_hwfc_pins_set(uarte, config->pselrts, config->pselcts);
   15534:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
   15538:	4630      	mov	r0, r6
    p_reg->PSEL.RTS = pselrts;
   1553a:	f8c4 2508 	str.w	r2, [r4, #1288]	; 0x508
   1553e:	3104      	adds	r1, #4
    p_reg->PSEL.CTS = pselcts;
   15540:	f8c4 3510 	str.w	r3, [r4, #1296]	; 0x510
   15544:	f7f9 ff9c 	bl	f480 <uarte_nrfx_configure>
	if (err) {
   15548:	bb40      	cbnz	r0, 1559c <uarte_instance_init.isra.0+0x10a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1554a:	2308      	movs	r3, #8
   1554c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
		if (config->pselrxd != NRF_UARTE_PSEL_DISCONNECTED) {
   15550:	686b      	ldr	r3, [r5, #4]
   15552:	3301      	adds	r3, #1
   15554:	d00b      	beq.n	1556e <uarte_instance_init.isra.0+0xdc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   15556:	f8c4 0110 	str.w	r0, [r4, #272]	; 0x110
   1555a:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
   1555e:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   15562:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   15566:	2301      	movs	r3, #1
   15568:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1556c:	6023      	str	r3, [r4, #0]
	if (!(get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
   1556e:	6873      	ldr	r3, [r6, #4]
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
   15570:	3710      	adds	r7, #16
	if (!(get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
   15572:	685b      	ldr	r3, [r3, #4]
   15574:	071a      	lsls	r2, r3, #28
    p_reg->INTENSET = mask;
   15576:	bf5c      	itt	pl
   15578:	f44f 7280 	movpl.w	r2, #256	; 0x100
   1557c:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
   15580:	06db      	lsls	r3, r3, #27
   15582:	bf44      	itt	mi
   15584:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
   15588:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304
    p_reg->TXD.MAXCNT = length;
   1558c:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1558e:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   15592:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   15596:	2301      	movs	r3, #1
   15598:	60a3      	str	r3, [r4, #8]
   1559a:	60e3      	str	r3, [r4, #12]
}
   1559c:	b003      	add	sp, #12
   1559e:	bdf0      	pop	{r4, r5, r6, r7, pc}

000155a0 <hw_cc3xx_init_internal>:

	int res;

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
   155a0:	f7fc bf88 	b.w	124b4 <nrf_cc3xx_platform_init>

000155a4 <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
   155a4:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
   155a6:	f7f8 fe41 	bl	e22c <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
   155aa:	f7f8 feeb 	bl	e384 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
   155ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init();
   155b2:	f7fc bf7f 	b.w	124b4 <nrf_cc3xx_platform_init>

000155b6 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
   155b6:	4700      	bx	r0

000155b8 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
   155b8:	f000 b89c 	b.w	156f4 <z_impl_k_busy_wait>

000155bc <xfer_completeness_check>:
    switch (p_cb->xfer_desc.type)
   155bc:	7b0a      	ldrb	r2, [r1, #12]
{
   155be:	4603      	mov	r3, r0
   155c0:	2a03      	cmp	r2, #3
   155c2:	d829      	bhi.n	15618 <xfer_completeness_check+0x5c>
   155c4:	e8df f002 	tbb	[pc, r2]
   155c8:	02192521 	.word	0x02192521
            if (((p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
   155cc:	688a      	ldr	r2, [r1, #8]
   155ce:	0350      	lsls	r0, r2, #13
   155d0:	d504      	bpl.n	155dc <xfer_completeness_check+0x20>
    return p_reg->TXD.AMOUNT;
   155d2:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
   155d6:	6908      	ldr	r0, [r1, #16]
   155d8:	4290      	cmp	r0, r2
   155da:	d107      	bne.n	155ec <xfer_completeness_check+0x30>
                (!(p_cb->int_mask & NRF_TWIM_INT_SUSPENDED_MASK) &&
   155dc:	688a      	ldr	r2, [r1, #8]
                 (nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)) ||
   155de:	0352      	lsls	r2, r2, #13
   155e0:	d41a      	bmi.n	15618 <xfer_completeness_check+0x5c>
   155e2:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
   155e6:	6949      	ldr	r1, [r1, #20]
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
   155e8:	4291      	cmp	r1, r2
   155ea:	d015      	beq.n	15618 <xfer_completeness_check+0x5c>
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
   155ec:	2000      	movs	r0, #0
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
   155ee:	2206      	movs	r2, #6
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Disabled << TWIM_ENABLE_ENABLE_Pos);
   155f0:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    p_reg->ENABLE = (TWIM_ENABLE_ENABLE_Enabled << TWIM_ENABLE_ENABLE_Pos);
   155f4:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
   155f8:	4770      	bx	lr
    return p_reg->TXD.AMOUNT;
   155fa:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if ((nrf_twim_txd_amount_get(p_twim) != p_cb->xfer_desc.primary_length) ||
   155fe:	6908      	ldr	r0, [r1, #16]
   15600:	4290      	cmp	r0, r2
   15602:	d1f3      	bne.n	155ec <xfer_completeness_check+0x30>
    return p_reg->RXD.AMOUNT;
   15604:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
   15608:	e7ed      	b.n	155e6 <xfer_completeness_check+0x2a>
    return p_reg->TXD.AMOUNT;
   1560a:	f8d3 254c 	ldr.w	r2, [r3, #1356]	; 0x54c
            if (nrf_twim_rxd_amount_get(p_twim) != p_cb->xfer_desc.primary_length)
   1560e:	6909      	ldr	r1, [r1, #16]
   15610:	e7ea      	b.n	155e8 <xfer_completeness_check+0x2c>
    return p_reg->RXD.AMOUNT;
   15612:	f8d3 253c 	ldr.w	r2, [r3, #1340]	; 0x53c
   15616:	e7fa      	b.n	1560e <xfer_completeness_check+0x52>
    bool transfer_complete = true;
   15618:	2001      	movs	r0, #1
}
   1561a:	4770      	bx	lr

0001561c <nrf_gpio_pin_set>:
{
   1561c:	b507      	push	{r0, r1, r2, lr}
   1561e:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   15620:	a801      	add	r0, sp, #4
   15622:	f7fa ff25 	bl	10470 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   15626:	2301      	movs	r3, #1
   15628:	9a01      	ldr	r2, [sp, #4]
   1562a:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   1562c:	6083      	str	r3, [r0, #8]
}
   1562e:	b003      	add	sp, #12
   15630:	f85d fb04 	ldr.w	pc, [sp], #4

00015634 <z_device_state_init>:
}
   15634:	4770      	bx	lr

00015636 <z_device_ready>:
	return __device_end - __device_start;
}

bool z_device_ready(const struct device *dev)
{
	return dev->state->initialized && (dev->state->init_res == 0U);
   15636:	68c3      	ldr	r3, [r0, #12]
   15638:	8818      	ldrh	r0, [r3, #0]
   1563a:	f3c0 0008 	ubfx	r0, r0, #0, #9
}
   1563e:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
   15642:	4258      	negs	r0, r3
   15644:	4158      	adcs	r0, r3
   15646:	4770      	bx	lr

00015648 <k_mem_slab_init>:
{
   15648:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
   1564a:	2400      	movs	r4, #0
   1564c:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
   1564e:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   15650:	ea41 0402 	orr.w	r4, r1, r2
   15654:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
   15658:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
   1565c:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   1565e:	d10c      	bne.n	1567a <k_mem_slab_init+0x32>
	slab->free_list = NULL;
   15660:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   15662:	42a3      	cmp	r3, r4
   15664:	d103      	bne.n	1566e <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
   15666:	e9c0 0000 	strd	r0, r0, [r0]
}
   1566a:	2000      	movs	r0, #0
}
   1566c:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
   1566e:	6985      	ldr	r5, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   15670:	3401      	adds	r4, #1
		*(char **)p = slab->free_list;
   15672:	600d      	str	r5, [r1, #0]
		slab->free_list = p;
   15674:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
   15676:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
   15678:	e7f3      	b.n	15662 <k_mem_slab_init+0x1a>
		return -EINVAL;
   1567a:	f06f 0015 	mvn.w	r0, #21
	return rc;
   1567e:	e7f5      	b.n	1566c <k_mem_slab_init+0x24>

00015680 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   15680:	f3ef 8005 	mrs	r0, IPSR
}
   15684:	3800      	subs	r0, #0
   15686:	bf18      	it	ne
   15688:	2001      	movne	r0, #1
   1568a:	4770      	bx	lr

0001568c <k_thread_name_get>:
}
   1568c:	2000      	movs	r0, #0
   1568e:	4770      	bx	lr

00015690 <z_pm_save_idle_exit>:
{
   15690:	b508      	push	{r3, lr}
	pm_system_resume();
   15692:	f7f7 ff5b 	bl	d54c <pm_system_resume>
}
   15696:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
   1569a:	f7ff bd51 	b.w	15140 <sys_clock_idle_exit>

0001569e <z_impl_k_mutex_init>:
{
   1569e:	4603      	mov	r3, r0
	mutex->owner = NULL;
   156a0:	2000      	movs	r0, #0
   156a2:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
   156a6:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
   156aa:	4770      	bx	lr

000156ac <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   156ac:	4603      	mov	r3, r0
   156ae:	b920      	cbnz	r0, 156ba <z_reschedule_irqlock+0xe>
   156b0:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
   156b4:	b90a      	cbnz	r2, 156ba <z_reschedule_irqlock+0xe>
   156b6:	f7f8 be7b 	b.w	e3b0 <arch_swap>
   156ba:	f383 8811 	msr	BASEPRI, r3
   156be:	f3bf 8f6f 	isb	sy
}
   156c2:	4770      	bx	lr

000156c4 <z_reschedule_unlocked>:
	__asm__ volatile(
   156c4:	f04f 0320 	mov.w	r3, #32
   156c8:	f3ef 8011 	mrs	r0, BASEPRI
   156cc:	f383 8811 	msr	BASEPRI, r3
   156d0:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   156d4:	f7ff bfea 	b.w	156ac <z_reschedule_irqlock>

000156d8 <z_priq_dumb_best>:
{
   156d8:	4603      	mov	r3, r0
	return list->head == list;
   156da:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   156dc:	4283      	cmp	r3, r0
   156de:	d003      	beq.n	156e8 <z_priq_dumb_best+0x10>
	if (n != NULL) {
   156e0:	2800      	cmp	r0, #0
   156e2:	bf38      	it	cc
   156e4:	2000      	movcc	r0, #0
   156e6:	4770      	bx	lr
	struct k_thread *thread = NULL;
   156e8:	2000      	movs	r0, #0
}
   156ea:	4770      	bx	lr

000156ec <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   156ec:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   156ee:	f7fc fe97 	bl	12420 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   156f2:	bd08      	pop	{r3, pc}

000156f4 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   156f4:	b108      	cbz	r0, 156fa <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   156f6:	f7f7 bec3 	b.w	d480 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   156fa:	4770      	bx	lr

000156fc <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   156fc:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

000171c0 <spm_firmware_info_nse-0xe20>:
	...

00017fe0 <spm_firmware_info_nse>:
   17fe0:	e97f e97f 	sg
   17fe4:	f7fd b8dc 	b.w	151a0 <__acle_se_spm_firmware_info_nse>

00017fe8 <spm_request_random_number_nse>:
   17fe8:	e97f e97f 	sg
   17fec:	f7f6 b8bc 	b.w	e168 <__acle_se_spm_request_random_number_nse>

00017ff0 <spm_s0_active>:
   17ff0:	e97f e97f 	sg
   17ff4:	f7f6 b8dc 	b.w	e1b0 <__acle_se_spm_s0_active>

00017ff8 <spm_request_read_nse>:
   17ff8:	e97f e97f 	sg
   17ffc:	f7f6 b87a 	b.w	e0f4 <__acle_se_spm_request_read_nse>
