From d3bf98c07bf2313f41dc6ad2bfd4c95af99a69c3 Mon Sep 17 00:00:00 2001
From: Gerald Baeza <gerald.baeza@st.com>
Date: Tue, 15 Dec 2020 15:51:16 +0100
Subject: [PATCH 136/529] ARM: dts: stm32: add ddrperfm on stm32mp151

The DDRPERFM is the DDR Performance Monitor embedded in STM32MP1 SOC.

Signed-off-by: Gerald Baeza <gerald.baeza@st.com>
Signed-off-by: Fabien Dessenne <fabien.dessenne@foss.st.com>
Change-Id: I706ebadb089a2f701b3c0748a8850fcea309cbe7
Reviewed-on: https://gerrit.st.com/c/mpu/oe/st/linux-stm32/+/279010
Tested-by: Antonio Maria BORNEO <antonio.borneo@st.com>
Reviewed-by: Antonio Maria BORNEO <antonio.borneo@st.com>
Reviewed-by: Amelie DELAUNAY <amelie.delaunay@foss.st.com>
Domain-Review: Amelie DELAUNAY <amelie.delaunay@foss.st.com>
---
 arch/arm/boot/dts/stm32mp151.dtsi | 8 ++++++++
 1 file changed, 8 insertions(+)

--- a/arch/arm/boot/dts/stm32mp151.dtsi
+++ b/arch/arm/boot/dts/stm32mp151.dtsi
@@ -1665,6 +1665,14 @@
 			};
 		};
 
+		ddrperfm: perf@5a007000 {
+			compatible = "st,stm32-ddr-pmu";
+			reg = <0x5a007000 0x400>;
+			clocks = <&rcc DDRPERFM>;
+			resets = <&rcc DDRPERFM_R>;
+			status = "disabled";
+		};
+
 		usart1: serial@5c000000 {
 			compatible = "st,stm32h7-uart";
 			reg = <0x5c000000 0x400>;
