
==============================================================================
XRT Build Version: 2.2.2173
       Build Date: 2019-06-27 07:39:09
          Hash ID: ff6624c6d72c6ca68d6b123c9d76e49e55c09097
==============================================================================
xclbin Information
------------------
   Generated by:           xocc (2019.1) on Fri May 24 14:47:09 MDT 2019
   Version:                2.2.2173
   Kernels:                xilLz4Packer, xilLz4Compress
   Signature:              Not Present
   Content:                SW Emulation Binary
   UUID:                   0f62803a-4121-4116-9b89-448966f90018
   Sections:               BITSTREAM, BUILD_METADATA, EMBEDDED_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  samsung
   Name:                   U2x4
   Version:                201910.1
   Generated Version:      Vivado 2019.1 (SW Build: 2552052)
   Created:                Tue Oct  1 06:37:38 2019
   FPGA Device:            xcku15p
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:samsung:1.0
   Board Part:             xilinx.com:samsung:part0:1.0
   Platform VBNV:          xilinx_samsung_U2x4_201910_1
   Static UUID:            890a1cc3-36ad-4c82-9a7d-d32e7fa4c62c
   Feature ROM TimeStamp:  1569926298

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   No memory configuration data available.
==============================================================================
Kernel: xilLz4Packer

Definition
----------
   Signature: xilLz4Packer (ap_uint<512> const * in, ap_uint<512>* out, ap_uint<512>* head_prev_blk, unsigned int* compressd_size, unsigned int* in_block_size, unsigned int* encoded_size, ap_uint<512>* orig_input_data, unsigned int head_res_size, unsigned int offset, unsigned int block_size_in_kb, unsigned int no_blocks, unsigned int tail_bytes)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilLz4Packer_1
   Base Address: --

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          head_prev_blk
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          compressd_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          in_block_size
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          encoded_size
   Register Offset:   0x4C
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          orig_input_data
   Register Offset:   0x58
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          head_res_size
   Register Offset:   0x64
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          offset
   Register Offset:   0x6C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_size_in_kb
   Register Offset:   0x74
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          no_blocks
   Register Offset:   0x7C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          tail_bytes
   Register Offset:   0x84
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        xilLz4Packer_2
   Base Address: --

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          head_prev_blk
   Register Offset:   0x28
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          compressd_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          in_block_size
   Register Offset:   0x40
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          encoded_size
   Register Offset:   0x4C
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          orig_input_data
   Register Offset:   0x58
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          head_res_size
   Register Offset:   0x64
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          offset
   Register Offset:   0x6C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          block_size_in_kb
   Register Offset:   0x74
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          no_blocks
   Register Offset:   0x7C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          tail_bytes
   Register Offset:   0x84
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: xilLz4Compress

Definition
----------
   Signature: xilLz4Compress (ap_uint<512> const * in, ap_uint<512>* out, unsigned int* compressd_size, unsigned int* in_block_size, unsigned int block_size_in_kb, unsigned int input_size)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        xilLz4Compress_1
   Base Address: --

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          compressd_size
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          in_block_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          block_size_in_kb
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        xilLz4Compress_2
   Base Address: --

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM0
   Memory:            <not applicable>

   Argument:          compressd_size
   Register Offset:   0x28
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          in_block_size
   Register Offset:   0x34
   Port:              M_AXI_GMEM1
   Memory:            <not applicable>

   Argument:          block_size_in_kb
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          input_size
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       xocc
   Version:       2019.1 - Fri May 24 14:47:09 MDT 2019 (SW BUILD: 2552052)
   Command Line:  xocc -I/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L1/include/hw -I/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/src/ -I/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/include/ --kernel_frequency=200 -t sw_emu --platform /proj/xresults/ipsgrp/memory/hemanthk/projects/samsung_ku15p/deliverble_packages/oct_1_releases/U.2_Debug_Shell_internal_v027_1_oct_2019/xilinx_samsung_U2x4_201910_1/xilinx_samsung_U2x4_201910_1.xpfm --save-temps -DPARALLEL_BLOCK=8 --optimize 2 --jobs 8 --temp_dir /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/_x_temp.sw_emu.xilinx_samsung_U2x4_201910_1/_build.sw_emu --report_dir /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/reports/_build.sw_emu/ -l --profile_kernel data:all:all:all --sp xilLz4Packer_1.m_axi_gmem0:bank0 --sp xilLz4Packer_1.m_axi_gmem1:bank0 --sp xilLz4Compress_1.m_axi_gmem0:bank0 --sp xilLz4Compress_1.m_axi_gmem1:bank0 --sp xilLz4Packer_2.m_axi_gmem0:bank0 --sp xilLz4Packer_2.m_axi_gmem1:bank0 --sp xilLz4Compress_2.m_axi_gmem0:bank0 --sp xilLz4Compress_2.m_axi_gmem1:bank0 --nk xilLz4Packer:2 --nk xilLz4Compress:2 -o/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/build/xclbin_xilinx_samsung_U2x4_201910_1_sw_emu/compress.xclbin /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/_x_temp.sw_emu.xilinx_samsung_U2x4_201910_1/xf_compress.xo /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/_x_temp.sw_emu.xilinx_samsung_U2x4_201910_1/xf_packer.xo 
   Options:       -I/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L1/include/hw
                  -I/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/src/
                  -I/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/include/
                  --kernel_frequency=200
                  -t sw_emu
                  --platform /proj/xresults/ipsgrp/memory/hemanthk/projects/samsung_ku15p/deliverble_packages/oct_1_releases/U.2_Debug_Shell_internal_v027_1_oct_2019/xilinx_samsung_U2x4_201910_1/xilinx_samsung_U2x4_201910_1.xpfm
                  --save-temps
                  -DPARALLEL_BLOCK=8
                  --optimize 2
                  --jobs 8
                  --temp_dir /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/_x_temp.sw_emu.xilinx_samsung_U2x4_201910_1/_build.sw_emu
                  --report_dir /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/reports/_build.sw_emu/
                  -l
                  --profile_kernel data:all:all:all
                  --sp xilLz4Packer_1.m_axi_gmem0:bank0
                  --sp xilLz4Packer_1.m_axi_gmem1:bank0
                  --sp xilLz4Compress_1.m_axi_gmem0:bank0
                  --sp xilLz4Compress_1.m_axi_gmem1:bank0
                  --sp xilLz4Packer_2.m_axi_gmem0:bank0
                  --sp xilLz4Packer_2.m_axi_gmem1:bank0
                  --sp xilLz4Compress_2.m_axi_gmem0:bank0
                  --sp xilLz4Compress_2.m_axi_gmem1:bank0
                  --nk xilLz4Packer:2
                  --nk xilLz4Compress:2
                  -o/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/build/xclbin_xilinx_samsung_U2x4_201910_1_sw_emu/compress.xclbin /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/_x_temp.sw_emu.xilinx_samsung_U2x4_201910_1/xf_compress.xo /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L3/benchmarks/lz4_p2p_compress/_x_temp.sw_emu.xilinx_samsung_U2x4_201910_1/xf_packer.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
