C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/roe_framer_v3_0_4
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap roe_framer_v3_0_4 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/roe_framer_v3_0_4
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L roe_framer_v3_0_4 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work roe_framer_v3_0_4 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/roe_framer_v3_0_4/.cxl.systemverilog.roe_framer_v3_0_4.roe_framer_v3_0_4.nt64.cmf
