//
// File created by:  irun
// Do not modify this file
//
-YDIR
/u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog
-DEFINE
"BSV_ASSIGNMENT_DELAY=#1"
-DEFINE
BSV_NO_INITIAL_BLOCKS
-LIBEXT
.v
-SNAPSHOT
mkReLUTest
