Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 31 23:34:25 2022
| Host         : LAPTOP-23T3KV5V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file teach_soc_top_control_sets_placed.rpt
| Design       : teach_soc_top
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              17 |            5 |
| No           | Yes                   | No                     |              52 |           13 |
| Yes          | No                    | No                     |               5 |            4 |
| Yes          | No                    | Yes                    |            1024 |          529 |
| Yes          | Yes                   | No                     |              64 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------+----------------------+------------------+----------------+
|      Clock Signal     |          Enable Signal          |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------------+----------------------+------------------+----------------+
|  clk_pll/inst/soc_clk | resetn_IBUF                     |                      |                4 |              5 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[26][31]_i_1_n_0 | cpu/regFile/resetn_0 |               14 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr                 | cpu/regFile/resetn_0 |               20 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[23][31]_i_1_n_0 | cpu/regFile/resetn_0 |               23 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[12][31]_i_1_n_0 | cpu/regFile/resetn_0 |               14 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[20][31]_i_1_n_0 | cpu/regFile/resetn_0 |               17 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[29][31]_i_1_n_0 | cpu/regFile/resetn_0 |               13 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[19][31]_i_1_n_0 | cpu/regFile/resetn_0 |               16 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[11][31]_i_1_n_0 | cpu/regFile/resetn_0 |               13 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[25][31]_i_1_n_0 | cpu/regFile/resetn_0 |               11 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[15][31]_i_1_n_0 | cpu/regFile/resetn_0 |               19 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[1][31]_i_1_n_0  | cpu/regFile/resetn_0 |               13 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[21][31]_i_1_n_0 | cpu/regFile/resetn_0 |               16 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[10][31]_i_1_n_0 | cpu/regFile/resetn_0 |               17 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[17][31]_i_1_n_0 | cpu/regFile/resetn_0 |               21 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[24][31]_i_1_n_0 | cpu/regFile/resetn_0 |               12 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[30][31]_i_1_n_0 | cpu/regFile/resetn_0 |               18 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[0][31]_i_1_n_0  | cpu/regFile/resetn_0 |               15 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[14][31]_i_1_n_0 | cpu/regFile/resetn_0 |               14 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[16][31]_i_1_n_0 | cpu/regFile/resetn_0 |               14 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[18][31]_i_1_n_0 | cpu/regFile/resetn_0 |               16 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[2][31]_i_1_n_0  | cpu/regFile/resetn_0 |               20 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[22][31]_i_1_n_0 | cpu/regFile/resetn_0 |               19 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[27][31]_i_1_n_0 | cpu/regFile/resetn_0 |               11 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[13][31]_i_1_n_0 | cpu/regFile/resetn_0 |               20 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[28][31]_i_1_n_0 | cpu/regFile/resetn_0 |               12 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[5][31]_i_1_n_0  | cpu/regFile/resetn_0 |               14 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[7][31]_i_1_n_0  | cpu/regFile/resetn_0 |               22 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[9][31]_i_1_n_0  | cpu/regFile/resetn_0 |               18 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[4][31]_i_1_n_0  | cpu/regFile/resetn_0 |               21 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[6][31]_i_1_n_0  | cpu/regFile/resetn_0 |               20 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[8][31]_i_1_n_0  | cpu/regFile/resetn_0 |               17 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/gpr[3][31]_i_1_n_0  | cpu/regFile/resetn_0 |               19 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/E[0]                | cpu/regFile/resetn_0 |                7 |             32 |
|  clk_pll/inst/soc_clk | cpu/regFile/resetn[0]           | cpu/regFile/SR[0]    |                5 |             32 |
|  clk_pll/inst/soc_clk |                                 | cpu/regFile/resetn_0 |               18 |             69 |
+-----------------------+---------------------------------+----------------------+------------------+----------------+


