strict digraph "" {
	node [label="\N"];
	"69:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdf564d15d0>",
		fillcolor=turquoise,
		label="69:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"70:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fdf564d1610>",
		fillcolor=springgreen,
		label="70:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"69:BL" -> "70:IF"	 [cond="[]",
		lineno=None];
	"69:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fdf564f7210>",
		clk_sens=True,
		fillcolor=gold,
		label="69:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'Cx_rst', 'cur_addr_rst', 'Rxy_rst']"];
	"69:AL" -> "69:BL"	 [cond="[]",
		lineno=None];
	"Leaf_69:AL"	 [def_var="['Lport', 'Nport', 'cur_addr', 'Rxy', 'Cx', 'Wport', 'Sport', 'Eport']",
		label="Leaf_69:AL"];
	"70:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fdf564d16d0>",
		fillcolor=turquoise,
		label="70:BL
Rxy <= Rxy_rst;
Cx <= Cx_rst;
cur_addr <= cur_addr_rst;
Nport <= 0;
Eport <= 0;
Wport <= 0;
Sport <= 0;
Lport <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf564d1710>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fdf564d1890>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf564d19d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fdf564d1b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf564d1c90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fdf564d1dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fdf564d1f10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7fdf564f7090>]",
		style=filled,
		typ=Block];
	"70:BL" -> "Leaf_69:AL"	 [cond="[]",
		lineno=None];
	"70:IF" -> "70:BL"	 [cond="['rst']",
		label=rst,
		lineno=70];
}
