

================================================================
== Vitis HLS Report for 'fully_connected_fprop_Pipeline_VITIS_LOOP_262_2'
================================================================
* Date:           Fri Mar 14 16:55:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       fully_connected_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_262_2  |        ?|        ?|        20|          7|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      121|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     9|      388|      133|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      106|    -|
|Register             |        -|     -|      346|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|      734|      360|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U2  |dmul_64ns_64ns_64_8_max_dsp_1  |        0|   8|  388|  127|    0|
    |mul_11ns_6ns_16_1_1_U3            |mul_11ns_6ns_16_1_1            |        0|   1|    0|    6|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   9|  388|  133|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln262_fu_150_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln264_1_fu_163_p2  |         +|   0|  0|  18|          11|          11|
    |add_ln264_fu_168_p2    |         +|   0|  0|  18|          11|          11|
    |ap_condition_217       |       and|   0|  0|   2|           1|           1|
    |ap_condition_415       |       and|   0|  0|   2|           1|           1|
    |ap_condition_419       |       and|   0|  0|   2|           1|           1|
    |icmp_ln262_fu_145_p2   |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 121|          89|          60|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  43|          8|    1|          8|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load  |   9|          2|   64|        128|
    |j_fu_60                    |   9|          2|   31|         62|
    |phi_mul_fu_52              |   9|          2|   11|         22|
    |sum_fu_56                  |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 106|         22|  174|        354|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln264_reg_275                 |  11|   0|   11|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c5_conv_layer2_data_load_reg_290  |  64|   0|   64|          0|
    |icmp_ln262_reg_266                |   1|   0|    1|          0|
    |icmp_ln262_reg_266_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_60                           |  31|   0|   31|          0|
    |mul_ln264_reg_285                 |  16|   0|   16|          0|
    |mul_reg_315                       |  64|   0|   64|          0|
    |output_layer2_W_load_reg_300      |  64|   0|   64|          0|
    |phi_mul_fu_52                     |  11|   0|   11|          0|
    |sum_fu_56                         |  64|   0|   64|          0|
    |trunc_ln262_reg_270               |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 346|   0|  346|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|ap_ce                          |   in|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_din0              |  out|   64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_din1              |  out|   64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_opcode            |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_dout0             |   in|   64|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|grp_fu_164_p_ce                |  out|    1|  ap_ctrl_hs|  fully_connected_fprop_Pipeline_VITIS_LOOP_262_2|  return value|
|c5_conv_layer1_map_count_load  |   in|   32|     ap_none|                    c5_conv_layer1_map_count_load|        scalar|
|c5_conv_layer2_data_address0   |  out|   17|   ap_memory|                              c5_conv_layer2_data|         array|
|c5_conv_layer2_data_ce0        |  out|    1|   ap_memory|                              c5_conv_layer2_data|         array|
|c5_conv_layer2_data_q0         |   in|   64|   ap_memory|                              c5_conv_layer2_data|         array|
|empty_8                        |   in|   11|     ap_none|                                          empty_8|        scalar|
|empty                          |   in|   11|     ap_none|                                            empty|        scalar|
|output_layer2_W_address0       |  out|   16|   ap_memory|                                  output_layer2_W|         array|
|output_layer2_W_ce0            |  out|    1|   ap_memory|                                  output_layer2_W|         array|
|output_layer2_W_q0             |   in|   64|   ap_memory|                                  output_layer2_W|         array|
|sum_out                        |  out|   64|      ap_vld|                                          sum_out|       pointer|
|sum_out_ap_vld                 |  out|    1|      ap_vld|                                          sum_out|       pointer|
+-------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

