# [repr (C)] # [doc = "Register block"] pub struct RegisterBlock { control : Control , status : Status , config : Config , _reserved3 : [u8 ; 0x14] , dynamiccontrol : Dynamiccontrol , dynamicrefresh : Dynamicrefresh , dynamicreadconfig : Dynamicreadconfig , _reserved6 : [u8 ; 0x04] , dynamicrp : Dynamicrp , dynamicras : Dynamicras , dynamicsrex : Dynamicsrex , dynamicapr : Dynamicapr , dynamicdal : Dynamicdal , dynamicwr : Dynamicwr , dynamicrc : Dynamicrc , dynamicrfc : Dynamicrfc , dynamicxsr : Dynamicxsr , dynamicrrd : Dynamicrrd , dynamicmrd : Dynamicmrd , _reserved17 : [u8 ; 0x24] , staticextendedwait : Staticextendedwait , _reserved18 : [u8 ; 0x7c] , dynamicconfig : () , _reserved19 : [u8 ; 0x04] , dynamicrascas : () , _reserved20 : [u8 ; 0xfc] , staticconfig : () , _reserved21 : [u8 ; 0x04] , staticwaitwen : () , _reserved22 : [u8 ; 0x04] , staticwaitoen : () , _reserved23 : [u8 ; 0x04] , staticwaitrd : () , _reserved24 : [u8 ; 0x04] , staticwaitpage : () , _reserved25 : [u8 ; 0x04] , staticwaitwr : () , _reserved26 : [u8 ; 0x04] , staticwaitturn : () , } impl RegisterBlock { # [doc = "0x00 - Controls operation of the memory controller."] # [inline (always)] pub const fn control (& self) -> & Control { & self . control } # [doc = "0x04 - Provides EMC status information."] # [inline (always)] pub const fn status (& self) -> & Status { & self . status } # [doc = "0x08 - Configures operation of the memory controller"] # [inline (always)] pub const fn config (& self) -> & Config { & self . config } # [doc = "0x20 - Controls dynamic memory operation."] # [inline (always)] pub const fn dynamiccontrol (& self) -> & Dynamiccontrol { & self . dynamiccontrol } # [doc = "0x24 - Configures dynamic memory refresh."] # [inline (always)] pub const fn dynamicrefresh (& self) -> & Dynamicrefresh { & self . dynamicrefresh } # [doc = "0x28 - Configures dynamic memory read strategy."] # [inline (always)] pub const fn dynamicreadconfig (& self) -> & Dynamicreadconfig { & self . dynamicreadconfig } # [doc = "0x30 - Precharge command period."] # [inline (always)] pub const fn dynamicrp (& self) -> & Dynamicrp { & self . dynamicrp } # [doc = "0x34 - Active to precharge command period."] # [inline (always)] pub const fn dynamicras (& self) -> & Dynamicras { & self . dynamicras } # [doc = "0x38 - Self-refresh exit time."] # [inline (always)] pub const fn dynamicsrex (& self) -> & Dynamicsrex { & self . dynamicsrex } # [doc = "0x3c - Last-data-out to active command time."] # [inline (always)] pub const fn dynamicapr (& self) -> & Dynamicapr { & self . dynamicapr } # [doc = "0x40 - Data-in to active command time."] # [inline (always)] pub const fn dynamicdal (& self) -> & Dynamicdal { & self . dynamicdal } # [doc = "0x44 - Write recovery time."] # [inline (always)] pub const fn dynamicwr (& self) -> & Dynamicwr { & self . dynamicwr } # [doc = "0x48 - Selects the active to active command period."] # [inline (always)] pub const fn dynamicrc (& self) -> & Dynamicrc { & self . dynamicrc } # [doc = "0x4c - Selects the auto-refresh period."] # [inline (always)] pub const fn dynamicrfc (& self) -> & Dynamicrfc { & self . dynamicrfc } # [doc = "0x50 - Time for exit self-refresh to active command."] # [inline (always)] pub const fn dynamicxsr (& self) -> & Dynamicxsr { & self . dynamicxsr } # [doc = "0x54 - Latency for active bank A to active bank B."] # [inline (always)] pub const fn dynamicrrd (& self) -> & Dynamicrrd { & self . dynamicrrd } # [doc = "0x58 - Time for load mode register to active command."] # [inline (always)] pub const fn dynamicmrd (& self) -> & Dynamicmrd { & self . dynamicmrd } # [doc = "0x80 - Time for long static memory read and write transfers."] # [inline (always)] pub const fn staticextendedwait (& self) -> & Staticextendedwait { & self . staticextendedwait } # [doc = "0x100..0x110 - Configuration information for EMC_DYCS0."] # [inline (always)] pub const fn dynamicconfig (& self , n : usize) -> & Dynamicconfig { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (256) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x100..0x110 - Configuration information for EMC_DYCS0."] # [inline (always)] pub fn dynamicconfig_iter (& self) -> impl Iterator < Item = & Dynamicconfig > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (256) . add (32 * n) . cast () }) } # [doc = "0x104..0x114 - RAS and CAS latencies for EMC_DYCS0."] # [inline (always)] pub const fn dynamicrascas (& self , n : usize) -> & Dynamicrascas { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (260) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x104..0x114 - RAS and CAS latencies for EMC_DYCS0."] # [inline (always)] pub fn dynamicrascas_iter (& self) -> impl Iterator < Item = & Dynamicrascas > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (260) . add (32 * n) . cast () }) } # [doc = "0x200..0x210 - Configuration for EMC_CS0."] # [inline (always)] pub const fn staticconfig (& self , n : usize) -> & Staticconfig { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (512) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x200..0x210 - Configuration for EMC_CS0."] # [inline (always)] pub fn staticconfig_iter (& self) -> impl Iterator < Item = & Staticconfig > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (512) . add (32 * n) . cast () }) } # [doc = "0x204..0x214 - Delay from EMC_CS0 to write enable."] # [inline (always)] pub const fn staticwaitwen (& self , n : usize) -> & Staticwaitwen { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (516) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x204..0x214 - Delay from EMC_CS0 to write enable."] # [inline (always)] pub fn staticwaitwen_iter (& self) -> impl Iterator < Item = & Staticwaitwen > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (516) . add (32 * n) . cast () }) } # [doc = "0x208..0x218 - Delay from EMC_CS0 or address change, whichever is later, to output enable."] # [inline (always)] pub const fn staticwaitoen (& self , n : usize) -> & Staticwaitoen { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (520) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x208..0x218 - Delay from EMC_CS0 or address change, whichever is later, to output enable."] # [inline (always)] pub fn staticwaitoen_iter (& self) -> impl Iterator < Item = & Staticwaitoen > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (520) . add (32 * n) . cast () }) } # [doc = "0x20c..0x21c - Delay from EMC_CS0 to a read access."] # [inline (always)] pub const fn staticwaitrd (& self , n : usize) -> & Staticwaitrd { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (524) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x20c..0x21c - Delay from EMC_CS0 to a read access."] # [inline (always)] pub fn staticwaitrd_iter (& self) -> impl Iterator < Item = & Staticwaitrd > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (524) . add (32 * n) . cast () }) } # [doc = "0x210..0x220 - Delay for asynchronous page mode sequential accesses for EMC_CS0."] # [inline (always)] pub const fn staticwaitpage (& self , n : usize) -> & Staticwaitpage { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (528) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x210..0x220 - Delay for asynchronous page mode sequential accesses for EMC_CS0."] # [inline (always)] pub fn staticwaitpage_iter (& self) -> impl Iterator < Item = & Staticwaitpage > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (528) . add (32 * n) . cast () }) } # [doc = "0x214..0x224 - Delay from EMC_CS0 to a write access."] # [inline (always)] pub const fn staticwaitwr (& self , n : usize) -> & Staticwaitwr { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (532) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x214..0x224 - Delay from EMC_CS0 to a write access."] # [inline (always)] pub fn staticwaitwr_iter (& self) -> impl Iterator < Item = & Staticwaitwr > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (532) . add (32 * n) . cast () }) } # [doc = "0x218..0x228 - Number of bus turnaround cycles EMC_CS0."] # [inline (always)] pub const fn staticwaitturn (& self , n : usize) -> & Staticwaitturn { # [allow (clippy :: no_effect)] [() ; 4] [n] ; unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (536) . add (32 * n) . cast () } } # [doc = "Iterator for array of:"] # [doc = "0x218..0x228 - Number of bus turnaround cycles EMC_CS0."] # [inline (always)] pub fn staticwaitturn_iter (& self) -> impl Iterator < Item = & Staticwaitturn > { (0 .. 4) . map (move | n | unsafe { & * core :: ptr :: from_ref (self) . cast :: < u8 > () . add (536) . add (32 * n) . cast () }) } } # [doc = "CONTROL (rw) register accessor: Controls operation of the memory controller.\n\nYou can [`read`](crate::Reg::read) this register and get [`control::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`control::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@control`] module"] # [doc (alias = "CONTROL")] pub type Control = crate :: Reg < control :: ControlSpec > ; # [doc = "Controls operation of the memory controller."] pub mod control ; # [doc = "STATUS (r) register accessor: Provides EMC status information.\n\nYou can [`read`](crate::Reg::read) this register and get [`status::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@status`] module"] # [doc (alias = "STATUS")] pub type Status = crate :: Reg < status :: StatusSpec > ; # [doc = "Provides EMC status information."] pub mod status ; # [doc = "CONFIG (rw) register accessor: Configures operation of the memory controller\n\nYou can [`read`](crate::Reg::read) this register and get [`config::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`config::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@config`] module"] # [doc (alias = "CONFIG")] pub type Config = crate :: Reg < config :: ConfigSpec > ; # [doc = "Configures operation of the memory controller"] pub mod config ; # [doc = "DYNAMICCONTROL (rw) register accessor: Controls dynamic memory operation.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamiccontrol::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamiccontrol::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamiccontrol`] module"] # [doc (alias = "DYNAMICCONTROL")] pub type Dynamiccontrol = crate :: Reg < dynamiccontrol :: DynamiccontrolSpec > ; # [doc = "Controls dynamic memory operation."] pub mod dynamiccontrol ; # [doc = "DYNAMICREFRESH (rw) register accessor: Configures dynamic memory refresh.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicrefresh::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicrefresh::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicrefresh`] module"] # [doc (alias = "DYNAMICREFRESH")] pub type Dynamicrefresh = crate :: Reg < dynamicrefresh :: DynamicrefreshSpec > ; # [doc = "Configures dynamic memory refresh."] pub mod dynamicrefresh ; # [doc = "DYNAMICREADCONFIG (rw) register accessor: Configures dynamic memory read strategy.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicreadconfig::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicreadconfig::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicreadconfig`] module"] # [doc (alias = "DYNAMICREADCONFIG")] pub type Dynamicreadconfig = crate :: Reg < dynamicreadconfig :: DynamicreadconfigSpec > ; # [doc = "Configures dynamic memory read strategy."] pub mod dynamicreadconfig ; # [doc = "DYNAMICRP (rw) register accessor: Precharge command period.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicrp::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicrp::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicrp`] module"] # [doc (alias = "DYNAMICRP")] pub type Dynamicrp = crate :: Reg < dynamicrp :: DynamicrpSpec > ; # [doc = "Precharge command period."] pub mod dynamicrp ; # [doc = "DYNAMICRAS (rw) register accessor: Active to precharge command period.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicras::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicras::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicras`] module"] # [doc (alias = "DYNAMICRAS")] pub type Dynamicras = crate :: Reg < dynamicras :: DynamicrasSpec > ; # [doc = "Active to precharge command period."] pub mod dynamicras ; # [doc = "DYNAMICSREX (rw) register accessor: Self-refresh exit time.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicsrex::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicsrex::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicsrex`] module"] # [doc (alias = "DYNAMICSREX")] pub type Dynamicsrex = crate :: Reg < dynamicsrex :: DynamicsrexSpec > ; # [doc = "Self-refresh exit time."] pub mod dynamicsrex ; # [doc = "DYNAMICAPR (rw) register accessor: Last-data-out to active command time.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicapr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicapr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicapr`] module"] # [doc (alias = "DYNAMICAPR")] pub type Dynamicapr = crate :: Reg < dynamicapr :: DynamicaprSpec > ; # [doc = "Last-data-out to active command time."] pub mod dynamicapr ; # [doc = "DYNAMICDAL (rw) register accessor: Data-in to active command time.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicdal::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicdal::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicdal`] module"] # [doc (alias = "DYNAMICDAL")] pub type Dynamicdal = crate :: Reg < dynamicdal :: DynamicdalSpec > ; # [doc = "Data-in to active command time."] pub mod dynamicdal ; # [doc = "DYNAMICWR (rw) register accessor: Write recovery time.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicwr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicwr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicwr`] module"] # [doc (alias = "DYNAMICWR")] pub type Dynamicwr = crate :: Reg < dynamicwr :: DynamicwrSpec > ; # [doc = "Write recovery time."] pub mod dynamicwr ; # [doc = "DYNAMICRC (rw) register accessor: Selects the active to active command period.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicrc::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicrc::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicrc`] module"] # [doc (alias = "DYNAMICRC")] pub type Dynamicrc = crate :: Reg < dynamicrc :: DynamicrcSpec > ; # [doc = "Selects the active to active command period."] pub mod dynamicrc ; # [doc = "DYNAMICRFC (rw) register accessor: Selects the auto-refresh period.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicrfc::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicrfc::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicrfc`] module"] # [doc (alias = "DYNAMICRFC")] pub type Dynamicrfc = crate :: Reg < dynamicrfc :: DynamicrfcSpec > ; # [doc = "Selects the auto-refresh period."] pub mod dynamicrfc ; # [doc = "DYNAMICXSR (rw) register accessor: Time for exit self-refresh to active command.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicxsr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicxsr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicxsr`] module"] # [doc (alias = "DYNAMICXSR")] pub type Dynamicxsr = crate :: Reg < dynamicxsr :: DynamicxsrSpec > ; # [doc = "Time for exit self-refresh to active command."] pub mod dynamicxsr ; # [doc = "DYNAMICRRD (rw) register accessor: Latency for active bank A to active bank B.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicrrd::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicrrd::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicrrd`] module"] # [doc (alias = "DYNAMICRRD")] pub type Dynamicrrd = crate :: Reg < dynamicrrd :: DynamicrrdSpec > ; # [doc = "Latency for active bank A to active bank B."] pub mod dynamicrrd ; # [doc = "DYNAMICMRD (rw) register accessor: Time for load mode register to active command.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicmrd::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicmrd::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicmrd`] module"] # [doc (alias = "DYNAMICMRD")] pub type Dynamicmrd = crate :: Reg < dynamicmrd :: DynamicmrdSpec > ; # [doc = "Time for load mode register to active command."] pub mod dynamicmrd ; # [doc = "STATICEXTENDEDWAIT (rw) register accessor: Time for long static memory read and write transfers.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticextendedwait::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticextendedwait::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticextendedwait`] module"] # [doc (alias = "STATICEXTENDEDWAIT")] pub type Staticextendedwait = crate :: Reg < staticextendedwait :: StaticextendedwaitSpec > ; # [doc = "Time for long static memory read and write transfers."] pub mod staticextendedwait ; # [doc = "DYNAMICCONFIG (rw) register accessor: Configuration information for EMC_DYCS0.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicconfig::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicconfig::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicconfig`] module"] # [doc (alias = "DYNAMICCONFIG")] pub type Dynamicconfig = crate :: Reg < dynamicconfig :: DynamicconfigSpec > ; # [doc = "Configuration information for EMC_DYCS0."] pub mod dynamicconfig ; # [doc = "DYNAMICRASCAS (rw) register accessor: RAS and CAS latencies for EMC_DYCS0.\n\nYou can [`read`](crate::Reg::read) this register and get [`dynamicrascas::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dynamicrascas::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@dynamicrascas`] module"] # [doc (alias = "DYNAMICRASCAS")] pub type Dynamicrascas = crate :: Reg < dynamicrascas :: DynamicrascasSpec > ; # [doc = "RAS and CAS latencies for EMC_DYCS0."] pub mod dynamicrascas ; # [doc = "STATICCONFIG (rw) register accessor: Configuration for EMC_CS0.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticconfig::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticconfig::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticconfig`] module"] # [doc (alias = "STATICCONFIG")] pub type Staticconfig = crate :: Reg < staticconfig :: StaticconfigSpec > ; # [doc = "Configuration for EMC_CS0."] pub mod staticconfig ; # [doc = "STATICWAITWEN (rw) register accessor: Delay from EMC_CS0 to write enable.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticwaitwen::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticwaitwen::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticwaitwen`] module"] # [doc (alias = "STATICWAITWEN")] pub type Staticwaitwen = crate :: Reg < staticwaitwen :: StaticwaitwenSpec > ; # [doc = "Delay from EMC_CS0 to write enable."] pub mod staticwaitwen ; # [doc = "STATICWAITOEN (rw) register accessor: Delay from EMC_CS0 or address change, whichever is later, to output enable.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticwaitoen::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticwaitoen::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticwaitoen`] module"] # [doc (alias = "STATICWAITOEN")] pub type Staticwaitoen = crate :: Reg < staticwaitoen :: StaticwaitoenSpec > ; # [doc = "Delay from EMC_CS0 or address change, whichever is later, to output enable."] pub mod staticwaitoen ; # [doc = "STATICWAITRD (rw) register accessor: Delay from EMC_CS0 to a read access.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticwaitrd::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticwaitrd::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticwaitrd`] module"] # [doc (alias = "STATICWAITRD")] pub type Staticwaitrd = crate :: Reg < staticwaitrd :: StaticwaitrdSpec > ; # [doc = "Delay from EMC_CS0 to a read access."] pub mod staticwaitrd ; # [doc = "STATICWAITPAGE (rw) register accessor: Delay for asynchronous page mode sequential accesses for EMC_CS0.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticwaitpage::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticwaitpage::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticwaitpage`] module"] # [doc (alias = "STATICWAITPAGE")] pub type Staticwaitpage = crate :: Reg < staticwaitpage :: StaticwaitpageSpec > ; # [doc = "Delay for asynchronous page mode sequential accesses for EMC_CS0."] pub mod staticwaitpage ; # [doc = "STATICWAITWR (rw) register accessor: Delay from EMC_CS0 to a write access.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticwaitwr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticwaitwr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticwaitwr`] module"] # [doc (alias = "STATICWAITWR")] pub type Staticwaitwr = crate :: Reg < staticwaitwr :: StaticwaitwrSpec > ; # [doc = "Delay from EMC_CS0 to a write access."] pub mod staticwaitwr ; # [doc = "STATICWAITTURN (rw) register accessor: Number of bus turnaround cycles EMC_CS0.\n\nYou can [`read`](crate::Reg::read) this register and get [`staticwaitturn::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`staticwaitturn::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@staticwaitturn`] module"] # [doc (alias = "STATICWAITTURN")] pub type Staticwaitturn = crate :: Reg < staticwaitturn :: StaticwaitturnSpec > ; # [doc = "Number of bus turnaround cycles EMC_CS0."] pub mod staticwaitturn ;