
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003689                       # Number of seconds simulated
sim_ticks                                  3689211093                       # Number of ticks simulated
final_tick                               533260555347                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 318648                       # Simulator instruction rate (inst/s)
host_op_rate                                   412654                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 296814                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916724                       # Number of bytes of host memory used
host_seconds                                 12429.35                       # Real time elapsed on the host
sim_insts                                  3960585895                       # Number of instructions simulated
sim_ops                                    5129019569                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       782592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       569216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       763904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       563200                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2701184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       412288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            412288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5968                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4400                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21103                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3221                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3221                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1561309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    212129905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1526614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    154292066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1526614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    207064324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1422526                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    152661365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               732184722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1561309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1526614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1526614                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1422526                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6037063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         111755058                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              111755058                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         111755058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1561309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    212129905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1526614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    154292066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1526614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    207064324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1422526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    152661365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              843939780                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8847030                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3087156                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534787                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206990                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1254476                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194218                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300557                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8825                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16798200                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3087156                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494775                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039506                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        835506                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634997                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92377                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8584446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.401194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.310139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4987648     58.10%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          353807      4.12%     62.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335942      3.91%     66.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315266      3.67%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261537      3.05%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188122      2.19%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135879      1.58%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210560      2.45%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1795685     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8584446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.348948                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.898739                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479454                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       801424                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40789                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825501                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496188                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3877                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19968732                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10452                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825501                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660635                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         443863                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        78170                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290116                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286158                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19375887                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          134                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156030                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           49                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26868391                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90270651                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90270651                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10073245                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3510                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1797                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           698147                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900737                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23481                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413106                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18050032                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3413                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14612948                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23511                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17460270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          162                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8584446                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.702259                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839976                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3103071     36.15%     36.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712753     19.95%     56.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1354244     15.78%     71.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817482      9.52%     81.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835256      9.73%     91.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379230      4.42%     95.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244743      2.85%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67707      0.79%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69960      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8584446                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64520     58.84%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21497     19.60%     78.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        23638     21.56%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12017662     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200583      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544734     10.57%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848375      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14612948                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.651735                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109655                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007504                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37943507                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23769233                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14240590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14722603                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45536                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668377                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232539                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825501                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         356009                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16928                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18053446                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900737                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014507                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1792                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1370                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          224                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122551                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116510                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239061                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14371132                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466134                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241815                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300890                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018220                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834756                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.624402                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14251176                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14240590                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9205964                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24914818                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.609646                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369498                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814990                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206130                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7758945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.577430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.109473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3170730     40.87%     40.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047741     26.39%     67.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849974     10.95%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429530      5.54%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451971      5.83%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226182      2.92%     92.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154638      1.99%     94.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89141      1.15%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339038      4.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7758945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339038                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25473933                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36934429                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 262584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.884703                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.884703                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.130323                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.130323                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64963397                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19487085                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18735411                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8847030                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3095612                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2695792                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203344                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1559924                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1496684                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          218616                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6213                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3776991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17179452                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3095612                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1715300                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3642283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         944930                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        431640                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1857555                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8591250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.307904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.288508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4948967     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          649203      7.56%     65.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          321871      3.75%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          238331      2.77%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198121      2.31%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          172258      2.01%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59861      0.70%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          214206      2.49%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1788432     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8591250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349904                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.941833                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3911680                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       405299                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3519064                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17940                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        737263                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       342573                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3092                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19231519                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4733                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        737263                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4074979                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         198283                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46794                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3372113                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       161814                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18629768                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78206                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69858                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24694081                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84857490                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84857490                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16242392                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8451653                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2350                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1258                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           407842                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2838211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       649947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8061                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       148418                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17532949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14960508                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20438                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5032139                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13706193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8591250                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.741366                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.860889                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3092333     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1844428     21.47%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       898738     10.46%     67.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1074025     12.50%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       822498      9.57%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       517936      6.03%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       223975      2.61%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65529      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51788      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8591250                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63567     72.88%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13511     15.49%     88.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10141     11.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11748278     78.53%     78.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119714      0.80%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1092      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2547247     17.03%     96.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544177      3.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14960508                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.691020                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87219                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38619918                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22567555                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14446790                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15047727                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24507                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       791792                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169640                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        737263                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         120168                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9179                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17535308                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67877                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2838211                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       649947                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1249                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          112                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103238                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222733                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14638837                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2437964                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       321666                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2967023                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2192451                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529059                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.654661                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14473707                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14446790                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8700455                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21487482                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.632954                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404908                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10880783                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12381867                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5153628                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2226                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201439                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7853987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.576507                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.293205                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3679305     46.85%     46.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1672219     21.29%     68.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       908303     11.56%     79.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331443      4.22%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283532      3.61%     87.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125284      1.60%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305749      3.89%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81545      1.04%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       466607      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7853987                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10880783                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12381867                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2526719                       # Number of memory references committed
system.switch_cpus1.commit.loads              2046412                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1936042                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10814993                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168908                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       466607                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24922771                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35809274                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 255780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10880783                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12381867                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10880783                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.813088                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.813088                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.229880                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.229880                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67757191                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18973555                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19811267                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2220                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8847030                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3147805                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2553387                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214231                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1290757                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1233926                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333928                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9181                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3289438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17341718                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3147805                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1567854                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3658987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1128045                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        636801                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1618617                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        97983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8494168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.517332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.323428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4835181     56.92%     56.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          229493      2.70%     59.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259524      3.06%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          474919      5.59%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          212934      2.51%     70.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328651      3.87%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          180280      2.12%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          152820      1.80%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1820366     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8494168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355804                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960174                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3473353                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       587532                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3490246                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        36188                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        906846                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       535111                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3150                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20639027                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4842                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        906846                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3663804                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         175240                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       148058                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3331734                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       268479                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19831075                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5628                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        143206                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77747                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1390                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27779332                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92366416                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92366416                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17068217                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10711111                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4072                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2413                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           687303                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1848634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       944211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13232                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       351373                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18628309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4059                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14989160                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29110                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6297301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18863421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8494168                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.764641                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917962                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2998934     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1780485     20.96%     56.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1246012     14.67%     70.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       849580     10.00%     80.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       699003      8.23%     89.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       382935      4.51%     93.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377341      4.44%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        85846      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74032      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8494168                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108626     76.95%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15523     11.00%     87.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17015     12.05%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12502575     83.41%     83.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       212086      1.41%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1651      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1492042      9.95%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       780806      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14989160                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.694259                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141165                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009418                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38642763                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24929822                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14557425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15130325                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29996                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       722787                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238665                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        906846                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          75352                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10484                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18632371                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1848634                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       944211                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2379                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126207                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249935                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14707058                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1392252                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       282102                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2144231                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2083062                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            751979                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.662372                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14568676                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14557425                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9530259                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26745046                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.645459                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356337                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10004174                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12287049                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6345349                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216947                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7587321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.619419                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158998                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3030080     39.94%     39.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2049095     27.01%     66.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       838761     11.05%     78.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       419043      5.52%     83.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       430674      5.68%     89.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       169683      2.24%     91.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186160      2.45%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        95368      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       368457      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7587321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10004174                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12287049                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1831393                       # Number of memory references committed
system.switch_cpus2.commit.loads              1125847                       # Number of loads committed
system.switch_cpus2.commit.membars               1678                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1766470                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11069667                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249999                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       368457                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25851093                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38172476                       # The number of ROB writes
system.switch_cpus2.timesIdled                   6964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 352862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10004174                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12287049                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10004174                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.884334                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.884334                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.130795                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.130795                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66113071                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20128011                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19095269                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3360                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8847030                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3128489                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2547206                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209656                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1290656                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1210123                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330557                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9411                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3119670                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17280292                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3128489                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1540680                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3801811                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126568                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        720825                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1527262                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        88324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8555286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4753475     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          333084      3.89%     59.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          270413      3.16%     62.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652950      7.63%     70.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173253      2.03%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235403      2.75%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163735      1.91%     76.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94852      1.11%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1878121     21.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8555286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.353620                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.953231                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3256671                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       706676                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3656128                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23143                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912666                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532255                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          314                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20694788                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1611                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912666                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3495216                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         129185                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       231945                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3435876                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       350393                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19964198                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          478                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        139690                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       114062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27920726                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93205381                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93205381                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17147704                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10773019                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4279                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2600                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           982352                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1873021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       974715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18481                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       290031                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18852860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14966719                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30766                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6477621                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19921822                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          875                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8555286                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.749412                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897262                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3037993     35.51%     35.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1826160     21.35%     56.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1161921     13.58%     70.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       879796     10.28%     80.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       769188      8.99%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396599      4.64%     94.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       342043      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67364      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74222      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8555286                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88699     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19321     15.16%     84.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19406     15.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12438102     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208966      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1671      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1494289      9.98%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       823691      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14966719                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.691722                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             127428                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008514                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38646918                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25334946                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14584055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15094147                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57805                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       737082                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          393                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246388                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912666                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          77050                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8881                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18857149                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        42884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1873021                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       974715                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2585                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          182                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126531                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120024                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246555                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14730542                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1401424                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       236177                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2203504                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2075899                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            802080                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.665027                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14594005                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14584055                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9481658                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26929260                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648469                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352095                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10048715                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12351105                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6506136                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3411                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213157                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7642620                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.616083                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143209                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3007915     39.36%     39.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2098795     27.46%     66.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       847670     11.09%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       488689      6.39%     84.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386625      5.06%     89.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       161664      2.12%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189871      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94271      1.23%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       367120      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7642620                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10048715                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12351105                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1864266                       # Number of memory references committed
system.switch_cpus3.commit.loads              1135939                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1771727                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11132197                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251846                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       367120                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26132572                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38627727                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 291744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10048715                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12351105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10048715                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880414                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880414                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.135829                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.135829                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66275413                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20137055                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19091729                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3404                       # number of misc regfile writes
system.l2.replacements                          21281                       # number of replacements
system.l2.tagsinuse                       2046.938542                       # Cycle average of tags in use
system.l2.total_refs                            14574                       # Total number of references to valid blocks.
system.l2.sampled_refs                          23329                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.624716                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            32.420142                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.555101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    596.400503                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.374315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    391.669815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      3.189399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    472.502574                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.163380                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    409.231472                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             52.808870                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             23.928420                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data             27.060514                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data             27.634036                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001736                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.291211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001648                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.191245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001557                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.230714                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001545                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.199820                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.025786                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.011684                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.013213                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.013493                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999482                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4247                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1265                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1583                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1192                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8293                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3995                       # number of Writeback hits
system.l2.Writeback_hits::total                  3995                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   128                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4285                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1267                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         1624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1239                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8421                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4285                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1267                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         1624                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1239                       # number of overall hits
system.l2.overall_hits::total                    8421                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         6105                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4426                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5949                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4394                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 21049                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  58                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         6114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4448                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5970                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         4400                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21107                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         6114                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4448                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5970                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         4400                       # number of overall misses
system.l2.overall_misses::total                 21107                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2385050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    304834150                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2505611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    207207634                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2390360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    274544203                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1999610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    199014579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       994881197                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       407605                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       919349                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       874373                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       253597                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2454924                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2385050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    305241755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2505611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    208126983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2390360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    275418576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1999610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    199268176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        997336121                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2385050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    305241755                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2505611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    208126983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2390360                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    275418576                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1999610                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    199268176                       # number of overall miss cycles
system.l2.overall_miss_latency::total       997336121                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7532                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5586                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               29342                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3995                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3995                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               186                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5715                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7594                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29528                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5715                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7594                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29528                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.589741                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.777719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.789830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.786609                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.717368                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.191489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.916667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.338710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.113208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.311828                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.587941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.778303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.786147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.780280                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.714813                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.587941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.778303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.786147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.780280                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.714813                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53001.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49931.883702                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55680.244444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46816.004067                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 54326.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46149.639099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48770.975610                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45292.348430                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47265.010072                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 45289.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 41788.590909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 41636.809524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 42266.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42326.275862                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53001.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49925.049886                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55680.244444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46791.138264                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 54326.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46133.764824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48770.975610                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45288.221818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47251.438907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53001.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49925.049886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55680.244444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46791.138264                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 54326.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46133.764824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48770.975610                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45288.221818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47251.438907                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3221                       # number of writebacks
system.l2.writebacks::total                      3221                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  4                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         6105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4425                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5947                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4394                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            21045                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             58                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         6114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         4400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21103                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         6114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         4400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21103                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2133780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    270129271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2228347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    181682804                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2144173                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    240426532                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1766765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    173681400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    874193072                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       355801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       794286                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       755177                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       218575                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2123839                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2133780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    270485072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2228347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    182477090                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2144173                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    241181709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1766765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    173899975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    876316911                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2133780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    270485072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2228347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    182477090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2144173                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    241181709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1766765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    173899975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    876316911                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.589741                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.777543                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.789565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.786609                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.717231                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.191489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.916667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.338710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.113208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311828                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.587941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.778128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.785884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.780280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.714678                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.587941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.778128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.785884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.780280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.714678                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47417.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44247.218837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50644.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41058.260791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48731.204545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40428.204473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43091.829268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39526.945835                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41539.228890                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 39533.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 36103.909091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 35960.809524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 36429.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 36617.913793                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47417.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44240.280013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 50644.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41033.750843                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 48731.204545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40412.484752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 43091.829268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39522.721591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41525.703028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47417.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44240.280013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 50644.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41033.750843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 48731.204545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40412.484752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 43091.829268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39522.721591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41525.703028                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               580.106827                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643627                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706377.558773                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.684336                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.422491                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066802                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862857                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.929658                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634933                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634933                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634933                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634933                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634933                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3395751                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3395751                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3395751                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3395751                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3395751                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3395751                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634997                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634997                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634997                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634997                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53058.609375                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53058.609375                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53058.609375                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53058.609375                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53058.609375                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53058.609375                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2557845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2557845                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2557845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2557845                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2557845                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2557845                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55605.326087                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55605.326087                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55605.326087                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55605.326087                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55605.326087                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55605.326087                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10399                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372588                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10655                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16365.329704                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.245666                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.754334                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899397                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100603                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127900                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778486                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1675                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906386                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906386                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906386                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906386                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        39190                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        39190                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          159                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          159                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        39349                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         39349                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        39349                       # number of overall misses
system.cpu0.dcache.overall_misses::total        39349                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1742812775                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1742812775                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5418930                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5418930                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1748231705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1748231705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1748231705                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1748231705                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945735                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945735                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945735                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945735                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.033579                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033579                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020223                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020223                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020223                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020223                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44470.854172                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44470.854172                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34081.320755                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34081.320755                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44428.872525                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44428.872525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44428.872525                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44428.872525                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          894                       # number of writebacks
system.cpu0.dcache.writebacks::total              894                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28838                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28838                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28950                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28950                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28950                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10352                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10352                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10399                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    353228448                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    353228448                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1071419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1071419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    354299867                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    354299867                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    354299867                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    354299867                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005345                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005345                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34121.758887                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34121.758887                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22796.148936                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22796.148936                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34070.570920                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34070.570920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34070.570920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34070.570920                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               556.488847                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913298809                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616458.069027                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.893727                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.595120                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065535                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.826274                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891809                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1857500                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1857500                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1857500                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1857500                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1857500                       # number of overall hits
system.cpu1.icache.overall_hits::total        1857500                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3079303                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3079303                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3079303                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3079303                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3079303                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3079303                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1857555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1857555                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1857555                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1857555                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1857555                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1857555                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55987.327273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55987.327273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55987.327273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55987.327273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55987.327273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55987.327273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2693917                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2693917                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2693917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2693917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2693917                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2693917                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 57317.382979                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57317.382979                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 57317.382979                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57317.382979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 57317.382979                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57317.382979                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5715                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206904017                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5971                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34651.485011                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.148015                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.851985                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805266                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194734                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2215267                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2215267                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       477945                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        477945                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1229                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1229                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1110                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2693212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2693212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2693212                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2693212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        21358                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        21358                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21430                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21430                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21430                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21430                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1083179090                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1083179090                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3978759                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3978759                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1087157849                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1087157849                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1087157849                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1087157849                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2236625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2236625                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       478017                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       478017                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2714642                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2714642                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2714642                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2714642                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009549                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009549                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007894                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007894                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007894                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007894                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50715.380185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50715.380185                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 55260.541667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55260.541667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50730.650910                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50730.650910                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50730.650910                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50730.650910                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          599                       # number of writebacks
system.cpu1.dcache.writebacks::total              599                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        15667                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        15667                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15715                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15715                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15715                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15715                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5691                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5691                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5715                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5715                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    225469050                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    225469050                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1053177                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1053177                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    226522227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    226522227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    226522227                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    226522227                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39618.529257                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39618.529257                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 43882.375000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43882.375000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39636.435171                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39636.435171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39636.435171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39636.435171                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               513.126357                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006662806                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943364.490347                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.126357                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065908                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.822318                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1618560                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1618560                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1618560                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1618560                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1618560                       # number of overall hits
system.cpu2.icache.overall_hits::total        1618560                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           57                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           57                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           57                       # number of overall misses
system.cpu2.icache.overall_misses::total           57                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3179709                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3179709                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3179709                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3179709                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3179709                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3179709                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1618617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1618617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1618617                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1618617                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1618617                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1618617                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55784.368421                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55784.368421                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55784.368421                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55784.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55784.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55784.368421                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2663415                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2663415                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2663415                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2663415                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2663415                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2663415                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 57900.326087                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57900.326087                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 57900.326087                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57900.326087                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 57900.326087                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57900.326087                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7594                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165344717                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7850                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21063.021274                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.100559                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.899441                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887112                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112888                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1083337                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1083337                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       701871                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        701871                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2311                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2311                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1680                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1680                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1785208                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1785208                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1785208                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1785208                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15963                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15963                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          240                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          240                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16203                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16203                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16203                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16203                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    794953789                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    794953789                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     11395543                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     11395543                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    806349332                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    806349332                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    806349332                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    806349332                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1099300                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1099300                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       702111                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       702111                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1680                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1801411                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1801411                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1801411                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1801411                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014521                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000342                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000342                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008995                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008995                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008995                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008995                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 49799.773789                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 49799.773789                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 47481.429167                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 47481.429167                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 49765.434302                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 49765.434302                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 49765.434302                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49765.434302                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          818                       # number of writebacks
system.cpu2.dcache.writebacks::total              818                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8431                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8431                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          178                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          178                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8609                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8609                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8609                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8609                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7532                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7532                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7594                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7594                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7594                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7594                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    303822177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    303822177                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      2097687                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      2097687                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    305919864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    305919864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    305919864                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    305919864                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004216                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004216                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004216                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004216                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40337.516861                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40337.516861                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 33833.661290                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 33833.661290                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 40284.417171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40284.417171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 40284.417171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40284.417171                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               511.605547                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004743872                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1947178.046512                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.605547                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060265                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.819881                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1527208                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1527208                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1527208                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1527208                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1527208                       # number of overall hits
system.cpu3.icache.overall_hits::total        1527208                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2765308                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2765308                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2765308                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2765308                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2765308                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2765308                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1527262                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1527262                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1527262                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1527262                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1527262                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1527262                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51209.407407                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51209.407407                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51209.407407                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51209.407407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51209.407407                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51209.407407                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2222924                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2222924                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2222924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2222924                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2222924                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2222924                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52926.761905                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52926.761905                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52926.761905                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52926.761905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52926.761905                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52926.761905                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5639                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158203512                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5895                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26836.897710                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.114974                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.885026                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883262                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116738                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1061965                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1061965                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       724290                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        724290                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1954                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1954                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1702                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1702                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1786255                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1786255                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1786255                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1786255                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15661                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15661                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          456                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16117                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16117                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16117                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16117                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    831635918                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    831635918                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     22371587                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22371587                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    854007505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    854007505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    854007505                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    854007505                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1077626                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1077626                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       724746                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       724746                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1702                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1802372                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1802372                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1802372                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1802372                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014533                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014533                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000629                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000629                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008942                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008942                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008942                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008942                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 53102.350935                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53102.350935                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49060.497807                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49060.497807                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 52987.994354                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52987.994354                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 52987.994354                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52987.994354                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        53334                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        26667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1684                       # number of writebacks
system.cpu3.dcache.writebacks::total             1684                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10075                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10075                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          403                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10478                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10478                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10478                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10478                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5586                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5586                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5639                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5639                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    223038577                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    223038577                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1267439                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1267439                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    224306016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    224306016                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    224306016                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    224306016                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003129                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003129                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39928.137666                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39928.137666                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23913.943396                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23913.943396                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39777.622983                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39777.622983                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39777.622983                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39777.622983                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
