module demo3(
input wire clk,
input wire rst,

output reg [6:0] seg_1,
output reg [6:0] seg_2,
output reg [6:0] seg_3,
output reg [6:0] seg_4,
output reg led
);

reg [3:0] san_pham;
reg [3:0] thung_hang;


always @(posedge clk or negedge rst) begin
if(~rst) begin
san_pham<=4'b0000;
thung_hang<= 4'b0000;
end
else begin
	if(clk)	begin
	if (san_pham == 4'b1010) begin
	san_pham <= 4'b0001;
	thung_hang <= thung_hang +1;
		end
	else if(san_pham != 4'b1010 && thung_hang !=4'b1010)begin
	san_pham <= san_pham+1;end
	if(san_pham == 4'b1010 && thung_hang ==4'b1001)begin
	san_pham <= 4'b0000;end
	end
	end
end
always @(san_pham) begin
    case (san_pham)
        4'b0000: seg_1 = 7'b0000001; // 0
        4'b0001:begin seg_1 = 7'b1001111; seg_2 = 7'b1; end // 1
        4'b0010: seg_1 = 7'b0010010; // 2
        4'b0011: seg_1 = 7'b0000110; // 3
        4'b0100: seg_1 = 7'b1001100; // 4
        4'b0101: seg_1 = 7'b0100100; // 5
        4'b0110: seg_1 = 7'b0100000; // 6
        4'b0111: seg_1 = 7'b0001111; // 7
        4'b1000: seg_1 = 7'b0000000; // 8
        4'b1001: seg_1 = 7'b0000100; // 9
		  4'b1010: begin 
					  seg_1 = 7'b0000001; //0
					  seg_2 = 7'b1001111; end //1
        default:begin seg_1 = 7'b1; seg_2 = 7'b1; end
    endcase
end

always @(thung_hang) begin
	
    case (thung_hang)
        4'b0000:begin seg_3 = 7'b0000001;seg_4 = 7'b1;end // 0
        4'b0001: seg_3 = 7'b1001111; // 1
        4'b0010: seg_3 = 7'b0010010; // 2
        4'b0011: seg_3 = 7'b0000110; // 3
        4'b0100: seg_3 = 7'b1001100; // 4
        4'b0101: seg_3 = 7'b0100100; // 5
        4'b0110: seg_3 = 7'b0100000; // 6
        4'b0111: seg_3 = 7'b0001111; // 7
        4'b1000: seg_3 = 7'b0000000; // 8
        4'b1001: seg_3 = 7'b0000100; // 9
		  4'b1010: begin 
		           seg_3 = 7'b0000001;
					  seg_4 = 7'b1001111;// 10
					  end
        default: begin seg_3 = 7'b1; seg_4 = 7'b1; end
    endcase
end

always @(thung_hang) begin
    case (thung_hang)
        4'b1010: led = 1'b1;
        default: led = 1'b0;
    endcase
end



endmodule