//
// Copyright (c) 2015 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARGPIO_AON_H_INC_
#define ___ARGPIO_AON_H_INC_

// Register GPIO_FF_ENABLE_CONFIG_00_0
#define GPIO_FF_ENABLE_CONFIG_00_0                      _MK_ADDR_CONST(0x1000)
#define GPIO_FF_ENABLE_CONFIG_00_0_SECURE                       0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_SCR                  GPIO_FF_SCR_00_0
#define GPIO_FF_ENABLE_CONFIG_00_0_WORD_COUNT                   0x1
#define GPIO_FF_ENABLE_CONFIG_00_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_00_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_RANGE                 1:1
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                       0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_FF_DEBOUNCE_THRESHOLD_00_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0                 _MK_ADDR_CONST(0x1004)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_SECURE                  0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_SCR                     GPIO_FF_SCR_00_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                      0x1
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_INPUT_00_0
#define GPIO_FF_INPUT_00_0                      _MK_ADDR_CONST(0x1008)
#define GPIO_FF_INPUT_00_0_SECURE                       0x0
#define GPIO_FF_INPUT_00_0_SCR                  GPIO_FF_SCR_00_0
#define GPIO_FF_INPUT_00_0_WORD_COUNT                   0x1
#define GPIO_FF_INPUT_00_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_INPUT_00_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_INPUT_00_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_FF_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_FF_INPUT_00_0_GPIO_IN_RANGE                        0:0
#define GPIO_FF_INPUT_00_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_FF_INPUT_00_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_OUTPUT_CONTROL_00_0
#define GPIO_FF_OUTPUT_CONTROL_00_0                     _MK_ADDR_CONST(0x100c)
#define GPIO_FF_OUTPUT_CONTROL_00_0_SECURE                      0x0
#define GPIO_FF_OUTPUT_CONTROL_00_0_SCR                         GPIO_FF_SCR_00_0
#define GPIO_FF_OUTPUT_CONTROL_00_0_WORD_COUNT                  0x1
#define GPIO_FF_OUTPUT_CONTROL_00_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_FF_OUTPUT_VALUE_00_0
#define GPIO_FF_OUTPUT_VALUE_00_0                       _MK_ADDR_CONST(0x1010)
#define GPIO_FF_OUTPUT_VALUE_00_0_SECURE                        0x0
#define GPIO_FF_OUTPUT_VALUE_00_0_SCR                   GPIO_FF_SCR_00_0
#define GPIO_FF_OUTPUT_VALUE_00_0_WORD_COUNT                    0x1
#define GPIO_FF_OUTPUT_VALUE_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_00_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_00_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_CLEAR_00_0
#define GPIO_FF_INTERRUPT_CLEAR_00_0                    _MK_ADDR_CONST(0x1014)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_SECURE                     0x0
#define GPIO_FF_INTERRUPT_CLEAR_00_0_SCR                        GPIO_FF_SCR_00_0
#define GPIO_FF_INTERRUPT_CLEAR_00_0_WORD_COUNT                         0x1
#define GPIO_FF_INTERRUPT_CLEAR_00_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 4120 [0x1018]

// Reserved address 4124 [0x101c]

// Register GPIO_FF_ENABLE_CONFIG_01_0
#define GPIO_FF_ENABLE_CONFIG_01_0                      _MK_ADDR_CONST(0x1020)
#define GPIO_FF_ENABLE_CONFIG_01_0_SECURE                       0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_SCR                  GPIO_FF_SCR_01_0
#define GPIO_FF_ENABLE_CONFIG_01_0_WORD_COUNT                   0x1
#define GPIO_FF_ENABLE_CONFIG_01_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_01_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_RANGE                 1:1
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                       0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_FF_DEBOUNCE_THRESHOLD_01_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0                 _MK_ADDR_CONST(0x1024)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_SECURE                  0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_SCR                     GPIO_FF_SCR_01_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                      0x1
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_INPUT_01_0
#define GPIO_FF_INPUT_01_0                      _MK_ADDR_CONST(0x1028)
#define GPIO_FF_INPUT_01_0_SECURE                       0x0
#define GPIO_FF_INPUT_01_0_SCR                  GPIO_FF_SCR_01_0
#define GPIO_FF_INPUT_01_0_WORD_COUNT                   0x1
#define GPIO_FF_INPUT_01_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_INPUT_01_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_INPUT_01_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_FF_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_FF_INPUT_01_0_GPIO_IN_RANGE                        0:0
#define GPIO_FF_INPUT_01_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_FF_INPUT_01_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_OUTPUT_CONTROL_01_0
#define GPIO_FF_OUTPUT_CONTROL_01_0                     _MK_ADDR_CONST(0x102c)
#define GPIO_FF_OUTPUT_CONTROL_01_0_SECURE                      0x0
#define GPIO_FF_OUTPUT_CONTROL_01_0_SCR                         GPIO_FF_SCR_01_0
#define GPIO_FF_OUTPUT_CONTROL_01_0_WORD_COUNT                  0x1
#define GPIO_FF_OUTPUT_CONTROL_01_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_FF_OUTPUT_VALUE_01_0
#define GPIO_FF_OUTPUT_VALUE_01_0                       _MK_ADDR_CONST(0x1030)
#define GPIO_FF_OUTPUT_VALUE_01_0_SECURE                        0x0
#define GPIO_FF_OUTPUT_VALUE_01_0_SCR                   GPIO_FF_SCR_01_0
#define GPIO_FF_OUTPUT_VALUE_01_0_WORD_COUNT                    0x1
#define GPIO_FF_OUTPUT_VALUE_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_01_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_01_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_CLEAR_01_0
#define GPIO_FF_INTERRUPT_CLEAR_01_0                    _MK_ADDR_CONST(0x1034)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_SECURE                     0x0
#define GPIO_FF_INTERRUPT_CLEAR_01_0_SCR                        GPIO_FF_SCR_01_0
#define GPIO_FF_INTERRUPT_CLEAR_01_0_WORD_COUNT                         0x1
#define GPIO_FF_INTERRUPT_CLEAR_01_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 4152 [0x1038]

// Reserved address 4156 [0x103c]

// Register GPIO_FF_ENABLE_CONFIG_02_0
#define GPIO_FF_ENABLE_CONFIG_02_0                      _MK_ADDR_CONST(0x1040)
#define GPIO_FF_ENABLE_CONFIG_02_0_SECURE                       0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_SCR                  GPIO_FF_SCR_02_0
#define GPIO_FF_ENABLE_CONFIG_02_0_WORD_COUNT                   0x1
#define GPIO_FF_ENABLE_CONFIG_02_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_02_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_RANGE                 1:1
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                       0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_FF_DEBOUNCE_THRESHOLD_02_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0                 _MK_ADDR_CONST(0x1044)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_SECURE                  0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_SCR                     GPIO_FF_SCR_02_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                      0x1
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_INPUT_02_0
#define GPIO_FF_INPUT_02_0                      _MK_ADDR_CONST(0x1048)
#define GPIO_FF_INPUT_02_0_SECURE                       0x0
#define GPIO_FF_INPUT_02_0_SCR                  GPIO_FF_SCR_02_0
#define GPIO_FF_INPUT_02_0_WORD_COUNT                   0x1
#define GPIO_FF_INPUT_02_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_INPUT_02_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_INPUT_02_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_FF_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_FF_INPUT_02_0_GPIO_IN_RANGE                        0:0
#define GPIO_FF_INPUT_02_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_FF_INPUT_02_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_OUTPUT_CONTROL_02_0
#define GPIO_FF_OUTPUT_CONTROL_02_0                     _MK_ADDR_CONST(0x104c)
#define GPIO_FF_OUTPUT_CONTROL_02_0_SECURE                      0x0
#define GPIO_FF_OUTPUT_CONTROL_02_0_SCR                         GPIO_FF_SCR_02_0
#define GPIO_FF_OUTPUT_CONTROL_02_0_WORD_COUNT                  0x1
#define GPIO_FF_OUTPUT_CONTROL_02_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_FF_OUTPUT_VALUE_02_0
#define GPIO_FF_OUTPUT_VALUE_02_0                       _MK_ADDR_CONST(0x1050)
#define GPIO_FF_OUTPUT_VALUE_02_0_SECURE                        0x0
#define GPIO_FF_OUTPUT_VALUE_02_0_SCR                   GPIO_FF_SCR_02_0
#define GPIO_FF_OUTPUT_VALUE_02_0_WORD_COUNT                    0x1
#define GPIO_FF_OUTPUT_VALUE_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_02_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_02_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_CLEAR_02_0
#define GPIO_FF_INTERRUPT_CLEAR_02_0                    _MK_ADDR_CONST(0x1054)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_SECURE                     0x0
#define GPIO_FF_INTERRUPT_CLEAR_02_0_SCR                        GPIO_FF_SCR_02_0
#define GPIO_FF_INTERRUPT_CLEAR_02_0_WORD_COUNT                         0x1
#define GPIO_FF_INTERRUPT_CLEAR_02_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 4184 [0x1058]

// Reserved address 4188 [0x105c]

// Register GPIO_FF_ENABLE_CONFIG_03_0
#define GPIO_FF_ENABLE_CONFIG_03_0                      _MK_ADDR_CONST(0x1060)
#define GPIO_FF_ENABLE_CONFIG_03_0_SECURE                       0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_SCR                  GPIO_FF_SCR_03_0
#define GPIO_FF_ENABLE_CONFIG_03_0_WORD_COUNT                   0x1
#define GPIO_FF_ENABLE_CONFIG_03_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_03_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_RANGE                 1:1
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_WOFFSET                       0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_FF_DEBOUNCE_THRESHOLD_03_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0                 _MK_ADDR_CONST(0x1064)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_SECURE                  0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_SCR                     GPIO_FF_SCR_03_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_WORD_COUNT                      0x1
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_INPUT_03_0
#define GPIO_FF_INPUT_03_0                      _MK_ADDR_CONST(0x1068)
#define GPIO_FF_INPUT_03_0_SECURE                       0x0
#define GPIO_FF_INPUT_03_0_SCR                  GPIO_FF_SCR_03_0
#define GPIO_FF_INPUT_03_0_WORD_COUNT                   0x1
#define GPIO_FF_INPUT_03_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_INPUT_03_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_INPUT_03_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_FF_INPUT_03_0_GPIO_IN_SHIFT)
#define GPIO_FF_INPUT_03_0_GPIO_IN_RANGE                        0:0
#define GPIO_FF_INPUT_03_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_FF_INPUT_03_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_03_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_OUTPUT_CONTROL_03_0
#define GPIO_FF_OUTPUT_CONTROL_03_0                     _MK_ADDR_CONST(0x106c)
#define GPIO_FF_OUTPUT_CONTROL_03_0_SECURE                      0x0
#define GPIO_FF_OUTPUT_CONTROL_03_0_SCR                         GPIO_FF_SCR_03_0
#define GPIO_FF_OUTPUT_CONTROL_03_0_WORD_COUNT                  0x1
#define GPIO_FF_OUTPUT_CONTROL_03_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_03_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_03_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_03_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_FF_OUTPUT_VALUE_03_0
#define GPIO_FF_OUTPUT_VALUE_03_0                       _MK_ADDR_CONST(0x1070)
#define GPIO_FF_OUTPUT_VALUE_03_0_SECURE                        0x0
#define GPIO_FF_OUTPUT_VALUE_03_0_SCR                   GPIO_FF_SCR_03_0
#define GPIO_FF_OUTPUT_VALUE_03_0_WORD_COUNT                    0x1
#define GPIO_FF_OUTPUT_VALUE_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_03_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_03_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_03_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_CLEAR_03_0
#define GPIO_FF_INTERRUPT_CLEAR_03_0                    _MK_ADDR_CONST(0x1074)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_SECURE                     0x0
#define GPIO_FF_INTERRUPT_CLEAR_03_0_SCR                        GPIO_FF_SCR_03_0
#define GPIO_FF_INTERRUPT_CLEAR_03_0_WORD_COUNT                         0x1
#define GPIO_FF_INTERRUPT_CLEAR_03_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 4216 [0x1078]

// Reserved address 4220 [0x107c]

// Register GPIO_FF_ENABLE_CONFIG_04_0
#define GPIO_FF_ENABLE_CONFIG_04_0                      _MK_ADDR_CONST(0x1080)
#define GPIO_FF_ENABLE_CONFIG_04_0_SECURE                       0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_SCR                  GPIO_FF_SCR_04_0
#define GPIO_FF_ENABLE_CONFIG_04_0_WORD_COUNT                   0x1
#define GPIO_FF_ENABLE_CONFIG_04_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_04_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_RANGE                 1:1
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_WOFFSET                       0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_FF_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_FF_DEBOUNCE_THRESHOLD_04_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0                 _MK_ADDR_CONST(0x1084)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_SECURE                  0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_SCR                     GPIO_FF_SCR_04_0
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_WORD_COUNT                      0x1
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_INPUT_04_0
#define GPIO_FF_INPUT_04_0                      _MK_ADDR_CONST(0x1088)
#define GPIO_FF_INPUT_04_0_SECURE                       0x0
#define GPIO_FF_INPUT_04_0_SCR                  GPIO_FF_SCR_04_0
#define GPIO_FF_INPUT_04_0_WORD_COUNT                   0x1
#define GPIO_FF_INPUT_04_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_INPUT_04_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_FF_INPUT_04_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_FF_INPUT_04_0_GPIO_IN_SHIFT)
#define GPIO_FF_INPUT_04_0_GPIO_IN_RANGE                        0:0
#define GPIO_FF_INPUT_04_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_FF_INPUT_04_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INPUT_04_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_FF_OUTPUT_CONTROL_04_0
#define GPIO_FF_OUTPUT_CONTROL_04_0                     _MK_ADDR_CONST(0x108c)
#define GPIO_FF_OUTPUT_CONTROL_04_0_SECURE                      0x0
#define GPIO_FF_OUTPUT_CONTROL_04_0_SCR                         GPIO_FF_SCR_04_0
#define GPIO_FF_OUTPUT_CONTROL_04_0_WORD_COUNT                  0x1
#define GPIO_FF_OUTPUT_CONTROL_04_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_04_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_04_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_04_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_FF_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_FF_OUTPUT_VALUE_04_0
#define GPIO_FF_OUTPUT_VALUE_04_0                       _MK_ADDR_CONST(0x1090)
#define GPIO_FF_OUTPUT_VALUE_04_0_SECURE                        0x0
#define GPIO_FF_OUTPUT_VALUE_04_0_SCR                   GPIO_FF_SCR_04_0
#define GPIO_FF_OUTPUT_VALUE_04_0_WORD_COUNT                    0x1
#define GPIO_FF_OUTPUT_VALUE_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_04_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_04_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_04_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_CLEAR_04_0
#define GPIO_FF_INTERRUPT_CLEAR_04_0                    _MK_ADDR_CONST(0x1094)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_SECURE                     0x0
#define GPIO_FF_INTERRUPT_CLEAR_04_0_SCR                        GPIO_FF_SCR_04_0
#define GPIO_FF_INTERRUPT_CLEAR_04_0_WORD_COUNT                         0x1
#define GPIO_FF_INTERRUPT_CLEAR_04_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_FF_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 4248 [0x1098]

// Reserved address 4252 [0x109c]

// Reserved address 4256 [0x10a0]

// Reserved address 4260 [0x10a4]

// Reserved address 4264 [0x10a8]

// Reserved address 4268 [0x10ac]

// Reserved address 4272 [0x10b0]

// Reserved address 4276 [0x10b4]

// Reserved address 4280 [0x10b8]

// Reserved address 4284 [0x10bc]

// Reserved address 4288 [0x10c0]

// Reserved address 4292 [0x10c4]

// Reserved address 4296 [0x10c8]

// Reserved address 4300 [0x10cc]

// Reserved address 4304 [0x10d0]

// Reserved address 4308 [0x10d4]

// Reserved address 4312 [0x10d8]

// Reserved address 4316 [0x10dc]

// Reserved address 4320 [0x10e0]

// Reserved address 4324 [0x10e4]

// Reserved address 4328 [0x10e8]

// Reserved address 4332 [0x10ec]

// Reserved address 4336 [0x10f0]

// Reserved address 4340 [0x10f4]

// Reserved address 4344 [0x10f8]

// Reserved address 4348 [0x10fc]

// Register GPIO_FF_INTERRUPT_STATUS_G0_0
#define GPIO_FF_INTERRUPT_STATUS_G0_0                   _MK_ADDR_CONST(0x1100)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G0_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G0_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_STATUS_G1_0
#define GPIO_FF_INTERRUPT_STATUS_G1_0                   _MK_ADDR_CONST(0x1104)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G1_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G1_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_STATUS_G2_0
#define GPIO_FF_INTERRUPT_STATUS_G2_0                   _MK_ADDR_CONST(0x1108)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G2_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G2_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_STATUS_G3_0
#define GPIO_FF_INTERRUPT_STATUS_G3_0                   _MK_ADDR_CONST(0x110c)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G3_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G3_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_STATUS_G4_0
#define GPIO_FF_INTERRUPT_STATUS_G4_0                   _MK_ADDR_CONST(0x1110)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G4_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G4_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_STATUS_G5_0
#define GPIO_FF_INTERRUPT_STATUS_G5_0                   _MK_ADDR_CONST(0x1114)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G5_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G5_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_STATUS_G6_0
#define GPIO_FF_INTERRUPT_STATUS_G6_0                   _MK_ADDR_CONST(0x1118)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G6_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G6_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_FF_INTERRUPT_STATUS_G7_0
#define GPIO_FF_INTERRUPT_STATUS_G7_0                   _MK_ADDR_CONST(0x111c)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_SECURE                    0x0
#define GPIO_FF_INTERRUPT_STATUS_G7_0_SCR                       0
#define GPIO_FF_INTERRUPT_STATUS_G7_0_WORD_COUNT                        0x1
#define GPIO_FF_INTERRUPT_STATUS_G7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x1f, GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                       4:0
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_FF_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 4384 [0x1120]

// Reserved address 4388 [0x1124]

// Reserved address 4392 [0x1128]

// Reserved address 4396 [0x112c]

// Reserved address 4400 [0x1130]

// Reserved address 4404 [0x1134]

// Reserved address 4408 [0x1138]

// Reserved address 4412 [0x113c]

// Reserved address 4416 [0x1140]

// Reserved address 4420 [0x1144]

// Reserved address 4424 [0x1148]

// Reserved address 4428 [0x114c]

// Reserved address 4432 [0x1150]

// Reserved address 4436 [0x1154]

// Reserved address 4440 [0x1158]

// Reserved address 4444 [0x115c]

// Reserved address 4448 [0x1160]

// Reserved address 4452 [0x1164]

// Reserved address 4456 [0x1168]

// Reserved address 4460 [0x116c]

// Reserved address 4464 [0x1170]

// Reserved address 4468 [0x1174]

// Reserved address 4472 [0x1178]

// Reserved address 4476 [0x117c]

// Reserved address 4480 [0x1180]

// Reserved address 4484 [0x1184]

// Reserved address 4488 [0x1188]

// Reserved address 4492 [0x118c]

// Reserved address 4496 [0x1190]

// Reserved address 4500 [0x1194]

// Reserved address 4504 [0x1198]

// Reserved address 4508 [0x119c]

// Reserved address 4512 [0x11a0]

// Reserved address 4516 [0x11a4]

// Reserved address 4520 [0x11a8]

// Reserved address 4524 [0x11ac]

// Reserved address 4528 [0x11b0]

// Reserved address 4532 [0x11b4]

// Reserved address 4536 [0x11b8]

// Reserved address 4540 [0x11bc]

// Reserved address 4544 [0x11c0]

// Reserved address 4548 [0x11c4]

// Reserved address 4552 [0x11c8]

// Reserved address 4556 [0x11cc]

// Reserved address 4560 [0x11d0]

// Reserved address 4564 [0x11d4]

// Reserved address 4568 [0x11d8]

// Reserved address 4572 [0x11dc]

// Reserved address 4576 [0x11e0]

// Reserved address 4580 [0x11e4]

// Reserved address 4584 [0x11e8]

// Reserved address 4588 [0x11ec]

// Reserved address 4592 [0x11f0]

// Reserved address 4596 [0x11f4]

// Reserved address 4600 [0x11f8]

// Reserved address 4604 [0x11fc]

// Register GPIO_S_ENABLE_CONFIG_00_0
#define GPIO_S_ENABLE_CONFIG_00_0                       _MK_ADDR_CONST(0x1200)
#define GPIO_S_ENABLE_CONFIG_00_0_SECURE                        0x0
#define GPIO_S_ENABLE_CONFIG_00_0_SCR                   GPIO_S_SCR_00_0
#define GPIO_S_ENABLE_CONFIG_00_0_WORD_COUNT                    0x1
#define GPIO_S_ENABLE_CONFIG_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_00_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_RANGE                  1:1
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                        0x0
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_S_DEBOUNCE_THRESHOLD_00_0
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0                  _MK_ADDR_CONST(0x1204)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_SECURE                   0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_SCR                      GPIO_S_SCR_00_0
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                       0x1
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_INPUT_00_0
#define GPIO_S_INPUT_00_0                       _MK_ADDR_CONST(0x1208)
#define GPIO_S_INPUT_00_0_SECURE                        0x0
#define GPIO_S_INPUT_00_0_SCR                   GPIO_S_SCR_00_0
#define GPIO_S_INPUT_00_0_WORD_COUNT                    0x1
#define GPIO_S_INPUT_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_INPUT_00_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_INPUT_00_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_S_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_S_INPUT_00_0_GPIO_IN_RANGE                 0:0
#define GPIO_S_INPUT_00_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_S_INPUT_00_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_OUTPUT_CONTROL_00_0
#define GPIO_S_OUTPUT_CONTROL_00_0                      _MK_ADDR_CONST(0x120c)
#define GPIO_S_OUTPUT_CONTROL_00_0_SECURE                       0x0
#define GPIO_S_OUTPUT_CONTROL_00_0_SCR                  GPIO_S_SCR_00_0
#define GPIO_S_OUTPUT_CONTROL_00_0_WORD_COUNT                   0x1
#define GPIO_S_OUTPUT_CONTROL_00_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_00_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_00_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_S_OUTPUT_VALUE_00_0
#define GPIO_S_OUTPUT_VALUE_00_0                        _MK_ADDR_CONST(0x1210)
#define GPIO_S_OUTPUT_VALUE_00_0_SECURE                         0x0
#define GPIO_S_OUTPUT_VALUE_00_0_SCR                    GPIO_S_SCR_00_0
#define GPIO_S_OUTPUT_VALUE_00_0_WORD_COUNT                     0x1
#define GPIO_S_OUTPUT_VALUE_00_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_00_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_00_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_00_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_CLEAR_00_0
#define GPIO_S_INTERRUPT_CLEAR_00_0                     _MK_ADDR_CONST(0x1214)
#define GPIO_S_INTERRUPT_CLEAR_00_0_SECURE                      0x0
#define GPIO_S_INTERRUPT_CLEAR_00_0_SCR                         GPIO_S_SCR_00_0
#define GPIO_S_INTERRUPT_CLEAR_00_0_WORD_COUNT                  0x1
#define GPIO_S_INTERRUPT_CLEAR_00_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 4632 [0x1218]

// Reserved address 4636 [0x121c]

// Register GPIO_S_ENABLE_CONFIG_01_0
#define GPIO_S_ENABLE_CONFIG_01_0                       _MK_ADDR_CONST(0x1220)
#define GPIO_S_ENABLE_CONFIG_01_0_SECURE                        0x0
#define GPIO_S_ENABLE_CONFIG_01_0_SCR                   GPIO_S_SCR_01_0
#define GPIO_S_ENABLE_CONFIG_01_0_WORD_COUNT                    0x1
#define GPIO_S_ENABLE_CONFIG_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_01_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_RANGE                  1:1
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                        0x0
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_S_DEBOUNCE_THRESHOLD_01_0
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0                  _MK_ADDR_CONST(0x1224)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_SECURE                   0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_SCR                      GPIO_S_SCR_01_0
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                       0x1
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_INPUT_01_0
#define GPIO_S_INPUT_01_0                       _MK_ADDR_CONST(0x1228)
#define GPIO_S_INPUT_01_0_SECURE                        0x0
#define GPIO_S_INPUT_01_0_SCR                   GPIO_S_SCR_01_0
#define GPIO_S_INPUT_01_0_WORD_COUNT                    0x1
#define GPIO_S_INPUT_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_INPUT_01_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_INPUT_01_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_S_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_S_INPUT_01_0_GPIO_IN_RANGE                 0:0
#define GPIO_S_INPUT_01_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_S_INPUT_01_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_OUTPUT_CONTROL_01_0
#define GPIO_S_OUTPUT_CONTROL_01_0                      _MK_ADDR_CONST(0x122c)
#define GPIO_S_OUTPUT_CONTROL_01_0_SECURE                       0x0
#define GPIO_S_OUTPUT_CONTROL_01_0_SCR                  GPIO_S_SCR_01_0
#define GPIO_S_OUTPUT_CONTROL_01_0_WORD_COUNT                   0x1
#define GPIO_S_OUTPUT_CONTROL_01_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_01_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_01_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_S_OUTPUT_VALUE_01_0
#define GPIO_S_OUTPUT_VALUE_01_0                        _MK_ADDR_CONST(0x1230)
#define GPIO_S_OUTPUT_VALUE_01_0_SECURE                         0x0
#define GPIO_S_OUTPUT_VALUE_01_0_SCR                    GPIO_S_SCR_01_0
#define GPIO_S_OUTPUT_VALUE_01_0_WORD_COUNT                     0x1
#define GPIO_S_OUTPUT_VALUE_01_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_01_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_01_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_01_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_CLEAR_01_0
#define GPIO_S_INTERRUPT_CLEAR_01_0                     _MK_ADDR_CONST(0x1234)
#define GPIO_S_INTERRUPT_CLEAR_01_0_SECURE                      0x0
#define GPIO_S_INTERRUPT_CLEAR_01_0_SCR                         GPIO_S_SCR_01_0
#define GPIO_S_INTERRUPT_CLEAR_01_0_WORD_COUNT                  0x1
#define GPIO_S_INTERRUPT_CLEAR_01_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 4664 [0x1238]

// Reserved address 4668 [0x123c]

// Register GPIO_S_ENABLE_CONFIG_02_0
#define GPIO_S_ENABLE_CONFIG_02_0                       _MK_ADDR_CONST(0x1240)
#define GPIO_S_ENABLE_CONFIG_02_0_SECURE                        0x0
#define GPIO_S_ENABLE_CONFIG_02_0_SCR                   GPIO_S_SCR_02_0
#define GPIO_S_ENABLE_CONFIG_02_0_WORD_COUNT                    0x1
#define GPIO_S_ENABLE_CONFIG_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_02_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_RANGE                  1:1
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                        0x0
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_S_DEBOUNCE_THRESHOLD_02_0
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0                  _MK_ADDR_CONST(0x1244)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_SECURE                   0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_SCR                      GPIO_S_SCR_02_0
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                       0x1
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_INPUT_02_0
#define GPIO_S_INPUT_02_0                       _MK_ADDR_CONST(0x1248)
#define GPIO_S_INPUT_02_0_SECURE                        0x0
#define GPIO_S_INPUT_02_0_SCR                   GPIO_S_SCR_02_0
#define GPIO_S_INPUT_02_0_WORD_COUNT                    0x1
#define GPIO_S_INPUT_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_INPUT_02_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_INPUT_02_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_S_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_S_INPUT_02_0_GPIO_IN_RANGE                 0:0
#define GPIO_S_INPUT_02_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_S_INPUT_02_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_OUTPUT_CONTROL_02_0
#define GPIO_S_OUTPUT_CONTROL_02_0                      _MK_ADDR_CONST(0x124c)
#define GPIO_S_OUTPUT_CONTROL_02_0_SECURE                       0x0
#define GPIO_S_OUTPUT_CONTROL_02_0_SCR                  GPIO_S_SCR_02_0
#define GPIO_S_OUTPUT_CONTROL_02_0_WORD_COUNT                   0x1
#define GPIO_S_OUTPUT_CONTROL_02_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_02_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_02_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_S_OUTPUT_VALUE_02_0
#define GPIO_S_OUTPUT_VALUE_02_0                        _MK_ADDR_CONST(0x1250)
#define GPIO_S_OUTPUT_VALUE_02_0_SECURE                         0x0
#define GPIO_S_OUTPUT_VALUE_02_0_SCR                    GPIO_S_SCR_02_0
#define GPIO_S_OUTPUT_VALUE_02_0_WORD_COUNT                     0x1
#define GPIO_S_OUTPUT_VALUE_02_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_02_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_02_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_02_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_CLEAR_02_0
#define GPIO_S_INTERRUPT_CLEAR_02_0                     _MK_ADDR_CONST(0x1254)
#define GPIO_S_INTERRUPT_CLEAR_02_0_SECURE                      0x0
#define GPIO_S_INTERRUPT_CLEAR_02_0_SCR                         GPIO_S_SCR_02_0
#define GPIO_S_INTERRUPT_CLEAR_02_0_WORD_COUNT                  0x1
#define GPIO_S_INTERRUPT_CLEAR_02_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 4696 [0x1258]

// Reserved address 4700 [0x125c]

// Register GPIO_S_ENABLE_CONFIG_03_0
#define GPIO_S_ENABLE_CONFIG_03_0                       _MK_ADDR_CONST(0x1260)
#define GPIO_S_ENABLE_CONFIG_03_0_SECURE                        0x0
#define GPIO_S_ENABLE_CONFIG_03_0_SCR                   GPIO_S_SCR_03_0
#define GPIO_S_ENABLE_CONFIG_03_0_WORD_COUNT                    0x1
#define GPIO_S_ENABLE_CONFIG_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_03_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_SHIFT)
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_RANGE                  1:1
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_WOFFSET                        0x0
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_S_DEBOUNCE_THRESHOLD_03_0
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0                  _MK_ADDR_CONST(0x1264)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_SECURE                   0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_SCR                      GPIO_S_SCR_03_0
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_WORD_COUNT                       0x1
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_INPUT_03_0
#define GPIO_S_INPUT_03_0                       _MK_ADDR_CONST(0x1268)
#define GPIO_S_INPUT_03_0_SECURE                        0x0
#define GPIO_S_INPUT_03_0_SCR                   GPIO_S_SCR_03_0
#define GPIO_S_INPUT_03_0_WORD_COUNT                    0x1
#define GPIO_S_INPUT_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_INPUT_03_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_INPUT_03_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_S_INPUT_03_0_GPIO_IN_SHIFT)
#define GPIO_S_INPUT_03_0_GPIO_IN_RANGE                 0:0
#define GPIO_S_INPUT_03_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_S_INPUT_03_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_03_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_OUTPUT_CONTROL_03_0
#define GPIO_S_OUTPUT_CONTROL_03_0                      _MK_ADDR_CONST(0x126c)
#define GPIO_S_OUTPUT_CONTROL_03_0_SECURE                       0x0
#define GPIO_S_OUTPUT_CONTROL_03_0_SCR                  GPIO_S_SCR_03_0
#define GPIO_S_OUTPUT_CONTROL_03_0_WORD_COUNT                   0x1
#define GPIO_S_OUTPUT_CONTROL_03_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_03_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_03_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_03_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_S_OUTPUT_VALUE_03_0
#define GPIO_S_OUTPUT_VALUE_03_0                        _MK_ADDR_CONST(0x1270)
#define GPIO_S_OUTPUT_VALUE_03_0_SECURE                         0x0
#define GPIO_S_OUTPUT_VALUE_03_0_SCR                    GPIO_S_SCR_03_0
#define GPIO_S_OUTPUT_VALUE_03_0_WORD_COUNT                     0x1
#define GPIO_S_OUTPUT_VALUE_03_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_03_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_03_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_03_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_03_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_03_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_CLEAR_03_0
#define GPIO_S_INTERRUPT_CLEAR_03_0                     _MK_ADDR_CONST(0x1274)
#define GPIO_S_INTERRUPT_CLEAR_03_0_SECURE                      0x0
#define GPIO_S_INTERRUPT_CLEAR_03_0_SCR                         GPIO_S_SCR_03_0
#define GPIO_S_INTERRUPT_CLEAR_03_0_WORD_COUNT                  0x1
#define GPIO_S_INTERRUPT_CLEAR_03_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_03_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 4728 [0x1278]

// Reserved address 4732 [0x127c]

// Register GPIO_S_ENABLE_CONFIG_04_0
#define GPIO_S_ENABLE_CONFIG_04_0                       _MK_ADDR_CONST(0x1280)
#define GPIO_S_ENABLE_CONFIG_04_0_SECURE                        0x0
#define GPIO_S_ENABLE_CONFIG_04_0_SCR                   GPIO_S_SCR_04_0
#define GPIO_S_ENABLE_CONFIG_04_0_WORD_COUNT                    0x1
#define GPIO_S_ENABLE_CONFIG_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_04_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_SHIFT)
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_RANGE                  1:1
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_WOFFSET                        0x0
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_S_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_S_DEBOUNCE_THRESHOLD_04_0
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0                  _MK_ADDR_CONST(0x1284)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_SECURE                   0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_SCR                      GPIO_S_SCR_04_0
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_WORD_COUNT                       0x1
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_INPUT_04_0
#define GPIO_S_INPUT_04_0                       _MK_ADDR_CONST(0x1288)
#define GPIO_S_INPUT_04_0_SECURE                        0x0
#define GPIO_S_INPUT_04_0_SCR                   GPIO_S_SCR_04_0
#define GPIO_S_INPUT_04_0_WORD_COUNT                    0x1
#define GPIO_S_INPUT_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_INPUT_04_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_S_INPUT_04_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_S_INPUT_04_0_GPIO_IN_SHIFT)
#define GPIO_S_INPUT_04_0_GPIO_IN_RANGE                 0:0
#define GPIO_S_INPUT_04_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_S_INPUT_04_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_S_INPUT_04_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_S_OUTPUT_CONTROL_04_0
#define GPIO_S_OUTPUT_CONTROL_04_0                      _MK_ADDR_CONST(0x128c)
#define GPIO_S_OUTPUT_CONTROL_04_0_SECURE                       0x0
#define GPIO_S_OUTPUT_CONTROL_04_0_SCR                  GPIO_S_SCR_04_0
#define GPIO_S_OUTPUT_CONTROL_04_0_WORD_COUNT                   0x1
#define GPIO_S_OUTPUT_CONTROL_04_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_04_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_04_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_04_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_S_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_S_OUTPUT_VALUE_04_0
#define GPIO_S_OUTPUT_VALUE_04_0                        _MK_ADDR_CONST(0x1290)
#define GPIO_S_OUTPUT_VALUE_04_0_SECURE                         0x0
#define GPIO_S_OUTPUT_VALUE_04_0_SCR                    GPIO_S_SCR_04_0
#define GPIO_S_OUTPUT_VALUE_04_0_WORD_COUNT                     0x1
#define GPIO_S_OUTPUT_VALUE_04_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_04_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_04_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_04_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_04_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_04_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_CLEAR_04_0
#define GPIO_S_INTERRUPT_CLEAR_04_0                     _MK_ADDR_CONST(0x1294)
#define GPIO_S_INTERRUPT_CLEAR_04_0_SECURE                      0x0
#define GPIO_S_INTERRUPT_CLEAR_04_0_SCR                         GPIO_S_SCR_04_0
#define GPIO_S_INTERRUPT_CLEAR_04_0_WORD_COUNT                  0x1
#define GPIO_S_INTERRUPT_CLEAR_04_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_04_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_S_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 4760 [0x1298]

// Reserved address 4764 [0x129c]

// Reserved address 4768 [0x12a0]

// Reserved address 4772 [0x12a4]

// Reserved address 4776 [0x12a8]

// Reserved address 4780 [0x12ac]

// Reserved address 4784 [0x12b0]

// Reserved address 4788 [0x12b4]

// Reserved address 4792 [0x12b8]

// Reserved address 4796 [0x12bc]

// Reserved address 4800 [0x12c0]

// Reserved address 4804 [0x12c4]

// Reserved address 4808 [0x12c8]

// Reserved address 4812 [0x12cc]

// Reserved address 4816 [0x12d0]

// Reserved address 4820 [0x12d4]

// Reserved address 4824 [0x12d8]

// Reserved address 4828 [0x12dc]

// Reserved address 4832 [0x12e0]

// Reserved address 4836 [0x12e4]

// Reserved address 4840 [0x12e8]

// Reserved address 4844 [0x12ec]

// Reserved address 4848 [0x12f0]

// Reserved address 4852 [0x12f4]

// Reserved address 4856 [0x12f8]

// Reserved address 4860 [0x12fc]

// Register GPIO_S_INTERRUPT_STATUS_G0_0
#define GPIO_S_INTERRUPT_STATUS_G0_0                    _MK_ADDR_CONST(0x1300)
#define GPIO_S_INTERRUPT_STATUS_G0_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G0_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G0_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G0_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G0_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_STATUS_G1_0
#define GPIO_S_INTERRUPT_STATUS_G1_0                    _MK_ADDR_CONST(0x1304)
#define GPIO_S_INTERRUPT_STATUS_G1_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G1_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G1_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G1_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G1_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_STATUS_G2_0
#define GPIO_S_INTERRUPT_STATUS_G2_0                    _MK_ADDR_CONST(0x1308)
#define GPIO_S_INTERRUPT_STATUS_G2_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G2_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G2_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G2_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G2_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G2_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_STATUS_G3_0
#define GPIO_S_INTERRUPT_STATUS_G3_0                    _MK_ADDR_CONST(0x130c)
#define GPIO_S_INTERRUPT_STATUS_G3_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G3_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G3_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G3_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G3_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G3_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_STATUS_G4_0
#define GPIO_S_INTERRUPT_STATUS_G4_0                    _MK_ADDR_CONST(0x1310)
#define GPIO_S_INTERRUPT_STATUS_G4_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G4_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G4_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G4_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G4_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G4_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_STATUS_G5_0
#define GPIO_S_INTERRUPT_STATUS_G5_0                    _MK_ADDR_CONST(0x1314)
#define GPIO_S_INTERRUPT_STATUS_G5_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G5_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G5_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G5_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G5_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G5_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_STATUS_G6_0
#define GPIO_S_INTERRUPT_STATUS_G6_0                    _MK_ADDR_CONST(0x1318)
#define GPIO_S_INTERRUPT_STATUS_G6_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G6_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G6_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G6_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G6_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G6_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_S_INTERRUPT_STATUS_G7_0
#define GPIO_S_INTERRUPT_STATUS_G7_0                    _MK_ADDR_CONST(0x131c)
#define GPIO_S_INTERRUPT_STATUS_G7_0_SECURE                     0x0
#define GPIO_S_INTERRUPT_STATUS_G7_0_SCR                        0
#define GPIO_S_INTERRUPT_STATUS_G7_0_WORD_COUNT                         0x1
#define GPIO_S_INTERRUPT_STATUS_G7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G7_0_RESET_MASK                         _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G7_0_READ_MASK                  _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G7_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x1f, GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                        4:0
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_S_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 4896 [0x1320]

// Reserved address 4900 [0x1324]

// Reserved address 4904 [0x1328]

// Reserved address 4908 [0x132c]

// Reserved address 4912 [0x1330]

// Reserved address 4916 [0x1334]

// Reserved address 4920 [0x1338]

// Reserved address 4924 [0x133c]

// Reserved address 4928 [0x1340]

// Reserved address 4932 [0x1344]

// Reserved address 4936 [0x1348]

// Reserved address 4940 [0x134c]

// Reserved address 4944 [0x1350]

// Reserved address 4948 [0x1354]

// Reserved address 4952 [0x1358]

// Reserved address 4956 [0x135c]

// Reserved address 4960 [0x1360]

// Reserved address 4964 [0x1364]

// Reserved address 4968 [0x1368]

// Reserved address 4972 [0x136c]

// Reserved address 4976 [0x1370]

// Reserved address 4980 [0x1374]

// Reserved address 4984 [0x1378]

// Reserved address 4988 [0x137c]

// Reserved address 4992 [0x1380]

// Reserved address 4996 [0x1384]

// Reserved address 5000 [0x1388]

// Reserved address 5004 [0x138c]

// Reserved address 5008 [0x1390]

// Reserved address 5012 [0x1394]

// Reserved address 5016 [0x1398]

// Reserved address 5020 [0x139c]

// Reserved address 5024 [0x13a0]

// Reserved address 5028 [0x13a4]

// Reserved address 5032 [0x13a8]

// Reserved address 5036 [0x13ac]

// Reserved address 5040 [0x13b0]

// Reserved address 5044 [0x13b4]

// Reserved address 5048 [0x13b8]

// Reserved address 5052 [0x13bc]

// Reserved address 5056 [0x13c0]

// Reserved address 5060 [0x13c4]

// Reserved address 5064 [0x13c8]

// Reserved address 5068 [0x13cc]

// Reserved address 5072 [0x13d0]

// Reserved address 5076 [0x13d4]

// Reserved address 5080 [0x13d8]

// Reserved address 5084 [0x13dc]

// Reserved address 5088 [0x13e0]

// Reserved address 5092 [0x13e4]

// Reserved address 5096 [0x13e8]

// Reserved address 5100 [0x13ec]

// Reserved address 5104 [0x13f0]

// Reserved address 5108 [0x13f4]

// Reserved address 5112 [0x13f8]

// Reserved address 5116 [0x13fc]

// Register GPIO_U_ENABLE_CONFIG_00_0
#define GPIO_U_ENABLE_CONFIG_00_0                       _MK_ADDR_CONST(0x1400)
#define GPIO_U_ENABLE_CONFIG_00_0_SECURE                        0x0
#define GPIO_U_ENABLE_CONFIG_00_0_SCR                   GPIO_U_SCR_00_0
#define GPIO_U_ENABLE_CONFIG_00_0_WORD_COUNT                    0x1
#define GPIO_U_ENABLE_CONFIG_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_00_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_RANGE                  1:1
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                        0x0
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_U_DEBOUNCE_THRESHOLD_00_0
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0                  _MK_ADDR_CONST(0x1404)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_SECURE                   0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_SCR                      GPIO_U_SCR_00_0
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                       0x1
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_INPUT_00_0
#define GPIO_U_INPUT_00_0                       _MK_ADDR_CONST(0x1408)
#define GPIO_U_INPUT_00_0_SECURE                        0x0
#define GPIO_U_INPUT_00_0_SCR                   GPIO_U_SCR_00_0
#define GPIO_U_INPUT_00_0_WORD_COUNT                    0x1
#define GPIO_U_INPUT_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_INPUT_00_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_INPUT_00_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_U_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_U_INPUT_00_0_GPIO_IN_RANGE                 0:0
#define GPIO_U_INPUT_00_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_U_INPUT_00_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_OUTPUT_CONTROL_00_0
#define GPIO_U_OUTPUT_CONTROL_00_0                      _MK_ADDR_CONST(0x140c)
#define GPIO_U_OUTPUT_CONTROL_00_0_SECURE                       0x0
#define GPIO_U_OUTPUT_CONTROL_00_0_SCR                  GPIO_U_SCR_00_0
#define GPIO_U_OUTPUT_CONTROL_00_0_WORD_COUNT                   0x1
#define GPIO_U_OUTPUT_CONTROL_00_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_00_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_00_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_U_OUTPUT_VALUE_00_0
#define GPIO_U_OUTPUT_VALUE_00_0                        _MK_ADDR_CONST(0x1410)
#define GPIO_U_OUTPUT_VALUE_00_0_SECURE                         0x0
#define GPIO_U_OUTPUT_VALUE_00_0_SCR                    GPIO_U_SCR_00_0
#define GPIO_U_OUTPUT_VALUE_00_0_WORD_COUNT                     0x1
#define GPIO_U_OUTPUT_VALUE_00_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_00_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_00_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_00_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_CLEAR_00_0
#define GPIO_U_INTERRUPT_CLEAR_00_0                     _MK_ADDR_CONST(0x1414)
#define GPIO_U_INTERRUPT_CLEAR_00_0_SECURE                      0x0
#define GPIO_U_INTERRUPT_CLEAR_00_0_SCR                         GPIO_U_SCR_00_0
#define GPIO_U_INTERRUPT_CLEAR_00_0_WORD_COUNT                  0x1
#define GPIO_U_INTERRUPT_CLEAR_00_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 5144 [0x1418]

// Reserved address 5148 [0x141c]

// Register GPIO_U_ENABLE_CONFIG_01_0
#define GPIO_U_ENABLE_CONFIG_01_0                       _MK_ADDR_CONST(0x1420)
#define GPIO_U_ENABLE_CONFIG_01_0_SECURE                        0x0
#define GPIO_U_ENABLE_CONFIG_01_0_SCR                   GPIO_U_SCR_01_0
#define GPIO_U_ENABLE_CONFIG_01_0_WORD_COUNT                    0x1
#define GPIO_U_ENABLE_CONFIG_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_01_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_RANGE                  1:1
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                        0x0
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_U_DEBOUNCE_THRESHOLD_01_0
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0                  _MK_ADDR_CONST(0x1424)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_SECURE                   0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_SCR                      GPIO_U_SCR_01_0
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                       0x1
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_INPUT_01_0
#define GPIO_U_INPUT_01_0                       _MK_ADDR_CONST(0x1428)
#define GPIO_U_INPUT_01_0_SECURE                        0x0
#define GPIO_U_INPUT_01_0_SCR                   GPIO_U_SCR_01_0
#define GPIO_U_INPUT_01_0_WORD_COUNT                    0x1
#define GPIO_U_INPUT_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_INPUT_01_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_INPUT_01_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_U_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_U_INPUT_01_0_GPIO_IN_RANGE                 0:0
#define GPIO_U_INPUT_01_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_U_INPUT_01_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_OUTPUT_CONTROL_01_0
#define GPIO_U_OUTPUT_CONTROL_01_0                      _MK_ADDR_CONST(0x142c)
#define GPIO_U_OUTPUT_CONTROL_01_0_SECURE                       0x0
#define GPIO_U_OUTPUT_CONTROL_01_0_SCR                  GPIO_U_SCR_01_0
#define GPIO_U_OUTPUT_CONTROL_01_0_WORD_COUNT                   0x1
#define GPIO_U_OUTPUT_CONTROL_01_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_01_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_01_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_U_OUTPUT_VALUE_01_0
#define GPIO_U_OUTPUT_VALUE_01_0                        _MK_ADDR_CONST(0x1430)
#define GPIO_U_OUTPUT_VALUE_01_0_SECURE                         0x0
#define GPIO_U_OUTPUT_VALUE_01_0_SCR                    GPIO_U_SCR_01_0
#define GPIO_U_OUTPUT_VALUE_01_0_WORD_COUNT                     0x1
#define GPIO_U_OUTPUT_VALUE_01_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_01_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_01_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_01_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_CLEAR_01_0
#define GPIO_U_INTERRUPT_CLEAR_01_0                     _MK_ADDR_CONST(0x1434)
#define GPIO_U_INTERRUPT_CLEAR_01_0_SECURE                      0x0
#define GPIO_U_INTERRUPT_CLEAR_01_0_SCR                         GPIO_U_SCR_01_0
#define GPIO_U_INTERRUPT_CLEAR_01_0_WORD_COUNT                  0x1
#define GPIO_U_INTERRUPT_CLEAR_01_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 5176 [0x1438]

// Reserved address 5180 [0x143c]

// Register GPIO_U_ENABLE_CONFIG_02_0
#define GPIO_U_ENABLE_CONFIG_02_0                       _MK_ADDR_CONST(0x1440)
#define GPIO_U_ENABLE_CONFIG_02_0_SECURE                        0x0
#define GPIO_U_ENABLE_CONFIG_02_0_SCR                   GPIO_U_SCR_02_0
#define GPIO_U_ENABLE_CONFIG_02_0_WORD_COUNT                    0x1
#define GPIO_U_ENABLE_CONFIG_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_02_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_RANGE                  1:1
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                        0x0
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_U_DEBOUNCE_THRESHOLD_02_0
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0                  _MK_ADDR_CONST(0x1444)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_SECURE                   0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_SCR                      GPIO_U_SCR_02_0
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                       0x1
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_INPUT_02_0
#define GPIO_U_INPUT_02_0                       _MK_ADDR_CONST(0x1448)
#define GPIO_U_INPUT_02_0_SECURE                        0x0
#define GPIO_U_INPUT_02_0_SCR                   GPIO_U_SCR_02_0
#define GPIO_U_INPUT_02_0_WORD_COUNT                    0x1
#define GPIO_U_INPUT_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_INPUT_02_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_INPUT_02_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_U_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_U_INPUT_02_0_GPIO_IN_RANGE                 0:0
#define GPIO_U_INPUT_02_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_U_INPUT_02_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_OUTPUT_CONTROL_02_0
#define GPIO_U_OUTPUT_CONTROL_02_0                      _MK_ADDR_CONST(0x144c)
#define GPIO_U_OUTPUT_CONTROL_02_0_SECURE                       0x0
#define GPIO_U_OUTPUT_CONTROL_02_0_SCR                  GPIO_U_SCR_02_0
#define GPIO_U_OUTPUT_CONTROL_02_0_WORD_COUNT                   0x1
#define GPIO_U_OUTPUT_CONTROL_02_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_02_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_02_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_U_OUTPUT_VALUE_02_0
#define GPIO_U_OUTPUT_VALUE_02_0                        _MK_ADDR_CONST(0x1450)
#define GPIO_U_OUTPUT_VALUE_02_0_SECURE                         0x0
#define GPIO_U_OUTPUT_VALUE_02_0_SCR                    GPIO_U_SCR_02_0
#define GPIO_U_OUTPUT_VALUE_02_0_WORD_COUNT                     0x1
#define GPIO_U_OUTPUT_VALUE_02_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_02_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_02_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_02_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_CLEAR_02_0
#define GPIO_U_INTERRUPT_CLEAR_02_0                     _MK_ADDR_CONST(0x1454)
#define GPIO_U_INTERRUPT_CLEAR_02_0_SECURE                      0x0
#define GPIO_U_INTERRUPT_CLEAR_02_0_SCR                         GPIO_U_SCR_02_0
#define GPIO_U_INTERRUPT_CLEAR_02_0_WORD_COUNT                  0x1
#define GPIO_U_INTERRUPT_CLEAR_02_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 5208 [0x1458]

// Reserved address 5212 [0x145c]

// Register GPIO_U_ENABLE_CONFIG_03_0
#define GPIO_U_ENABLE_CONFIG_03_0                       _MK_ADDR_CONST(0x1460)
#define GPIO_U_ENABLE_CONFIG_03_0_SECURE                        0x0
#define GPIO_U_ENABLE_CONFIG_03_0_SCR                   GPIO_U_SCR_03_0
#define GPIO_U_ENABLE_CONFIG_03_0_WORD_COUNT                    0x1
#define GPIO_U_ENABLE_CONFIG_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_03_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_SHIFT)
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_RANGE                  1:1
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_WOFFSET                        0x0
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_U_DEBOUNCE_THRESHOLD_03_0
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0                  _MK_ADDR_CONST(0x1464)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_SECURE                   0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_SCR                      GPIO_U_SCR_03_0
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_WORD_COUNT                       0x1
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_INPUT_03_0
#define GPIO_U_INPUT_03_0                       _MK_ADDR_CONST(0x1468)
#define GPIO_U_INPUT_03_0_SECURE                        0x0
#define GPIO_U_INPUT_03_0_SCR                   GPIO_U_SCR_03_0
#define GPIO_U_INPUT_03_0_WORD_COUNT                    0x1
#define GPIO_U_INPUT_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_INPUT_03_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_INPUT_03_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_U_INPUT_03_0_GPIO_IN_SHIFT)
#define GPIO_U_INPUT_03_0_GPIO_IN_RANGE                 0:0
#define GPIO_U_INPUT_03_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_U_INPUT_03_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_03_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_OUTPUT_CONTROL_03_0
#define GPIO_U_OUTPUT_CONTROL_03_0                      _MK_ADDR_CONST(0x146c)
#define GPIO_U_OUTPUT_CONTROL_03_0_SECURE                       0x0
#define GPIO_U_OUTPUT_CONTROL_03_0_SCR                  GPIO_U_SCR_03_0
#define GPIO_U_OUTPUT_CONTROL_03_0_WORD_COUNT                   0x1
#define GPIO_U_OUTPUT_CONTROL_03_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_03_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_03_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_03_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_U_OUTPUT_VALUE_03_0
#define GPIO_U_OUTPUT_VALUE_03_0                        _MK_ADDR_CONST(0x1470)
#define GPIO_U_OUTPUT_VALUE_03_0_SECURE                         0x0
#define GPIO_U_OUTPUT_VALUE_03_0_SCR                    GPIO_U_SCR_03_0
#define GPIO_U_OUTPUT_VALUE_03_0_WORD_COUNT                     0x1
#define GPIO_U_OUTPUT_VALUE_03_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_03_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_03_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_03_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_03_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_03_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_CLEAR_03_0
#define GPIO_U_INTERRUPT_CLEAR_03_0                     _MK_ADDR_CONST(0x1474)
#define GPIO_U_INTERRUPT_CLEAR_03_0_SECURE                      0x0
#define GPIO_U_INTERRUPT_CLEAR_03_0_SCR                         GPIO_U_SCR_03_0
#define GPIO_U_INTERRUPT_CLEAR_03_0_WORD_COUNT                  0x1
#define GPIO_U_INTERRUPT_CLEAR_03_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_03_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 5240 [0x1478]

// Reserved address 5244 [0x147c]

// Register GPIO_U_ENABLE_CONFIG_04_0
#define GPIO_U_ENABLE_CONFIG_04_0                       _MK_ADDR_CONST(0x1480)
#define GPIO_U_ENABLE_CONFIG_04_0_SECURE                        0x0
#define GPIO_U_ENABLE_CONFIG_04_0_SCR                   GPIO_U_SCR_04_0
#define GPIO_U_ENABLE_CONFIG_04_0_WORD_COUNT                    0x1
#define GPIO_U_ENABLE_CONFIG_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_04_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_SHIFT)
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_RANGE                  1:1
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_WOFFSET                        0x0
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_U_DEBOUNCE_THRESHOLD_04_0
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0                  _MK_ADDR_CONST(0x1484)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_SECURE                   0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_SCR                      GPIO_U_SCR_04_0
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_WORD_COUNT                       0x1
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_INPUT_04_0
#define GPIO_U_INPUT_04_0                       _MK_ADDR_CONST(0x1488)
#define GPIO_U_INPUT_04_0_SECURE                        0x0
#define GPIO_U_INPUT_04_0_SCR                   GPIO_U_SCR_04_0
#define GPIO_U_INPUT_04_0_WORD_COUNT                    0x1
#define GPIO_U_INPUT_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_INPUT_04_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_INPUT_04_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_U_INPUT_04_0_GPIO_IN_SHIFT)
#define GPIO_U_INPUT_04_0_GPIO_IN_RANGE                 0:0
#define GPIO_U_INPUT_04_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_U_INPUT_04_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_04_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_OUTPUT_CONTROL_04_0
#define GPIO_U_OUTPUT_CONTROL_04_0                      _MK_ADDR_CONST(0x148c)
#define GPIO_U_OUTPUT_CONTROL_04_0_SECURE                       0x0
#define GPIO_U_OUTPUT_CONTROL_04_0_SCR                  GPIO_U_SCR_04_0
#define GPIO_U_OUTPUT_CONTROL_04_0_WORD_COUNT                   0x1
#define GPIO_U_OUTPUT_CONTROL_04_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_04_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_04_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_04_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_U_OUTPUT_VALUE_04_0
#define GPIO_U_OUTPUT_VALUE_04_0                        _MK_ADDR_CONST(0x1490)
#define GPIO_U_OUTPUT_VALUE_04_0_SECURE                         0x0
#define GPIO_U_OUTPUT_VALUE_04_0_SCR                    GPIO_U_SCR_04_0
#define GPIO_U_OUTPUT_VALUE_04_0_WORD_COUNT                     0x1
#define GPIO_U_OUTPUT_VALUE_04_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_04_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_04_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_04_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_04_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_04_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_CLEAR_04_0
#define GPIO_U_INTERRUPT_CLEAR_04_0                     _MK_ADDR_CONST(0x1494)
#define GPIO_U_INTERRUPT_CLEAR_04_0_SECURE                      0x0
#define GPIO_U_INTERRUPT_CLEAR_04_0_SCR                         GPIO_U_SCR_04_0
#define GPIO_U_INTERRUPT_CLEAR_04_0_WORD_COUNT                  0x1
#define GPIO_U_INTERRUPT_CLEAR_04_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_04_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 5272 [0x1498]

// Reserved address 5276 [0x149c]

// Register GPIO_U_ENABLE_CONFIG_05_0
#define GPIO_U_ENABLE_CONFIG_05_0                       _MK_ADDR_CONST(0x14a0)
#define GPIO_U_ENABLE_CONFIG_05_0_SECURE                        0x0
#define GPIO_U_ENABLE_CONFIG_05_0_SCR                   GPIO_U_SCR_05_0
#define GPIO_U_ENABLE_CONFIG_05_0_WORD_COUNT                    0x1
#define GPIO_U_ENABLE_CONFIG_05_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_05_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_05_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_SHIFT)
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_RANGE                  1:1
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_WOFFSET                        0x0
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_U_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_U_DEBOUNCE_THRESHOLD_05_0
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0                  _MK_ADDR_CONST(0x14a4)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_SECURE                   0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_SCR                      GPIO_U_SCR_05_0
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_WORD_COUNT                       0x1
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_INPUT_05_0
#define GPIO_U_INPUT_05_0                       _MK_ADDR_CONST(0x14a8)
#define GPIO_U_INPUT_05_0_SECURE                        0x0
#define GPIO_U_INPUT_05_0_SCR                   GPIO_U_SCR_05_0
#define GPIO_U_INPUT_05_0_WORD_COUNT                    0x1
#define GPIO_U_INPUT_05_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_INPUT_05_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_U_INPUT_05_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_U_INPUT_05_0_GPIO_IN_SHIFT)
#define GPIO_U_INPUT_05_0_GPIO_IN_RANGE                 0:0
#define GPIO_U_INPUT_05_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_U_INPUT_05_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_U_INPUT_05_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_U_OUTPUT_CONTROL_05_0
#define GPIO_U_OUTPUT_CONTROL_05_0                      _MK_ADDR_CONST(0x14ac)
#define GPIO_U_OUTPUT_CONTROL_05_0_SECURE                       0x0
#define GPIO_U_OUTPUT_CONTROL_05_0_SCR                  GPIO_U_SCR_05_0
#define GPIO_U_OUTPUT_CONTROL_05_0_WORD_COUNT                   0x1
#define GPIO_U_OUTPUT_CONTROL_05_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_05_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_05_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_05_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_05_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_05_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_U_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_U_OUTPUT_VALUE_05_0
#define GPIO_U_OUTPUT_VALUE_05_0                        _MK_ADDR_CONST(0x14b0)
#define GPIO_U_OUTPUT_VALUE_05_0_SECURE                         0x0
#define GPIO_U_OUTPUT_VALUE_05_0_SCR                    GPIO_U_SCR_05_0
#define GPIO_U_OUTPUT_VALUE_05_0_WORD_COUNT                     0x1
#define GPIO_U_OUTPUT_VALUE_05_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_05_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_05_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_05_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_05_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_05_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_CLEAR_05_0
#define GPIO_U_INTERRUPT_CLEAR_05_0                     _MK_ADDR_CONST(0x14b4)
#define GPIO_U_INTERRUPT_CLEAR_05_0_SECURE                      0x0
#define GPIO_U_INTERRUPT_CLEAR_05_0_SCR                         GPIO_U_SCR_05_0
#define GPIO_U_INTERRUPT_CLEAR_05_0_WORD_COUNT                  0x1
#define GPIO_U_INTERRUPT_CLEAR_05_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_05_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_05_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_U_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 5304 [0x14b8]

// Reserved address 5308 [0x14bc]

// Reserved address 5312 [0x14c0]

// Reserved address 5316 [0x14c4]

// Reserved address 5320 [0x14c8]

// Reserved address 5324 [0x14cc]

// Reserved address 5328 [0x14d0]

// Reserved address 5332 [0x14d4]

// Reserved address 5336 [0x14d8]

// Reserved address 5340 [0x14dc]

// Reserved address 5344 [0x14e0]

// Reserved address 5348 [0x14e4]

// Reserved address 5352 [0x14e8]

// Reserved address 5356 [0x14ec]

// Reserved address 5360 [0x14f0]

// Reserved address 5364 [0x14f4]

// Reserved address 5368 [0x14f8]

// Reserved address 5372 [0x14fc]

// Register GPIO_U_INTERRUPT_STATUS_G0_0
#define GPIO_U_INTERRUPT_STATUS_G0_0                    _MK_ADDR_CONST(0x1500)
#define GPIO_U_INTERRUPT_STATUS_G0_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G0_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G0_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G0_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G0_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_STATUS_G1_0
#define GPIO_U_INTERRUPT_STATUS_G1_0                    _MK_ADDR_CONST(0x1504)
#define GPIO_U_INTERRUPT_STATUS_G1_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G1_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G1_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G1_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G1_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_STATUS_G2_0
#define GPIO_U_INTERRUPT_STATUS_G2_0                    _MK_ADDR_CONST(0x1508)
#define GPIO_U_INTERRUPT_STATUS_G2_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G2_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G2_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G2_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G2_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G2_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_STATUS_G3_0
#define GPIO_U_INTERRUPT_STATUS_G3_0                    _MK_ADDR_CONST(0x150c)
#define GPIO_U_INTERRUPT_STATUS_G3_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G3_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G3_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G3_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G3_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G3_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_STATUS_G4_0
#define GPIO_U_INTERRUPT_STATUS_G4_0                    _MK_ADDR_CONST(0x1510)
#define GPIO_U_INTERRUPT_STATUS_G4_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G4_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G4_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G4_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G4_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G4_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_STATUS_G5_0
#define GPIO_U_INTERRUPT_STATUS_G5_0                    _MK_ADDR_CONST(0x1514)
#define GPIO_U_INTERRUPT_STATUS_G5_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G5_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G5_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G5_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G5_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G5_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_STATUS_G6_0
#define GPIO_U_INTERRUPT_STATUS_G6_0                    _MK_ADDR_CONST(0x1518)
#define GPIO_U_INTERRUPT_STATUS_G6_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G6_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G6_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G6_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G6_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G6_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_U_INTERRUPT_STATUS_G7_0
#define GPIO_U_INTERRUPT_STATUS_G7_0                    _MK_ADDR_CONST(0x151c)
#define GPIO_U_INTERRUPT_STATUS_G7_0_SECURE                     0x0
#define GPIO_U_INTERRUPT_STATUS_G7_0_SCR                        0
#define GPIO_U_INTERRUPT_STATUS_G7_0_WORD_COUNT                         0x1
#define GPIO_U_INTERRUPT_STATUS_G7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G7_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G7_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G7_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0x3f, GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                        5:0
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_U_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 5408 [0x1520]

// Reserved address 5412 [0x1524]

// Reserved address 5416 [0x1528]

// Reserved address 5420 [0x152c]

// Reserved address 5424 [0x1530]

// Reserved address 5428 [0x1534]

// Reserved address 5432 [0x1538]

// Reserved address 5436 [0x153c]

// Reserved address 5440 [0x1540]

// Reserved address 5444 [0x1544]

// Reserved address 5448 [0x1548]

// Reserved address 5452 [0x154c]

// Reserved address 5456 [0x1550]

// Reserved address 5460 [0x1554]

// Reserved address 5464 [0x1558]

// Reserved address 5468 [0x155c]

// Reserved address 5472 [0x1560]

// Reserved address 5476 [0x1564]

// Reserved address 5480 [0x1568]

// Reserved address 5484 [0x156c]

// Reserved address 5488 [0x1570]

// Reserved address 5492 [0x1574]

// Reserved address 5496 [0x1578]

// Reserved address 5500 [0x157c]

// Reserved address 5504 [0x1580]

// Reserved address 5508 [0x1584]

// Reserved address 5512 [0x1588]

// Reserved address 5516 [0x158c]

// Reserved address 5520 [0x1590]

// Reserved address 5524 [0x1594]

// Reserved address 5528 [0x1598]

// Reserved address 5532 [0x159c]

// Reserved address 5536 [0x15a0]

// Reserved address 5540 [0x15a4]

// Reserved address 5544 [0x15a8]

// Reserved address 5548 [0x15ac]

// Reserved address 5552 [0x15b0]

// Reserved address 5556 [0x15b4]

// Reserved address 5560 [0x15b8]

// Reserved address 5564 [0x15bc]

// Reserved address 5568 [0x15c0]

// Reserved address 5572 [0x15c4]

// Reserved address 5576 [0x15c8]

// Reserved address 5580 [0x15cc]

// Reserved address 5584 [0x15d0]

// Reserved address 5588 [0x15d4]

// Reserved address 5592 [0x15d8]

// Reserved address 5596 [0x15dc]

// Reserved address 5600 [0x15e0]

// Reserved address 5604 [0x15e4]

// Reserved address 5608 [0x15e8]

// Reserved address 5612 [0x15ec]

// Reserved address 5616 [0x15f0]

// Reserved address 5620 [0x15f4]

// Reserved address 5624 [0x15f8]

// Reserved address 5628 [0x15fc]

// Register GPIO_EE_ENABLE_CONFIG_00_0
#define GPIO_EE_ENABLE_CONFIG_00_0                      _MK_ADDR_CONST(0x1600)
#define GPIO_EE_ENABLE_CONFIG_00_0_SECURE                       0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_SCR                  GPIO_EE_SCR_00_0
#define GPIO_EE_ENABLE_CONFIG_00_0_WORD_COUNT                   0x1
#define GPIO_EE_ENABLE_CONFIG_00_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_00_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_RANGE                 1:1
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                       0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_EE_DEBOUNCE_THRESHOLD_00_0
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0                 _MK_ADDR_CONST(0x1604)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_SECURE                  0x0
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_SCR                     GPIO_EE_SCR_00_0
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                      0x1
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_EE_INPUT_00_0
#define GPIO_EE_INPUT_00_0                      _MK_ADDR_CONST(0x1608)
#define GPIO_EE_INPUT_00_0_SECURE                       0x0
#define GPIO_EE_INPUT_00_0_SCR                  GPIO_EE_SCR_00_0
#define GPIO_EE_INPUT_00_0_WORD_COUNT                   0x1
#define GPIO_EE_INPUT_00_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_INPUT_00_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_EE_INPUT_00_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_EE_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_EE_INPUT_00_0_GPIO_IN_RANGE                        0:0
#define GPIO_EE_INPUT_00_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_EE_INPUT_00_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_EE_OUTPUT_CONTROL_00_0
#define GPIO_EE_OUTPUT_CONTROL_00_0                     _MK_ADDR_CONST(0x160c)
#define GPIO_EE_OUTPUT_CONTROL_00_0_SECURE                      0x0
#define GPIO_EE_OUTPUT_CONTROL_00_0_SCR                         GPIO_EE_SCR_00_0
#define GPIO_EE_OUTPUT_CONTROL_00_0_WORD_COUNT                  0x1
#define GPIO_EE_OUTPUT_CONTROL_00_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_EE_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_EE_OUTPUT_VALUE_00_0
#define GPIO_EE_OUTPUT_VALUE_00_0                       _MK_ADDR_CONST(0x1610)
#define GPIO_EE_OUTPUT_VALUE_00_0_SECURE                        0x0
#define GPIO_EE_OUTPUT_VALUE_00_0_SCR                   GPIO_EE_SCR_00_0
#define GPIO_EE_OUTPUT_VALUE_00_0_WORD_COUNT                    0x1
#define GPIO_EE_OUTPUT_VALUE_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_00_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_00_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_CLEAR_00_0
#define GPIO_EE_INTERRUPT_CLEAR_00_0                    _MK_ADDR_CONST(0x1614)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_SECURE                     0x0
#define GPIO_EE_INTERRUPT_CLEAR_00_0_SCR                        GPIO_EE_SCR_00_0
#define GPIO_EE_INTERRUPT_CLEAR_00_0_WORD_COUNT                         0x1
#define GPIO_EE_INTERRUPT_CLEAR_00_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_EE_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 5656 [0x1618]

// Reserved address 5660 [0x161c]

// Register GPIO_EE_ENABLE_CONFIG_01_0
#define GPIO_EE_ENABLE_CONFIG_01_0                      _MK_ADDR_CONST(0x1620)
#define GPIO_EE_ENABLE_CONFIG_01_0_SECURE                       0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_SCR                  GPIO_EE_SCR_01_0
#define GPIO_EE_ENABLE_CONFIG_01_0_WORD_COUNT                   0x1
#define GPIO_EE_ENABLE_CONFIG_01_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_01_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_RANGE                 1:1
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                       0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_EE_DEBOUNCE_THRESHOLD_01_0
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0                 _MK_ADDR_CONST(0x1624)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_SECURE                  0x0
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_SCR                     GPIO_EE_SCR_01_0
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                      0x1
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_EE_INPUT_01_0
#define GPIO_EE_INPUT_01_0                      _MK_ADDR_CONST(0x1628)
#define GPIO_EE_INPUT_01_0_SECURE                       0x0
#define GPIO_EE_INPUT_01_0_SCR                  GPIO_EE_SCR_01_0
#define GPIO_EE_INPUT_01_0_WORD_COUNT                   0x1
#define GPIO_EE_INPUT_01_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_INPUT_01_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_EE_INPUT_01_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_EE_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_EE_INPUT_01_0_GPIO_IN_RANGE                        0:0
#define GPIO_EE_INPUT_01_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_EE_INPUT_01_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_EE_OUTPUT_CONTROL_01_0
#define GPIO_EE_OUTPUT_CONTROL_01_0                     _MK_ADDR_CONST(0x162c)
#define GPIO_EE_OUTPUT_CONTROL_01_0_SECURE                      0x0
#define GPIO_EE_OUTPUT_CONTROL_01_0_SCR                         GPIO_EE_SCR_01_0
#define GPIO_EE_OUTPUT_CONTROL_01_0_WORD_COUNT                  0x1
#define GPIO_EE_OUTPUT_CONTROL_01_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_EE_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_EE_OUTPUT_VALUE_01_0
#define GPIO_EE_OUTPUT_VALUE_01_0                       _MK_ADDR_CONST(0x1630)
#define GPIO_EE_OUTPUT_VALUE_01_0_SECURE                        0x0
#define GPIO_EE_OUTPUT_VALUE_01_0_SCR                   GPIO_EE_SCR_01_0
#define GPIO_EE_OUTPUT_VALUE_01_0_WORD_COUNT                    0x1
#define GPIO_EE_OUTPUT_VALUE_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_01_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_01_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_CLEAR_01_0
#define GPIO_EE_INTERRUPT_CLEAR_01_0                    _MK_ADDR_CONST(0x1634)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_SECURE                     0x0
#define GPIO_EE_INTERRUPT_CLEAR_01_0_SCR                        GPIO_EE_SCR_01_0
#define GPIO_EE_INTERRUPT_CLEAR_01_0_WORD_COUNT                         0x1
#define GPIO_EE_INTERRUPT_CLEAR_01_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_EE_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 5688 [0x1638]

// Reserved address 5692 [0x163c]

// Register GPIO_EE_ENABLE_CONFIG_02_0
#define GPIO_EE_ENABLE_CONFIG_02_0                      _MK_ADDR_CONST(0x1640)
#define GPIO_EE_ENABLE_CONFIG_02_0_SECURE                       0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_SCR                  GPIO_EE_SCR_02_0
#define GPIO_EE_ENABLE_CONFIG_02_0_WORD_COUNT                   0x1
#define GPIO_EE_ENABLE_CONFIG_02_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_02_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_RANGE                 1:1
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                       0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_EE_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_EE_DEBOUNCE_THRESHOLD_02_0
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0                 _MK_ADDR_CONST(0x1644)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_SECURE                  0x0
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_SCR                     GPIO_EE_SCR_02_0
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                      0x1
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_EE_INPUT_02_0
#define GPIO_EE_INPUT_02_0                      _MK_ADDR_CONST(0x1648)
#define GPIO_EE_INPUT_02_0_SECURE                       0x0
#define GPIO_EE_INPUT_02_0_SCR                  GPIO_EE_SCR_02_0
#define GPIO_EE_INPUT_02_0_WORD_COUNT                   0x1
#define GPIO_EE_INPUT_02_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_INPUT_02_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_EE_INPUT_02_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_EE_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_EE_INPUT_02_0_GPIO_IN_RANGE                        0:0
#define GPIO_EE_INPUT_02_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_EE_INPUT_02_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_EE_OUTPUT_CONTROL_02_0
#define GPIO_EE_OUTPUT_CONTROL_02_0                     _MK_ADDR_CONST(0x164c)
#define GPIO_EE_OUTPUT_CONTROL_02_0_SECURE                      0x0
#define GPIO_EE_OUTPUT_CONTROL_02_0_SCR                         GPIO_EE_SCR_02_0
#define GPIO_EE_OUTPUT_CONTROL_02_0_WORD_COUNT                  0x1
#define GPIO_EE_OUTPUT_CONTROL_02_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_EE_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_EE_OUTPUT_VALUE_02_0
#define GPIO_EE_OUTPUT_VALUE_02_0                       _MK_ADDR_CONST(0x1650)
#define GPIO_EE_OUTPUT_VALUE_02_0_SECURE                        0x0
#define GPIO_EE_OUTPUT_VALUE_02_0_SCR                   GPIO_EE_SCR_02_0
#define GPIO_EE_OUTPUT_VALUE_02_0_WORD_COUNT                    0x1
#define GPIO_EE_OUTPUT_VALUE_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_02_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_02_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_CLEAR_02_0
#define GPIO_EE_INTERRUPT_CLEAR_02_0                    _MK_ADDR_CONST(0x1654)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_SECURE                     0x0
#define GPIO_EE_INTERRUPT_CLEAR_02_0_SCR                        GPIO_EE_SCR_02_0
#define GPIO_EE_INTERRUPT_CLEAR_02_0_WORD_COUNT                         0x1
#define GPIO_EE_INTERRUPT_CLEAR_02_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_EE_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 5720 [0x1658]

// Reserved address 5724 [0x165c]

// Reserved address 5728 [0x1660]

// Reserved address 5732 [0x1664]

// Reserved address 5736 [0x1668]

// Reserved address 5740 [0x166c]

// Reserved address 5744 [0x1670]

// Reserved address 5748 [0x1674]

// Reserved address 5752 [0x1678]

// Reserved address 5756 [0x167c]

// Reserved address 5760 [0x1680]

// Reserved address 5764 [0x1684]

// Reserved address 5768 [0x1688]

// Reserved address 5772 [0x168c]

// Reserved address 5776 [0x1690]

// Reserved address 5780 [0x1694]

// Reserved address 5784 [0x1698]

// Reserved address 5788 [0x169c]

// Reserved address 5792 [0x16a0]

// Reserved address 5796 [0x16a4]

// Reserved address 5800 [0x16a8]

// Reserved address 5804 [0x16ac]

// Reserved address 5808 [0x16b0]

// Reserved address 5812 [0x16b4]

// Reserved address 5816 [0x16b8]

// Reserved address 5820 [0x16bc]

// Reserved address 5824 [0x16c0]

// Reserved address 5828 [0x16c4]

// Reserved address 5832 [0x16c8]

// Reserved address 5836 [0x16cc]

// Reserved address 5840 [0x16d0]

// Reserved address 5844 [0x16d4]

// Reserved address 5848 [0x16d8]

// Reserved address 5852 [0x16dc]

// Reserved address 5856 [0x16e0]

// Reserved address 5860 [0x16e4]

// Reserved address 5864 [0x16e8]

// Reserved address 5868 [0x16ec]

// Reserved address 5872 [0x16f0]

// Reserved address 5876 [0x16f4]

// Reserved address 5880 [0x16f8]

// Reserved address 5884 [0x16fc]

// Register GPIO_EE_INTERRUPT_STATUS_G0_0
#define GPIO_EE_INTERRUPT_STATUS_G0_0                   _MK_ADDR_CONST(0x1700)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G0_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G0_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_STATUS_G1_0
#define GPIO_EE_INTERRUPT_STATUS_G1_0                   _MK_ADDR_CONST(0x1704)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G1_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G1_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_STATUS_G2_0
#define GPIO_EE_INTERRUPT_STATUS_G2_0                   _MK_ADDR_CONST(0x1708)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G2_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G2_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_STATUS_G3_0
#define GPIO_EE_INTERRUPT_STATUS_G3_0                   _MK_ADDR_CONST(0x170c)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G3_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G3_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_STATUS_G4_0
#define GPIO_EE_INTERRUPT_STATUS_G4_0                   _MK_ADDR_CONST(0x1710)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G4_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G4_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_STATUS_G5_0
#define GPIO_EE_INTERRUPT_STATUS_G5_0                   _MK_ADDR_CONST(0x1714)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G5_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G5_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_STATUS_G6_0
#define GPIO_EE_INTERRUPT_STATUS_G6_0                   _MK_ADDR_CONST(0x1718)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G6_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G6_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_EE_INTERRUPT_STATUS_G7_0
#define GPIO_EE_INTERRUPT_STATUS_G7_0                   _MK_ADDR_CONST(0x171c)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_SECURE                    0x0
#define GPIO_EE_INTERRUPT_STATUS_G7_0_SCR                       0
#define GPIO_EE_INTERRUPT_STATUS_G7_0_WORD_COUNT                        0x1
#define GPIO_EE_INTERRUPT_STATUS_G7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_RESET_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_READ_MASK                         _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0x7, GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                       2:0
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_EE_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 5920 [0x1720]

// Reserved address 5924 [0x1724]

// Reserved address 5928 [0x1728]

// Reserved address 5932 [0x172c]

// Reserved address 5936 [0x1730]

// Reserved address 5940 [0x1734]

// Reserved address 5944 [0x1738]

// Reserved address 5948 [0x173c]

// Reserved address 5952 [0x1740]

// Reserved address 5956 [0x1744]

// Reserved address 5960 [0x1748]

// Reserved address 5964 [0x174c]

// Reserved address 5968 [0x1750]

// Reserved address 5972 [0x1754]

// Reserved address 5976 [0x1758]

// Reserved address 5980 [0x175c]

// Reserved address 5984 [0x1760]

// Reserved address 5988 [0x1764]

// Reserved address 5992 [0x1768]

// Reserved address 5996 [0x176c]

// Reserved address 6000 [0x1770]

// Reserved address 6004 [0x1774]

// Reserved address 6008 [0x1778]

// Reserved address 6012 [0x177c]

// Reserved address 6016 [0x1780]

// Reserved address 6020 [0x1784]

// Reserved address 6024 [0x1788]

// Reserved address 6028 [0x178c]

// Reserved address 6032 [0x1790]

// Reserved address 6036 [0x1794]

// Reserved address 6040 [0x1798]

// Reserved address 6044 [0x179c]

// Reserved address 6048 [0x17a0]

// Reserved address 6052 [0x17a4]

// Reserved address 6056 [0x17a8]

// Reserved address 6060 [0x17ac]

// Reserved address 6064 [0x17b0]

// Reserved address 6068 [0x17b4]

// Reserved address 6072 [0x17b8]

// Reserved address 6076 [0x17bc]

// Reserved address 6080 [0x17c0]

// Reserved address 6084 [0x17c4]

// Reserved address 6088 [0x17c8]

// Reserved address 6092 [0x17cc]

// Reserved address 6096 [0x17d0]

// Reserved address 6100 [0x17d4]

// Reserved address 6104 [0x17d8]

// Reserved address 6108 [0x17dc]

// Reserved address 6112 [0x17e0]

// Reserved address 6116 [0x17e4]

// Reserved address 6120 [0x17e8]

// Reserved address 6124 [0x17ec]

// Reserved address 6128 [0x17f0]

// Reserved address 6132 [0x17f4]

// Reserved address 6136 [0x17f8]

// Reserved address 6140 [0x17fc]

// Register GPIO_V_ENABLE_CONFIG_00_0
#define GPIO_V_ENABLE_CONFIG_00_0                       _MK_ADDR_CONST(0x1800)
#define GPIO_V_ENABLE_CONFIG_00_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_00_0_SCR                   GPIO_V_SCR_00_0
#define GPIO_V_ENABLE_CONFIG_00_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_00_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_00_0
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0                  _MK_ADDR_CONST(0x1804)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_SCR                      GPIO_V_SCR_00_0
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_00_0
#define GPIO_V_INPUT_00_0                       _MK_ADDR_CONST(0x1808)
#define GPIO_V_INPUT_00_0_SECURE                        0x0
#define GPIO_V_INPUT_00_0_SCR                   GPIO_V_SCR_00_0
#define GPIO_V_INPUT_00_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_00_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_00_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_00_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_00_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_00_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_00_0
#define GPIO_V_OUTPUT_CONTROL_00_0                      _MK_ADDR_CONST(0x180c)
#define GPIO_V_OUTPUT_CONTROL_00_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_00_0_SCR                  GPIO_V_SCR_00_0
#define GPIO_V_OUTPUT_CONTROL_00_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_00_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_00_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_00_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_00_0
#define GPIO_V_OUTPUT_VALUE_00_0                        _MK_ADDR_CONST(0x1810)
#define GPIO_V_OUTPUT_VALUE_00_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_00_0_SCR                    GPIO_V_SCR_00_0
#define GPIO_V_OUTPUT_VALUE_00_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_00_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_00_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_00_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_00_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_00_0
#define GPIO_V_INTERRUPT_CLEAR_00_0                     _MK_ADDR_CONST(0x1814)
#define GPIO_V_INTERRUPT_CLEAR_00_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_00_0_SCR                         GPIO_V_SCR_00_0
#define GPIO_V_INTERRUPT_CLEAR_00_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_00_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6168 [0x1818]

// Reserved address 6172 [0x181c]

// Register GPIO_V_ENABLE_CONFIG_01_0
#define GPIO_V_ENABLE_CONFIG_01_0                       _MK_ADDR_CONST(0x1820)
#define GPIO_V_ENABLE_CONFIG_01_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_01_0_SCR                   GPIO_V_SCR_01_0
#define GPIO_V_ENABLE_CONFIG_01_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_01_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_01_0
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0                  _MK_ADDR_CONST(0x1824)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_SCR                      GPIO_V_SCR_01_0
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_01_0
#define GPIO_V_INPUT_01_0                       _MK_ADDR_CONST(0x1828)
#define GPIO_V_INPUT_01_0_SECURE                        0x0
#define GPIO_V_INPUT_01_0_SCR                   GPIO_V_SCR_01_0
#define GPIO_V_INPUT_01_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_01_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_01_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_01_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_01_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_01_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_01_0
#define GPIO_V_OUTPUT_CONTROL_01_0                      _MK_ADDR_CONST(0x182c)
#define GPIO_V_OUTPUT_CONTROL_01_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_01_0_SCR                  GPIO_V_SCR_01_0
#define GPIO_V_OUTPUT_CONTROL_01_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_01_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_01_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_01_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_01_0
#define GPIO_V_OUTPUT_VALUE_01_0                        _MK_ADDR_CONST(0x1830)
#define GPIO_V_OUTPUT_VALUE_01_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_01_0_SCR                    GPIO_V_SCR_01_0
#define GPIO_V_OUTPUT_VALUE_01_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_01_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_01_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_01_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_01_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_01_0
#define GPIO_V_INTERRUPT_CLEAR_01_0                     _MK_ADDR_CONST(0x1834)
#define GPIO_V_INTERRUPT_CLEAR_01_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_01_0_SCR                         GPIO_V_SCR_01_0
#define GPIO_V_INTERRUPT_CLEAR_01_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_01_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6200 [0x1838]

// Reserved address 6204 [0x183c]

// Register GPIO_V_ENABLE_CONFIG_02_0
#define GPIO_V_ENABLE_CONFIG_02_0                       _MK_ADDR_CONST(0x1840)
#define GPIO_V_ENABLE_CONFIG_02_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_02_0_SCR                   GPIO_V_SCR_02_0
#define GPIO_V_ENABLE_CONFIG_02_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_02_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_02_0
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0                  _MK_ADDR_CONST(0x1844)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_SCR                      GPIO_V_SCR_02_0
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_02_0
#define GPIO_V_INPUT_02_0                       _MK_ADDR_CONST(0x1848)
#define GPIO_V_INPUT_02_0_SECURE                        0x0
#define GPIO_V_INPUT_02_0_SCR                   GPIO_V_SCR_02_0
#define GPIO_V_INPUT_02_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_02_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_02_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_02_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_02_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_02_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_02_0
#define GPIO_V_OUTPUT_CONTROL_02_0                      _MK_ADDR_CONST(0x184c)
#define GPIO_V_OUTPUT_CONTROL_02_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_02_0_SCR                  GPIO_V_SCR_02_0
#define GPIO_V_OUTPUT_CONTROL_02_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_02_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_02_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_02_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_02_0
#define GPIO_V_OUTPUT_VALUE_02_0                        _MK_ADDR_CONST(0x1850)
#define GPIO_V_OUTPUT_VALUE_02_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_02_0_SCR                    GPIO_V_SCR_02_0
#define GPIO_V_OUTPUT_VALUE_02_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_02_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_02_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_02_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_02_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_02_0
#define GPIO_V_INTERRUPT_CLEAR_02_0                     _MK_ADDR_CONST(0x1854)
#define GPIO_V_INTERRUPT_CLEAR_02_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_02_0_SCR                         GPIO_V_SCR_02_0
#define GPIO_V_INTERRUPT_CLEAR_02_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_02_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6232 [0x1858]

// Reserved address 6236 [0x185c]

// Register GPIO_V_ENABLE_CONFIG_03_0
#define GPIO_V_ENABLE_CONFIG_03_0                       _MK_ADDR_CONST(0x1860)
#define GPIO_V_ENABLE_CONFIG_03_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_03_0_SCR                   GPIO_V_SCR_03_0
#define GPIO_V_ENABLE_CONFIG_03_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_03_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_03_0
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0                  _MK_ADDR_CONST(0x1864)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_SCR                      GPIO_V_SCR_03_0
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_03_0
#define GPIO_V_INPUT_03_0                       _MK_ADDR_CONST(0x1868)
#define GPIO_V_INPUT_03_0_SECURE                        0x0
#define GPIO_V_INPUT_03_0_SCR                   GPIO_V_SCR_03_0
#define GPIO_V_INPUT_03_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_03_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_03_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_03_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_03_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_03_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_03_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_03_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_03_0
#define GPIO_V_OUTPUT_CONTROL_03_0                      _MK_ADDR_CONST(0x186c)
#define GPIO_V_OUTPUT_CONTROL_03_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_03_0_SCR                  GPIO_V_SCR_03_0
#define GPIO_V_OUTPUT_CONTROL_03_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_03_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_03_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_03_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_03_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_03_0
#define GPIO_V_OUTPUT_VALUE_03_0                        _MK_ADDR_CONST(0x1870)
#define GPIO_V_OUTPUT_VALUE_03_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_03_0_SCR                    GPIO_V_SCR_03_0
#define GPIO_V_OUTPUT_VALUE_03_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_03_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_03_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_03_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_03_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_03_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_03_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_03_0
#define GPIO_V_INTERRUPT_CLEAR_03_0                     _MK_ADDR_CONST(0x1874)
#define GPIO_V_INTERRUPT_CLEAR_03_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_03_0_SCR                         GPIO_V_SCR_03_0
#define GPIO_V_INTERRUPT_CLEAR_03_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_03_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_03_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6264 [0x1878]

// Reserved address 6268 [0x187c]

// Register GPIO_V_ENABLE_CONFIG_04_0
#define GPIO_V_ENABLE_CONFIG_04_0                       _MK_ADDR_CONST(0x1880)
#define GPIO_V_ENABLE_CONFIG_04_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_04_0_SCR                   GPIO_V_SCR_04_0
#define GPIO_V_ENABLE_CONFIG_04_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_04_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_04_0
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0                  _MK_ADDR_CONST(0x1884)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_SCR                      GPIO_V_SCR_04_0
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_04_0
#define GPIO_V_INPUT_04_0                       _MK_ADDR_CONST(0x1888)
#define GPIO_V_INPUT_04_0_SECURE                        0x0
#define GPIO_V_INPUT_04_0_SCR                   GPIO_V_SCR_04_0
#define GPIO_V_INPUT_04_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_04_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_04_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_04_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_04_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_04_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_04_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_04_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_04_0
#define GPIO_V_OUTPUT_CONTROL_04_0                      _MK_ADDR_CONST(0x188c)
#define GPIO_V_OUTPUT_CONTROL_04_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_04_0_SCR                  GPIO_V_SCR_04_0
#define GPIO_V_OUTPUT_CONTROL_04_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_04_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_04_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_04_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_04_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_04_0
#define GPIO_V_OUTPUT_VALUE_04_0                        _MK_ADDR_CONST(0x1890)
#define GPIO_V_OUTPUT_VALUE_04_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_04_0_SCR                    GPIO_V_SCR_04_0
#define GPIO_V_OUTPUT_VALUE_04_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_04_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_04_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_04_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_04_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_04_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_04_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_04_0
#define GPIO_V_INTERRUPT_CLEAR_04_0                     _MK_ADDR_CONST(0x1894)
#define GPIO_V_INTERRUPT_CLEAR_04_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_04_0_SCR                         GPIO_V_SCR_04_0
#define GPIO_V_INTERRUPT_CLEAR_04_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_04_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_04_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6296 [0x1898]

// Reserved address 6300 [0x189c]

// Register GPIO_V_ENABLE_CONFIG_05_0
#define GPIO_V_ENABLE_CONFIG_05_0                       _MK_ADDR_CONST(0x18a0)
#define GPIO_V_ENABLE_CONFIG_05_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_05_0_SCR                   GPIO_V_SCR_05_0
#define GPIO_V_ENABLE_CONFIG_05_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_05_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_05_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_05_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_05_0
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0                  _MK_ADDR_CONST(0x18a4)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_SCR                      GPIO_V_SCR_05_0
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_05_0
#define GPIO_V_INPUT_05_0                       _MK_ADDR_CONST(0x18a8)
#define GPIO_V_INPUT_05_0_SECURE                        0x0
#define GPIO_V_INPUT_05_0_SCR                   GPIO_V_SCR_05_0
#define GPIO_V_INPUT_05_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_05_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_05_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_05_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_05_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_05_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_05_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_05_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_05_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_05_0
#define GPIO_V_OUTPUT_CONTROL_05_0                      _MK_ADDR_CONST(0x18ac)
#define GPIO_V_OUTPUT_CONTROL_05_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_05_0_SCR                  GPIO_V_SCR_05_0
#define GPIO_V_OUTPUT_CONTROL_05_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_05_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_05_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_05_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_05_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_05_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_05_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_05_0
#define GPIO_V_OUTPUT_VALUE_05_0                        _MK_ADDR_CONST(0x18b0)
#define GPIO_V_OUTPUT_VALUE_05_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_05_0_SCR                    GPIO_V_SCR_05_0
#define GPIO_V_OUTPUT_VALUE_05_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_05_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_05_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_05_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_05_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_05_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_05_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_05_0
#define GPIO_V_INTERRUPT_CLEAR_05_0                     _MK_ADDR_CONST(0x18b4)
#define GPIO_V_INTERRUPT_CLEAR_05_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_05_0_SCR                         GPIO_V_SCR_05_0
#define GPIO_V_INTERRUPT_CLEAR_05_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_05_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_05_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_05_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6328 [0x18b8]

// Reserved address 6332 [0x18bc]

// Register GPIO_V_ENABLE_CONFIG_06_0
#define GPIO_V_ENABLE_CONFIG_06_0                       _MK_ADDR_CONST(0x18c0)
#define GPIO_V_ENABLE_CONFIG_06_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_06_0_SCR                   GPIO_V_SCR_06_0
#define GPIO_V_ENABLE_CONFIG_06_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_06_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_06_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_06_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_06_0
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0                  _MK_ADDR_CONST(0x18c4)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_SCR                      GPIO_V_SCR_06_0
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_06_0
#define GPIO_V_INPUT_06_0                       _MK_ADDR_CONST(0x18c8)
#define GPIO_V_INPUT_06_0_SECURE                        0x0
#define GPIO_V_INPUT_06_0_SCR                   GPIO_V_SCR_06_0
#define GPIO_V_INPUT_06_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_06_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_06_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_06_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_06_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_06_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_06_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_06_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_06_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_06_0
#define GPIO_V_OUTPUT_CONTROL_06_0                      _MK_ADDR_CONST(0x18cc)
#define GPIO_V_OUTPUT_CONTROL_06_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_06_0_SCR                  GPIO_V_SCR_06_0
#define GPIO_V_OUTPUT_CONTROL_06_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_06_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_06_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_06_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_06_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_06_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_06_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_06_0
#define GPIO_V_OUTPUT_VALUE_06_0                        _MK_ADDR_CONST(0x18d0)
#define GPIO_V_OUTPUT_VALUE_06_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_06_0_SCR                    GPIO_V_SCR_06_0
#define GPIO_V_OUTPUT_VALUE_06_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_06_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_06_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_06_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_06_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_06_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_06_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_06_0
#define GPIO_V_INTERRUPT_CLEAR_06_0                     _MK_ADDR_CONST(0x18d4)
#define GPIO_V_INTERRUPT_CLEAR_06_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_06_0_SCR                         GPIO_V_SCR_06_0
#define GPIO_V_INTERRUPT_CLEAR_06_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_06_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_06_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_06_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6360 [0x18d8]

// Reserved address 6364 [0x18dc]

// Register GPIO_V_ENABLE_CONFIG_07_0
#define GPIO_V_ENABLE_CONFIG_07_0                       _MK_ADDR_CONST(0x18e0)
#define GPIO_V_ENABLE_CONFIG_07_0_SECURE                        0x0
#define GPIO_V_ENABLE_CONFIG_07_0_SCR                   GPIO_V_SCR_07_0
#define GPIO_V_ENABLE_CONFIG_07_0_WORD_COUNT                    0x1
#define GPIO_V_ENABLE_CONFIG_07_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_07_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_07_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_SHIFT)
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_RANGE                  1:1
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_WOFFSET                        0x0
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SHIFT)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_V_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_V_DEBOUNCE_THRESHOLD_07_0
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0                  _MK_ADDR_CONST(0x18e4)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_SECURE                   0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_SCR                      GPIO_V_SCR_07_0
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_WORD_COUNT                       0x1
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_INPUT_07_0
#define GPIO_V_INPUT_07_0                       _MK_ADDR_CONST(0x18e8)
#define GPIO_V_INPUT_07_0_SECURE                        0x0
#define GPIO_V_INPUT_07_0_SCR                   GPIO_V_SCR_07_0
#define GPIO_V_INPUT_07_0_WORD_COUNT                    0x1
#define GPIO_V_INPUT_07_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_INPUT_07_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_V_INPUT_07_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_V_INPUT_07_0_GPIO_IN_SHIFT)
#define GPIO_V_INPUT_07_0_GPIO_IN_RANGE                 0:0
#define GPIO_V_INPUT_07_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_V_INPUT_07_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_V_INPUT_07_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_V_OUTPUT_CONTROL_07_0
#define GPIO_V_OUTPUT_CONTROL_07_0                      _MK_ADDR_CONST(0x18ec)
#define GPIO_V_OUTPUT_CONTROL_07_0_SECURE                       0x0
#define GPIO_V_OUTPUT_CONTROL_07_0_SCR                  GPIO_V_SCR_07_0
#define GPIO_V_OUTPUT_CONTROL_07_0_WORD_COUNT                   0x1
#define GPIO_V_OUTPUT_CONTROL_07_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_07_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_07_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_07_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_07_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_07_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_V_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_V_OUTPUT_VALUE_07_0
#define GPIO_V_OUTPUT_VALUE_07_0                        _MK_ADDR_CONST(0x18f0)
#define GPIO_V_OUTPUT_VALUE_07_0_SECURE                         0x0
#define GPIO_V_OUTPUT_VALUE_07_0_SCR                    GPIO_V_SCR_07_0
#define GPIO_V_OUTPUT_VALUE_07_0_WORD_COUNT                     0x1
#define GPIO_V_OUTPUT_VALUE_07_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_07_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_07_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_07_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_07_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_07_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_CLEAR_07_0
#define GPIO_V_INTERRUPT_CLEAR_07_0                     _MK_ADDR_CONST(0x18f4)
#define GPIO_V_INTERRUPT_CLEAR_07_0_SECURE                      0x0
#define GPIO_V_INTERRUPT_CLEAR_07_0_SCR                         GPIO_V_SCR_07_0
#define GPIO_V_INTERRUPT_CLEAR_07_0_WORD_COUNT                  0x1
#define GPIO_V_INTERRUPT_CLEAR_07_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_07_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_07_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_V_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6392 [0x18f8]

// Reserved address 6396 [0x18fc]

// Register GPIO_V_INTERRUPT_STATUS_G0_0
#define GPIO_V_INTERRUPT_STATUS_G0_0                    _MK_ADDR_CONST(0x1900)
#define GPIO_V_INTERRUPT_STATUS_G0_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G0_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G0_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_STATUS_G1_0
#define GPIO_V_INTERRUPT_STATUS_G1_0                    _MK_ADDR_CONST(0x1904)
#define GPIO_V_INTERRUPT_STATUS_G1_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G1_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G1_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G1_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G1_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_STATUS_G2_0
#define GPIO_V_INTERRUPT_STATUS_G2_0                    _MK_ADDR_CONST(0x1908)
#define GPIO_V_INTERRUPT_STATUS_G2_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G2_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G2_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G2_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G2_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G2_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_STATUS_G3_0
#define GPIO_V_INTERRUPT_STATUS_G3_0                    _MK_ADDR_CONST(0x190c)
#define GPIO_V_INTERRUPT_STATUS_G3_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G3_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G3_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G3_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G3_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G3_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_STATUS_G4_0
#define GPIO_V_INTERRUPT_STATUS_G4_0                    _MK_ADDR_CONST(0x1910)
#define GPIO_V_INTERRUPT_STATUS_G4_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G4_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G4_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G4_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G4_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G4_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_STATUS_G5_0
#define GPIO_V_INTERRUPT_STATUS_G5_0                    _MK_ADDR_CONST(0x1914)
#define GPIO_V_INTERRUPT_STATUS_G5_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G5_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G5_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G5_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G5_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G5_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_STATUS_G6_0
#define GPIO_V_INTERRUPT_STATUS_G6_0                    _MK_ADDR_CONST(0x1918)
#define GPIO_V_INTERRUPT_STATUS_G6_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G6_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G6_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G6_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G6_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G6_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_V_INTERRUPT_STATUS_G7_0
#define GPIO_V_INTERRUPT_STATUS_G7_0                    _MK_ADDR_CONST(0x191c)
#define GPIO_V_INTERRUPT_STATUS_G7_0_SECURE                     0x0
#define GPIO_V_INTERRUPT_STATUS_G7_0_SCR                        0
#define GPIO_V_INTERRUPT_STATUS_G7_0_WORD_COUNT                         0x1
#define GPIO_V_INTERRUPT_STATUS_G7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G7_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G7_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G7_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_V_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 6432 [0x1920]

// Reserved address 6436 [0x1924]

// Reserved address 6440 [0x1928]

// Reserved address 6444 [0x192c]

// Reserved address 6448 [0x1930]

// Reserved address 6452 [0x1934]

// Reserved address 6456 [0x1938]

// Reserved address 6460 [0x193c]

// Reserved address 6464 [0x1940]

// Reserved address 6468 [0x1944]

// Reserved address 6472 [0x1948]

// Reserved address 6476 [0x194c]

// Reserved address 6480 [0x1950]

// Reserved address 6484 [0x1954]

// Reserved address 6488 [0x1958]

// Reserved address 6492 [0x195c]

// Reserved address 6496 [0x1960]

// Reserved address 6500 [0x1964]

// Reserved address 6504 [0x1968]

// Reserved address 6508 [0x196c]

// Reserved address 6512 [0x1970]

// Reserved address 6516 [0x1974]

// Reserved address 6520 [0x1978]

// Reserved address 6524 [0x197c]

// Reserved address 6528 [0x1980]

// Reserved address 6532 [0x1984]

// Reserved address 6536 [0x1988]

// Reserved address 6540 [0x198c]

// Reserved address 6544 [0x1990]

// Reserved address 6548 [0x1994]

// Reserved address 6552 [0x1998]

// Reserved address 6556 [0x199c]

// Reserved address 6560 [0x19a0]

// Reserved address 6564 [0x19a4]

// Reserved address 6568 [0x19a8]

// Reserved address 6572 [0x19ac]

// Reserved address 6576 [0x19b0]

// Reserved address 6580 [0x19b4]

// Reserved address 6584 [0x19b8]

// Reserved address 6588 [0x19bc]

// Reserved address 6592 [0x19c0]

// Reserved address 6596 [0x19c4]

// Reserved address 6600 [0x19c8]

// Reserved address 6604 [0x19cc]

// Reserved address 6608 [0x19d0]

// Reserved address 6612 [0x19d4]

// Reserved address 6616 [0x19d8]

// Reserved address 6620 [0x19dc]

// Reserved address 6624 [0x19e0]

// Reserved address 6628 [0x19e4]

// Reserved address 6632 [0x19e8]

// Reserved address 6636 [0x19ec]

// Reserved address 6640 [0x19f0]

// Reserved address 6644 [0x19f4]

// Reserved address 6648 [0x19f8]

// Reserved address 6652 [0x19fc]

// Register GPIO_W_ENABLE_CONFIG_00_0
#define GPIO_W_ENABLE_CONFIG_00_0                       _MK_ADDR_CONST(0x1a00)
#define GPIO_W_ENABLE_CONFIG_00_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_00_0_SCR                   GPIO_W_SCR_00_0
#define GPIO_W_ENABLE_CONFIG_00_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_00_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_00_0
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0                  _MK_ADDR_CONST(0x1a04)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_SCR                      GPIO_W_SCR_00_0
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_00_0
#define GPIO_W_INPUT_00_0                       _MK_ADDR_CONST(0x1a08)
#define GPIO_W_INPUT_00_0_SECURE                        0x0
#define GPIO_W_INPUT_00_0_SCR                   GPIO_W_SCR_00_0
#define GPIO_W_INPUT_00_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_00_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_00_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_00_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_00_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_00_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_00_0
#define GPIO_W_OUTPUT_CONTROL_00_0                      _MK_ADDR_CONST(0x1a0c)
#define GPIO_W_OUTPUT_CONTROL_00_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_00_0_SCR                  GPIO_W_SCR_00_0
#define GPIO_W_OUTPUT_CONTROL_00_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_00_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_00_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_00_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_00_0
#define GPIO_W_OUTPUT_VALUE_00_0                        _MK_ADDR_CONST(0x1a10)
#define GPIO_W_OUTPUT_VALUE_00_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_00_0_SCR                    GPIO_W_SCR_00_0
#define GPIO_W_OUTPUT_VALUE_00_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_00_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_00_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_00_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_00_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_00_0
#define GPIO_W_INTERRUPT_CLEAR_00_0                     _MK_ADDR_CONST(0x1a14)
#define GPIO_W_INTERRUPT_CLEAR_00_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_00_0_SCR                         GPIO_W_SCR_00_0
#define GPIO_W_INTERRUPT_CLEAR_00_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_00_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6680 [0x1a18]

// Reserved address 6684 [0x1a1c]

// Register GPIO_W_ENABLE_CONFIG_01_0
#define GPIO_W_ENABLE_CONFIG_01_0                       _MK_ADDR_CONST(0x1a20)
#define GPIO_W_ENABLE_CONFIG_01_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_01_0_SCR                   GPIO_W_SCR_01_0
#define GPIO_W_ENABLE_CONFIG_01_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_01_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_01_0
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0                  _MK_ADDR_CONST(0x1a24)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_SCR                      GPIO_W_SCR_01_0
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_01_0
#define GPIO_W_INPUT_01_0                       _MK_ADDR_CONST(0x1a28)
#define GPIO_W_INPUT_01_0_SECURE                        0x0
#define GPIO_W_INPUT_01_0_SCR                   GPIO_W_SCR_01_0
#define GPIO_W_INPUT_01_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_01_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_01_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_01_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_01_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_01_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_01_0
#define GPIO_W_OUTPUT_CONTROL_01_0                      _MK_ADDR_CONST(0x1a2c)
#define GPIO_W_OUTPUT_CONTROL_01_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_01_0_SCR                  GPIO_W_SCR_01_0
#define GPIO_W_OUTPUT_CONTROL_01_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_01_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_01_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_01_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_01_0
#define GPIO_W_OUTPUT_VALUE_01_0                        _MK_ADDR_CONST(0x1a30)
#define GPIO_W_OUTPUT_VALUE_01_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_01_0_SCR                    GPIO_W_SCR_01_0
#define GPIO_W_OUTPUT_VALUE_01_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_01_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_01_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_01_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_01_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_01_0
#define GPIO_W_INTERRUPT_CLEAR_01_0                     _MK_ADDR_CONST(0x1a34)
#define GPIO_W_INTERRUPT_CLEAR_01_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_01_0_SCR                         GPIO_W_SCR_01_0
#define GPIO_W_INTERRUPT_CLEAR_01_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_01_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6712 [0x1a38]

// Reserved address 6716 [0x1a3c]

// Register GPIO_W_ENABLE_CONFIG_02_0
#define GPIO_W_ENABLE_CONFIG_02_0                       _MK_ADDR_CONST(0x1a40)
#define GPIO_W_ENABLE_CONFIG_02_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_02_0_SCR                   GPIO_W_SCR_02_0
#define GPIO_W_ENABLE_CONFIG_02_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_02_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_02_0
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0                  _MK_ADDR_CONST(0x1a44)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_SCR                      GPIO_W_SCR_02_0
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_02_0
#define GPIO_W_INPUT_02_0                       _MK_ADDR_CONST(0x1a48)
#define GPIO_W_INPUT_02_0_SECURE                        0x0
#define GPIO_W_INPUT_02_0_SCR                   GPIO_W_SCR_02_0
#define GPIO_W_INPUT_02_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_02_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_02_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_02_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_02_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_02_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_02_0
#define GPIO_W_OUTPUT_CONTROL_02_0                      _MK_ADDR_CONST(0x1a4c)
#define GPIO_W_OUTPUT_CONTROL_02_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_02_0_SCR                  GPIO_W_SCR_02_0
#define GPIO_W_OUTPUT_CONTROL_02_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_02_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_02_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_02_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_02_0
#define GPIO_W_OUTPUT_VALUE_02_0                        _MK_ADDR_CONST(0x1a50)
#define GPIO_W_OUTPUT_VALUE_02_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_02_0_SCR                    GPIO_W_SCR_02_0
#define GPIO_W_OUTPUT_VALUE_02_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_02_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_02_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_02_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_02_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_02_0
#define GPIO_W_INTERRUPT_CLEAR_02_0                     _MK_ADDR_CONST(0x1a54)
#define GPIO_W_INTERRUPT_CLEAR_02_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_02_0_SCR                         GPIO_W_SCR_02_0
#define GPIO_W_INTERRUPT_CLEAR_02_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_02_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6744 [0x1a58]

// Reserved address 6748 [0x1a5c]

// Register GPIO_W_ENABLE_CONFIG_03_0
#define GPIO_W_ENABLE_CONFIG_03_0                       _MK_ADDR_CONST(0x1a60)
#define GPIO_W_ENABLE_CONFIG_03_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_03_0_SCR                   GPIO_W_SCR_03_0
#define GPIO_W_ENABLE_CONFIG_03_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_03_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_03_0
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0                  _MK_ADDR_CONST(0x1a64)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_SCR                      GPIO_W_SCR_03_0
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_03_0
#define GPIO_W_INPUT_03_0                       _MK_ADDR_CONST(0x1a68)
#define GPIO_W_INPUT_03_0_SECURE                        0x0
#define GPIO_W_INPUT_03_0_SCR                   GPIO_W_SCR_03_0
#define GPIO_W_INPUT_03_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_03_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_03_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_03_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_03_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_03_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_03_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_03_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_03_0
#define GPIO_W_OUTPUT_CONTROL_03_0                      _MK_ADDR_CONST(0x1a6c)
#define GPIO_W_OUTPUT_CONTROL_03_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_03_0_SCR                  GPIO_W_SCR_03_0
#define GPIO_W_OUTPUT_CONTROL_03_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_03_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_03_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_03_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_03_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_03_0
#define GPIO_W_OUTPUT_VALUE_03_0                        _MK_ADDR_CONST(0x1a70)
#define GPIO_W_OUTPUT_VALUE_03_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_03_0_SCR                    GPIO_W_SCR_03_0
#define GPIO_W_OUTPUT_VALUE_03_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_03_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_03_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_03_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_03_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_03_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_03_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_03_0
#define GPIO_W_INTERRUPT_CLEAR_03_0                     _MK_ADDR_CONST(0x1a74)
#define GPIO_W_INTERRUPT_CLEAR_03_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_03_0_SCR                         GPIO_W_SCR_03_0
#define GPIO_W_INTERRUPT_CLEAR_03_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_03_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_03_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6776 [0x1a78]

// Reserved address 6780 [0x1a7c]

// Register GPIO_W_ENABLE_CONFIG_04_0
#define GPIO_W_ENABLE_CONFIG_04_0                       _MK_ADDR_CONST(0x1a80)
#define GPIO_W_ENABLE_CONFIG_04_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_04_0_SCR                   GPIO_W_SCR_04_0
#define GPIO_W_ENABLE_CONFIG_04_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_04_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_04_0
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0                  _MK_ADDR_CONST(0x1a84)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_SCR                      GPIO_W_SCR_04_0
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_04_0
#define GPIO_W_INPUT_04_0                       _MK_ADDR_CONST(0x1a88)
#define GPIO_W_INPUT_04_0_SECURE                        0x0
#define GPIO_W_INPUT_04_0_SCR                   GPIO_W_SCR_04_0
#define GPIO_W_INPUT_04_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_04_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_04_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_04_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_04_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_04_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_04_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_04_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_04_0
#define GPIO_W_OUTPUT_CONTROL_04_0                      _MK_ADDR_CONST(0x1a8c)
#define GPIO_W_OUTPUT_CONTROL_04_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_04_0_SCR                  GPIO_W_SCR_04_0
#define GPIO_W_OUTPUT_CONTROL_04_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_04_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_04_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_04_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_04_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_04_0
#define GPIO_W_OUTPUT_VALUE_04_0                        _MK_ADDR_CONST(0x1a90)
#define GPIO_W_OUTPUT_VALUE_04_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_04_0_SCR                    GPIO_W_SCR_04_0
#define GPIO_W_OUTPUT_VALUE_04_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_04_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_04_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_04_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_04_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_04_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_04_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_04_0
#define GPIO_W_INTERRUPT_CLEAR_04_0                     _MK_ADDR_CONST(0x1a94)
#define GPIO_W_INTERRUPT_CLEAR_04_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_04_0_SCR                         GPIO_W_SCR_04_0
#define GPIO_W_INTERRUPT_CLEAR_04_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_04_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_04_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6808 [0x1a98]

// Reserved address 6812 [0x1a9c]

// Register GPIO_W_ENABLE_CONFIG_05_0
#define GPIO_W_ENABLE_CONFIG_05_0                       _MK_ADDR_CONST(0x1aa0)
#define GPIO_W_ENABLE_CONFIG_05_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_05_0_SCR                   GPIO_W_SCR_05_0
#define GPIO_W_ENABLE_CONFIG_05_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_05_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_05_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_05_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_05_0
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0                  _MK_ADDR_CONST(0x1aa4)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_SCR                      GPIO_W_SCR_05_0
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_05_0
#define GPIO_W_INPUT_05_0                       _MK_ADDR_CONST(0x1aa8)
#define GPIO_W_INPUT_05_0_SECURE                        0x0
#define GPIO_W_INPUT_05_0_SCR                   GPIO_W_SCR_05_0
#define GPIO_W_INPUT_05_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_05_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_05_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_05_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_05_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_05_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_05_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_05_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_05_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_05_0
#define GPIO_W_OUTPUT_CONTROL_05_0                      _MK_ADDR_CONST(0x1aac)
#define GPIO_W_OUTPUT_CONTROL_05_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_05_0_SCR                  GPIO_W_SCR_05_0
#define GPIO_W_OUTPUT_CONTROL_05_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_05_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_05_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_05_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_05_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_05_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_05_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_05_0
#define GPIO_W_OUTPUT_VALUE_05_0                        _MK_ADDR_CONST(0x1ab0)
#define GPIO_W_OUTPUT_VALUE_05_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_05_0_SCR                    GPIO_W_SCR_05_0
#define GPIO_W_OUTPUT_VALUE_05_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_05_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_05_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_05_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_05_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_05_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_05_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_05_0
#define GPIO_W_INTERRUPT_CLEAR_05_0                     _MK_ADDR_CONST(0x1ab4)
#define GPIO_W_INTERRUPT_CLEAR_05_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_05_0_SCR                         GPIO_W_SCR_05_0
#define GPIO_W_INTERRUPT_CLEAR_05_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_05_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_05_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_05_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6840 [0x1ab8]

// Reserved address 6844 [0x1abc]

// Register GPIO_W_ENABLE_CONFIG_06_0
#define GPIO_W_ENABLE_CONFIG_06_0                       _MK_ADDR_CONST(0x1ac0)
#define GPIO_W_ENABLE_CONFIG_06_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_06_0_SCR                   GPIO_W_SCR_06_0
#define GPIO_W_ENABLE_CONFIG_06_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_06_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_06_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_06_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_06_0
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0                  _MK_ADDR_CONST(0x1ac4)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_SCR                      GPIO_W_SCR_06_0
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_06_0
#define GPIO_W_INPUT_06_0                       _MK_ADDR_CONST(0x1ac8)
#define GPIO_W_INPUT_06_0_SECURE                        0x0
#define GPIO_W_INPUT_06_0_SCR                   GPIO_W_SCR_06_0
#define GPIO_W_INPUT_06_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_06_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_06_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_06_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_06_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_06_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_06_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_06_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_06_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_06_0
#define GPIO_W_OUTPUT_CONTROL_06_0                      _MK_ADDR_CONST(0x1acc)
#define GPIO_W_OUTPUT_CONTROL_06_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_06_0_SCR                  GPIO_W_SCR_06_0
#define GPIO_W_OUTPUT_CONTROL_06_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_06_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_06_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_06_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_06_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_06_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_06_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_06_0
#define GPIO_W_OUTPUT_VALUE_06_0                        _MK_ADDR_CONST(0x1ad0)
#define GPIO_W_OUTPUT_VALUE_06_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_06_0_SCR                    GPIO_W_SCR_06_0
#define GPIO_W_OUTPUT_VALUE_06_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_06_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_06_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_06_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_06_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_06_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_06_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_06_0
#define GPIO_W_INTERRUPT_CLEAR_06_0                     _MK_ADDR_CONST(0x1ad4)
#define GPIO_W_INTERRUPT_CLEAR_06_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_06_0_SCR                         GPIO_W_SCR_06_0
#define GPIO_W_INTERRUPT_CLEAR_06_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_06_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_06_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_06_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6872 [0x1ad8]

// Reserved address 6876 [0x1adc]

// Register GPIO_W_ENABLE_CONFIG_07_0
#define GPIO_W_ENABLE_CONFIG_07_0                       _MK_ADDR_CONST(0x1ae0)
#define GPIO_W_ENABLE_CONFIG_07_0_SECURE                        0x0
#define GPIO_W_ENABLE_CONFIG_07_0_SCR                   GPIO_W_SCR_07_0
#define GPIO_W_ENABLE_CONFIG_07_0_WORD_COUNT                    0x1
#define GPIO_W_ENABLE_CONFIG_07_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_07_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_07_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_SHIFT)
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_RANGE                  1:1
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_WOFFSET                        0x0
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SHIFT)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_W_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_W_DEBOUNCE_THRESHOLD_07_0
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0                  _MK_ADDR_CONST(0x1ae4)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_SECURE                   0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_SCR                      GPIO_W_SCR_07_0
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_WORD_COUNT                       0x1
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_INPUT_07_0
#define GPIO_W_INPUT_07_0                       _MK_ADDR_CONST(0x1ae8)
#define GPIO_W_INPUT_07_0_SECURE                        0x0
#define GPIO_W_INPUT_07_0_SCR                   GPIO_W_SCR_07_0
#define GPIO_W_INPUT_07_0_WORD_COUNT                    0x1
#define GPIO_W_INPUT_07_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_INPUT_07_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_W_INPUT_07_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_W_INPUT_07_0_GPIO_IN_SHIFT)
#define GPIO_W_INPUT_07_0_GPIO_IN_RANGE                 0:0
#define GPIO_W_INPUT_07_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_W_INPUT_07_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_W_INPUT_07_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_W_OUTPUT_CONTROL_07_0
#define GPIO_W_OUTPUT_CONTROL_07_0                      _MK_ADDR_CONST(0x1aec)
#define GPIO_W_OUTPUT_CONTROL_07_0_SECURE                       0x0
#define GPIO_W_OUTPUT_CONTROL_07_0_SCR                  GPIO_W_SCR_07_0
#define GPIO_W_OUTPUT_CONTROL_07_0_WORD_COUNT                   0x1
#define GPIO_W_OUTPUT_CONTROL_07_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_07_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_07_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_07_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_07_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_07_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_W_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_W_OUTPUT_VALUE_07_0
#define GPIO_W_OUTPUT_VALUE_07_0                        _MK_ADDR_CONST(0x1af0)
#define GPIO_W_OUTPUT_VALUE_07_0_SECURE                         0x0
#define GPIO_W_OUTPUT_VALUE_07_0_SCR                    GPIO_W_SCR_07_0
#define GPIO_W_OUTPUT_VALUE_07_0_WORD_COUNT                     0x1
#define GPIO_W_OUTPUT_VALUE_07_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_07_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_07_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_07_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_07_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_07_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_CLEAR_07_0
#define GPIO_W_INTERRUPT_CLEAR_07_0                     _MK_ADDR_CONST(0x1af4)
#define GPIO_W_INTERRUPT_CLEAR_07_0_SECURE                      0x0
#define GPIO_W_INTERRUPT_CLEAR_07_0_SCR                         GPIO_W_SCR_07_0
#define GPIO_W_INTERRUPT_CLEAR_07_0_WORD_COUNT                  0x1
#define GPIO_W_INTERRUPT_CLEAR_07_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_07_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_07_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_W_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 6904 [0x1af8]

// Reserved address 6908 [0x1afc]

// Register GPIO_W_INTERRUPT_STATUS_G0_0
#define GPIO_W_INTERRUPT_STATUS_G0_0                    _MK_ADDR_CONST(0x1b00)
#define GPIO_W_INTERRUPT_STATUS_G0_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G0_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G0_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G0_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G0_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_STATUS_G1_0
#define GPIO_W_INTERRUPT_STATUS_G1_0                    _MK_ADDR_CONST(0x1b04)
#define GPIO_W_INTERRUPT_STATUS_G1_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G1_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G1_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G1_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G1_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_STATUS_G2_0
#define GPIO_W_INTERRUPT_STATUS_G2_0                    _MK_ADDR_CONST(0x1b08)
#define GPIO_W_INTERRUPT_STATUS_G2_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G2_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G2_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G2_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G2_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G2_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_STATUS_G3_0
#define GPIO_W_INTERRUPT_STATUS_G3_0                    _MK_ADDR_CONST(0x1b0c)
#define GPIO_W_INTERRUPT_STATUS_G3_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G3_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G3_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G3_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G3_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G3_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_STATUS_G4_0
#define GPIO_W_INTERRUPT_STATUS_G4_0                    _MK_ADDR_CONST(0x1b10)
#define GPIO_W_INTERRUPT_STATUS_G4_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G4_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G4_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G4_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G4_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G4_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_STATUS_G5_0
#define GPIO_W_INTERRUPT_STATUS_G5_0                    _MK_ADDR_CONST(0x1b14)
#define GPIO_W_INTERRUPT_STATUS_G5_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G5_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G5_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G5_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G5_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G5_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_STATUS_G6_0
#define GPIO_W_INTERRUPT_STATUS_G6_0                    _MK_ADDR_CONST(0x1b18)
#define GPIO_W_INTERRUPT_STATUS_G6_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G6_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G6_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G6_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G6_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G6_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_W_INTERRUPT_STATUS_G7_0
#define GPIO_W_INTERRUPT_STATUS_G7_0                    _MK_ADDR_CONST(0x1b1c)
#define GPIO_W_INTERRUPT_STATUS_G7_0_SECURE                     0x0
#define GPIO_W_INTERRUPT_STATUS_G7_0_SCR                        0
#define GPIO_W_INTERRUPT_STATUS_G7_0_WORD_COUNT                         0x1
#define GPIO_W_INTERRUPT_STATUS_G7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G7_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G7_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G7_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xff, GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                        7:0
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_W_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 6944 [0x1b20]

// Reserved address 6948 [0x1b24]

// Reserved address 6952 [0x1b28]

// Reserved address 6956 [0x1b2c]

// Reserved address 6960 [0x1b30]

// Reserved address 6964 [0x1b34]

// Reserved address 6968 [0x1b38]

// Reserved address 6972 [0x1b3c]

// Reserved address 6976 [0x1b40]

// Reserved address 6980 [0x1b44]

// Reserved address 6984 [0x1b48]

// Reserved address 6988 [0x1b4c]

// Reserved address 6992 [0x1b50]

// Reserved address 6996 [0x1b54]

// Reserved address 7000 [0x1b58]

// Reserved address 7004 [0x1b5c]

// Reserved address 7008 [0x1b60]

// Reserved address 7012 [0x1b64]

// Reserved address 7016 [0x1b68]

// Reserved address 7020 [0x1b6c]

// Reserved address 7024 [0x1b70]

// Reserved address 7028 [0x1b74]

// Reserved address 7032 [0x1b78]

// Reserved address 7036 [0x1b7c]

// Reserved address 7040 [0x1b80]

// Reserved address 7044 [0x1b84]

// Reserved address 7048 [0x1b88]

// Reserved address 7052 [0x1b8c]

// Reserved address 7056 [0x1b90]

// Reserved address 7060 [0x1b94]

// Reserved address 7064 [0x1b98]

// Reserved address 7068 [0x1b9c]

// Reserved address 7072 [0x1ba0]

// Reserved address 7076 [0x1ba4]

// Reserved address 7080 [0x1ba8]

// Reserved address 7084 [0x1bac]

// Reserved address 7088 [0x1bb0]

// Reserved address 7092 [0x1bb4]

// Reserved address 7096 [0x1bb8]

// Reserved address 7100 [0x1bbc]

// Reserved address 7104 [0x1bc0]

// Reserved address 7108 [0x1bc4]

// Reserved address 7112 [0x1bc8]

// Reserved address 7116 [0x1bcc]

// Reserved address 7120 [0x1bd0]

// Reserved address 7124 [0x1bd4]

// Reserved address 7128 [0x1bd8]

// Reserved address 7132 [0x1bdc]

// Reserved address 7136 [0x1be0]

// Reserved address 7140 [0x1be4]

// Reserved address 7144 [0x1be8]

// Reserved address 7148 [0x1bec]

// Reserved address 7152 [0x1bf0]

// Reserved address 7156 [0x1bf4]

// Reserved address 7160 [0x1bf8]

// Reserved address 7164 [0x1bfc]

// Register GPIO_AA_ENABLE_CONFIG_00_0
#define GPIO_AA_ENABLE_CONFIG_00_0                      _MK_ADDR_CONST(0x1c00)
#define GPIO_AA_ENABLE_CONFIG_00_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_SCR                  GPIO_AA_SCR_00_0
#define GPIO_AA_ENABLE_CONFIG_00_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_00_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_00_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_00_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0                 _MK_ADDR_CONST(0x1c04)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_SCR                     GPIO_AA_SCR_00_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_00_0
#define GPIO_AA_INPUT_00_0                      _MK_ADDR_CONST(0x1c08)
#define GPIO_AA_INPUT_00_0_SECURE                       0x0
#define GPIO_AA_INPUT_00_0_SCR                  GPIO_AA_SCR_00_0
#define GPIO_AA_INPUT_00_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_00_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_00_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_00_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_00_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_00_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_00_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_00_0
#define GPIO_AA_OUTPUT_CONTROL_00_0                     _MK_ADDR_CONST(0x1c0c)
#define GPIO_AA_OUTPUT_CONTROL_00_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_00_0_SCR                         GPIO_AA_SCR_00_0
#define GPIO_AA_OUTPUT_CONTROL_00_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_00_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_00_0
#define GPIO_AA_OUTPUT_VALUE_00_0                       _MK_ADDR_CONST(0x1c10)
#define GPIO_AA_OUTPUT_VALUE_00_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_00_0_SCR                   GPIO_AA_SCR_00_0
#define GPIO_AA_OUTPUT_VALUE_00_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_00_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_00_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_00_0
#define GPIO_AA_INTERRUPT_CLEAR_00_0                    _MK_ADDR_CONST(0x1c14)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_00_0_SCR                        GPIO_AA_SCR_00_0
#define GPIO_AA_INTERRUPT_CLEAR_00_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_00_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7192 [0x1c18]

// Reserved address 7196 [0x1c1c]

// Register GPIO_AA_ENABLE_CONFIG_01_0
#define GPIO_AA_ENABLE_CONFIG_01_0                      _MK_ADDR_CONST(0x1c20)
#define GPIO_AA_ENABLE_CONFIG_01_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_SCR                  GPIO_AA_SCR_01_0
#define GPIO_AA_ENABLE_CONFIG_01_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_01_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_01_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_01_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0                 _MK_ADDR_CONST(0x1c24)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_SCR                     GPIO_AA_SCR_01_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_01_0
#define GPIO_AA_INPUT_01_0                      _MK_ADDR_CONST(0x1c28)
#define GPIO_AA_INPUT_01_0_SECURE                       0x0
#define GPIO_AA_INPUT_01_0_SCR                  GPIO_AA_SCR_01_0
#define GPIO_AA_INPUT_01_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_01_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_01_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_01_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_01_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_01_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_01_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_01_0
#define GPIO_AA_OUTPUT_CONTROL_01_0                     _MK_ADDR_CONST(0x1c2c)
#define GPIO_AA_OUTPUT_CONTROL_01_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_01_0_SCR                         GPIO_AA_SCR_01_0
#define GPIO_AA_OUTPUT_CONTROL_01_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_01_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_01_0
#define GPIO_AA_OUTPUT_VALUE_01_0                       _MK_ADDR_CONST(0x1c30)
#define GPIO_AA_OUTPUT_VALUE_01_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_01_0_SCR                   GPIO_AA_SCR_01_0
#define GPIO_AA_OUTPUT_VALUE_01_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_01_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_01_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_01_0
#define GPIO_AA_INTERRUPT_CLEAR_01_0                    _MK_ADDR_CONST(0x1c34)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_01_0_SCR                        GPIO_AA_SCR_01_0
#define GPIO_AA_INTERRUPT_CLEAR_01_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_01_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7224 [0x1c38]

// Reserved address 7228 [0x1c3c]

// Register GPIO_AA_ENABLE_CONFIG_02_0
#define GPIO_AA_ENABLE_CONFIG_02_0                      _MK_ADDR_CONST(0x1c40)
#define GPIO_AA_ENABLE_CONFIG_02_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_SCR                  GPIO_AA_SCR_02_0
#define GPIO_AA_ENABLE_CONFIG_02_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_02_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_02_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_02_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0                 _MK_ADDR_CONST(0x1c44)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_SCR                     GPIO_AA_SCR_02_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_02_0
#define GPIO_AA_INPUT_02_0                      _MK_ADDR_CONST(0x1c48)
#define GPIO_AA_INPUT_02_0_SECURE                       0x0
#define GPIO_AA_INPUT_02_0_SCR                  GPIO_AA_SCR_02_0
#define GPIO_AA_INPUT_02_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_02_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_02_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_02_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_02_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_02_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_02_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_02_0
#define GPIO_AA_OUTPUT_CONTROL_02_0                     _MK_ADDR_CONST(0x1c4c)
#define GPIO_AA_OUTPUT_CONTROL_02_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_02_0_SCR                         GPIO_AA_SCR_02_0
#define GPIO_AA_OUTPUT_CONTROL_02_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_02_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_02_0
#define GPIO_AA_OUTPUT_VALUE_02_0                       _MK_ADDR_CONST(0x1c50)
#define GPIO_AA_OUTPUT_VALUE_02_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_02_0_SCR                   GPIO_AA_SCR_02_0
#define GPIO_AA_OUTPUT_VALUE_02_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_02_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_02_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_02_0
#define GPIO_AA_INTERRUPT_CLEAR_02_0                    _MK_ADDR_CONST(0x1c54)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_02_0_SCR                        GPIO_AA_SCR_02_0
#define GPIO_AA_INTERRUPT_CLEAR_02_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_02_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7256 [0x1c58]

// Reserved address 7260 [0x1c5c]

// Register GPIO_AA_ENABLE_CONFIG_03_0
#define GPIO_AA_ENABLE_CONFIG_03_0                      _MK_ADDR_CONST(0x1c60)
#define GPIO_AA_ENABLE_CONFIG_03_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_SCR                  GPIO_AA_SCR_03_0
#define GPIO_AA_ENABLE_CONFIG_03_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_03_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_03_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_03_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0                 _MK_ADDR_CONST(0x1c64)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_SCR                     GPIO_AA_SCR_03_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_03_0
#define GPIO_AA_INPUT_03_0                      _MK_ADDR_CONST(0x1c68)
#define GPIO_AA_INPUT_03_0_SECURE                       0x0
#define GPIO_AA_INPUT_03_0_SCR                  GPIO_AA_SCR_03_0
#define GPIO_AA_INPUT_03_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_03_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_03_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_03_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_03_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_03_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_03_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_03_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_03_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_03_0
#define GPIO_AA_OUTPUT_CONTROL_03_0                     _MK_ADDR_CONST(0x1c6c)
#define GPIO_AA_OUTPUT_CONTROL_03_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_03_0_SCR                         GPIO_AA_SCR_03_0
#define GPIO_AA_OUTPUT_CONTROL_03_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_03_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_03_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_03_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_03_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_03_0
#define GPIO_AA_OUTPUT_VALUE_03_0                       _MK_ADDR_CONST(0x1c70)
#define GPIO_AA_OUTPUT_VALUE_03_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_03_0_SCR                   GPIO_AA_SCR_03_0
#define GPIO_AA_OUTPUT_VALUE_03_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_03_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_03_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_03_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_03_0
#define GPIO_AA_INTERRUPT_CLEAR_03_0                    _MK_ADDR_CONST(0x1c74)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_03_0_SCR                        GPIO_AA_SCR_03_0
#define GPIO_AA_INTERRUPT_CLEAR_03_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_03_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7288 [0x1c78]

// Reserved address 7292 [0x1c7c]

// Register GPIO_AA_ENABLE_CONFIG_04_0
#define GPIO_AA_ENABLE_CONFIG_04_0                      _MK_ADDR_CONST(0x1c80)
#define GPIO_AA_ENABLE_CONFIG_04_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_SCR                  GPIO_AA_SCR_04_0
#define GPIO_AA_ENABLE_CONFIG_04_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_04_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_04_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_04_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_04_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0                 _MK_ADDR_CONST(0x1c84)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_SCR                     GPIO_AA_SCR_04_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_04_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_04_0
#define GPIO_AA_INPUT_04_0                      _MK_ADDR_CONST(0x1c88)
#define GPIO_AA_INPUT_04_0_SECURE                       0x0
#define GPIO_AA_INPUT_04_0_SCR                  GPIO_AA_SCR_04_0
#define GPIO_AA_INPUT_04_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_04_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_04_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_04_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_04_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_04_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_04_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_04_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_04_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_04_0
#define GPIO_AA_OUTPUT_CONTROL_04_0                     _MK_ADDR_CONST(0x1c8c)
#define GPIO_AA_OUTPUT_CONTROL_04_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_04_0_SCR                         GPIO_AA_SCR_04_0
#define GPIO_AA_OUTPUT_CONTROL_04_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_04_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_04_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_04_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_04_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_04_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_04_0
#define GPIO_AA_OUTPUT_VALUE_04_0                       _MK_ADDR_CONST(0x1c90)
#define GPIO_AA_OUTPUT_VALUE_04_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_04_0_SCR                   GPIO_AA_SCR_04_0
#define GPIO_AA_OUTPUT_VALUE_04_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_04_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_04_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_04_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_04_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_04_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_04_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_04_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_04_0
#define GPIO_AA_INTERRUPT_CLEAR_04_0                    _MK_ADDR_CONST(0x1c94)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_04_0_SCR                        GPIO_AA_SCR_04_0
#define GPIO_AA_INTERRUPT_CLEAR_04_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_04_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_04_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7320 [0x1c98]

// Reserved address 7324 [0x1c9c]

// Register GPIO_AA_ENABLE_CONFIG_05_0
#define GPIO_AA_ENABLE_CONFIG_05_0                      _MK_ADDR_CONST(0x1ca0)
#define GPIO_AA_ENABLE_CONFIG_05_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_SCR                  GPIO_AA_SCR_05_0
#define GPIO_AA_ENABLE_CONFIG_05_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_05_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_05_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_05_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_05_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_05_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0                 _MK_ADDR_CONST(0x1ca4)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_SCR                     GPIO_AA_SCR_05_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_05_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_05_0
#define GPIO_AA_INPUT_05_0                      _MK_ADDR_CONST(0x1ca8)
#define GPIO_AA_INPUT_05_0_SECURE                       0x0
#define GPIO_AA_INPUT_05_0_SCR                  GPIO_AA_SCR_05_0
#define GPIO_AA_INPUT_05_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_05_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_05_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_05_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_05_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_05_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_05_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_05_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_05_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_05_0
#define GPIO_AA_OUTPUT_CONTROL_05_0                     _MK_ADDR_CONST(0x1cac)
#define GPIO_AA_OUTPUT_CONTROL_05_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_05_0_SCR                         GPIO_AA_SCR_05_0
#define GPIO_AA_OUTPUT_CONTROL_05_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_05_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_05_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_05_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_05_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_05_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_05_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_05_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_05_0
#define GPIO_AA_OUTPUT_VALUE_05_0                       _MK_ADDR_CONST(0x1cb0)
#define GPIO_AA_OUTPUT_VALUE_05_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_05_0_SCR                   GPIO_AA_SCR_05_0
#define GPIO_AA_OUTPUT_VALUE_05_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_05_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_05_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_05_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_05_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_05_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_05_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_05_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_05_0
#define GPIO_AA_INTERRUPT_CLEAR_05_0                    _MK_ADDR_CONST(0x1cb4)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_05_0_SCR                        GPIO_AA_SCR_05_0
#define GPIO_AA_INTERRUPT_CLEAR_05_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_05_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_05_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7352 [0x1cb8]

// Reserved address 7356 [0x1cbc]

// Register GPIO_AA_ENABLE_CONFIG_06_0
#define GPIO_AA_ENABLE_CONFIG_06_0                      _MK_ADDR_CONST(0x1cc0)
#define GPIO_AA_ENABLE_CONFIG_06_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_SCR                  GPIO_AA_SCR_06_0
#define GPIO_AA_ENABLE_CONFIG_06_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_06_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_06_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_06_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_06_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_06_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0                 _MK_ADDR_CONST(0x1cc4)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_SCR                     GPIO_AA_SCR_06_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_06_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_06_0
#define GPIO_AA_INPUT_06_0                      _MK_ADDR_CONST(0x1cc8)
#define GPIO_AA_INPUT_06_0_SECURE                       0x0
#define GPIO_AA_INPUT_06_0_SCR                  GPIO_AA_SCR_06_0
#define GPIO_AA_INPUT_06_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_06_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_06_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_06_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_06_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_06_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_06_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_06_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_06_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_06_0
#define GPIO_AA_OUTPUT_CONTROL_06_0                     _MK_ADDR_CONST(0x1ccc)
#define GPIO_AA_OUTPUT_CONTROL_06_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_06_0_SCR                         GPIO_AA_SCR_06_0
#define GPIO_AA_OUTPUT_CONTROL_06_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_06_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_06_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_06_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_06_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_06_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_06_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_06_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_06_0
#define GPIO_AA_OUTPUT_VALUE_06_0                       _MK_ADDR_CONST(0x1cd0)
#define GPIO_AA_OUTPUT_VALUE_06_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_06_0_SCR                   GPIO_AA_SCR_06_0
#define GPIO_AA_OUTPUT_VALUE_06_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_06_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_06_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_06_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_06_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_06_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_06_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_06_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_06_0
#define GPIO_AA_INTERRUPT_CLEAR_06_0                    _MK_ADDR_CONST(0x1cd4)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_06_0_SCR                        GPIO_AA_SCR_06_0
#define GPIO_AA_INTERRUPT_CLEAR_06_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_06_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_06_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7384 [0x1cd8]

// Reserved address 7388 [0x1cdc]

// Register GPIO_AA_ENABLE_CONFIG_07_0
#define GPIO_AA_ENABLE_CONFIG_07_0                      _MK_ADDR_CONST(0x1ce0)
#define GPIO_AA_ENABLE_CONFIG_07_0_SECURE                       0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_SCR                  GPIO_AA_SCR_07_0
#define GPIO_AA_ENABLE_CONFIG_07_0_WORD_COUNT                   0x1
#define GPIO_AA_ENABLE_CONFIG_07_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_07_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_07_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_RANGE                    0:0
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_WOFFSET                  0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_GPIO_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_SHIFT                 _MK_SHIFT_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_RANGE                 1:1
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_WOFFSET                       0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_IN                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_IN_OUT_OUT                   _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SHIFT                   _MK_SHIFT_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_FIELD                   _MK_FIELD_CONST(0x3, GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_RANGE                   3:2
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_WOFFSET                 0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_NO_TRIGGER                      _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_LEVEL                   _MK_ENUM_CONST(1)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_SINGLE_EDGE                     _MK_ENUM_CONST(2)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_TYPE_DOUBLE_EDGE                     _MK_ENUM_CONST(3)

#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SHIFT                  _MK_SHIFT_CONST(4)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_RANGE                  4:4
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                        _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SHIFT                      _MK_SHIFT_CONST(5)
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_RANGE                      5:5
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_WOFFSET                    0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_DEBOUNCE_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SHIFT                     _MK_SHIFT_CONST(6)
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_RANGE                     6:6
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_WOFFSET                   0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_INTERRUPT_FUNCTION_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SHIFT                  _MK_SHIFT_CONST(7)
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_FIELD                  _MK_FIELD_CONST(0x1, GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_RANGE                  7:7
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_WOFFSET                        0x0
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_DISABLE                        _MK_ENUM_CONST(0)
#define GPIO_AA_ENABLE_CONFIG_07_0_TIMESTAMPING_FUNCTION_ENABLE                 _MK_ENUM_CONST(1)


// Register GPIO_AA_DEBOUNCE_THRESHOLD_07_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0                 _MK_ADDR_CONST(0x1ce4)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_SECURE                  0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_SCR                     GPIO_AA_SCR_07_0
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_WORD_COUNT                      0x1
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_FIELD                        _MK_FIELD_CONST(0xff, GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_RANGE                        7:0
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_WOFFSET                      0x0
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_DEBOUNCE_THRESHOLD_07_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_INPUT_07_0
#define GPIO_AA_INPUT_07_0                      _MK_ADDR_CONST(0x1ce8)
#define GPIO_AA_INPUT_07_0_SECURE                       0x0
#define GPIO_AA_INPUT_07_0_SCR                  GPIO_AA_SCR_07_0
#define GPIO_AA_INPUT_07_0_WORD_COUNT                   0x1
#define GPIO_AA_INPUT_07_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_INPUT_07_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_GPIO_IN_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_AA_INPUT_07_0_GPIO_IN_FIELD                        _MK_FIELD_CONST(0x1, GPIO_AA_INPUT_07_0_GPIO_IN_SHIFT)
#define GPIO_AA_INPUT_07_0_GPIO_IN_RANGE                        0:0
#define GPIO_AA_INPUT_07_0_GPIO_IN_WOFFSET                      0x0
#define GPIO_AA_INPUT_07_0_GPIO_IN_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_GPIO_IN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_GPIO_IN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INPUT_07_0_GPIO_IN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_AA_OUTPUT_CONTROL_07_0
#define GPIO_AA_OUTPUT_CONTROL_07_0                     _MK_ADDR_CONST(0x1cec)
#define GPIO_AA_OUTPUT_CONTROL_07_0_SECURE                      0x0
#define GPIO_AA_OUTPUT_CONTROL_07_0_SCR                         GPIO_AA_SCR_07_0
#define GPIO_AA_OUTPUT_CONTROL_07_0_WORD_COUNT                  0x1
#define GPIO_AA_OUTPUT_CONTROL_07_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_07_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_07_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_07_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_07_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_07_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_FIELD                      _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_RANGE                      0:0
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_WOFFSET                    0x0
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DEFAULT                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_DRIVEN                     _MK_ENUM_CONST(0)
#define GPIO_AA_OUTPUT_CONTROL_07_0_GPIO_OUT_CONTROL_FLOATED                    _MK_ENUM_CONST(1)


// Register GPIO_AA_OUTPUT_VALUE_07_0
#define GPIO_AA_OUTPUT_VALUE_07_0                       _MK_ADDR_CONST(0x1cf0)
#define GPIO_AA_OUTPUT_VALUE_07_0_SECURE                        0x0
#define GPIO_AA_OUTPUT_VALUE_07_0_SCR                   GPIO_AA_SCR_07_0
#define GPIO_AA_OUTPUT_VALUE_07_0_WORD_COUNT                    0x1
#define GPIO_AA_OUTPUT_VALUE_07_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_07_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_07_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_07_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_07_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_07_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_FIELD                    _MK_FIELD_CONST(0x1, GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_RANGE                    0:0
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_WOFFSET                  0x0
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_OUTPUT_VALUE_07_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_CLEAR_07_0
#define GPIO_AA_INTERRUPT_CLEAR_07_0                    _MK_ADDR_CONST(0x1cf4)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_SECURE                     0x0
#define GPIO_AA_INTERRUPT_CLEAR_07_0_SCR                        GPIO_AA_SCR_07_0
#define GPIO_AA_INTERRUPT_CLEAR_07_0_WORD_COUNT                         0x1
#define GPIO_AA_INTERRUPT_CLEAR_07_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_RANGE                 0:0
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_WOFFSET                       0x0
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                     _MK_ENUM_CONST(0)
#define GPIO_AA_INTERRUPT_CLEAR_07_0_GPIO_INTERRUPT_CLEAR_CLEAR                 _MK_ENUM_CONST(1)


// Reserved address 7416 [0x1cf8]

// Reserved address 7420 [0x1cfc]

// Register GPIO_AA_INTERRUPT_STATUS_G0_0
#define GPIO_AA_INTERRUPT_STATUS_G0_0                   _MK_ADDR_CONST(0x1d00)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G0_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G0_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_STATUS_G1_0
#define GPIO_AA_INTERRUPT_STATUS_G1_0                   _MK_ADDR_CONST(0x1d04)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G1_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G1_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_STATUS_G2_0
#define GPIO_AA_INTERRUPT_STATUS_G2_0                   _MK_ADDR_CONST(0x1d08)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G2_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G2_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_STATUS_G3_0
#define GPIO_AA_INTERRUPT_STATUS_G3_0                   _MK_ADDR_CONST(0x1d0c)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G3_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G3_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_STATUS_G4_0
#define GPIO_AA_INTERRUPT_STATUS_G4_0                   _MK_ADDR_CONST(0x1d10)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G4_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G4_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_STATUS_G5_0
#define GPIO_AA_INTERRUPT_STATUS_G5_0                   _MK_ADDR_CONST(0x1d14)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G5_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G5_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_STATUS_G6_0
#define GPIO_AA_INTERRUPT_STATUS_G6_0                   _MK_ADDR_CONST(0x1d18)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G6_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G6_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register GPIO_AA_INTERRUPT_STATUS_G7_0
#define GPIO_AA_INTERRUPT_STATUS_G7_0                   _MK_ADDR_CONST(0x1d1c)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_SECURE                    0x0
#define GPIO_AA_INTERRUPT_STATUS_G7_0_SCR                       0
#define GPIO_AA_INTERRUPT_STATUS_G7_0_WORD_COUNT                        0x1
#define GPIO_AA_INTERRUPT_STATUS_G7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                       _MK_FIELD_CONST(0xff, GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                       7:0
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                     0x0
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_AA_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 7456 [0x1d20]

// Reserved address 7460 [0x1d24]

// Reserved address 7464 [0x1d28]

// Reserved address 7468 [0x1d2c]

// Reserved address 7472 [0x1d30]

// Reserved address 7476 [0x1d34]

// Reserved address 7480 [0x1d38]

// Reserved address 7484 [0x1d3c]

// Reserved address 7488 [0x1d40]

// Reserved address 7492 [0x1d44]

// Reserved address 7496 [0x1d48]

// Reserved address 7500 [0x1d4c]

// Reserved address 7504 [0x1d50]

// Reserved address 7508 [0x1d54]

// Reserved address 7512 [0x1d58]

// Reserved address 7516 [0x1d5c]

// Reserved address 7520 [0x1d60]

// Reserved address 7524 [0x1d64]

// Reserved address 7528 [0x1d68]

// Reserved address 7532 [0x1d6c]

// Reserved address 7536 [0x1d70]

// Reserved address 7540 [0x1d74]

// Reserved address 7544 [0x1d78]

// Reserved address 7548 [0x1d7c]

// Reserved address 7552 [0x1d80]

// Reserved address 7556 [0x1d84]

// Reserved address 7560 [0x1d88]

// Reserved address 7564 [0x1d8c]

// Reserved address 7568 [0x1d90]

// Reserved address 7572 [0x1d94]

// Reserved address 7576 [0x1d98]

// Reserved address 7580 [0x1d9c]

// Reserved address 7584 [0x1da0]

// Reserved address 7588 [0x1da4]

// Reserved address 7592 [0x1da8]

// Reserved address 7596 [0x1dac]

// Reserved address 7600 [0x1db0]

// Reserved address 7604 [0x1db4]

// Reserved address 7608 [0x1db8]

// Reserved address 7612 [0x1dbc]

// Reserved address 7616 [0x1dc0]

// Reserved address 7620 [0x1dc4]

// Reserved address 7624 [0x1dc8]

// Reserved address 7628 [0x1dcc]

// Reserved address 7632 [0x1dd0]

// Reserved address 7636 [0x1dd4]

// Reserved address 7640 [0x1dd8]

// Reserved address 7644 [0x1ddc]

// Reserved address 7648 [0x1de0]

// Reserved address 7652 [0x1de4]

// Reserved address 7656 [0x1de8]

// Reserved address 7660 [0x1dec]

// Reserved address 7664 [0x1df0]

// Reserved address 7668 [0x1df4]

// Reserved address 7672 [0x1df8]

// Reserved address 7676 [0x1dfc]

// Register GPIO_Z_ENABLE_CONFIG_00_0
#define GPIO_Z_ENABLE_CONFIG_00_0                       _MK_ADDR_CONST(0x1e00)
#define GPIO_Z_ENABLE_CONFIG_00_0_SECURE                        0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_SCR                   GPIO_Z_SCR_00_0
#define GPIO_Z_ENABLE_CONFIG_00_0_WORD_COUNT                    0x1
#define GPIO_Z_ENABLE_CONFIG_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_00_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_RANGE                  1:1
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_WOFFSET                        0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_00_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_Z_DEBOUNCE_THRESHOLD_00_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0                  _MK_ADDR_CONST(0x1e04)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_SECURE                   0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_SCR                      GPIO_Z_SCR_00_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_WORD_COUNT                       0x1
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_00_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_INPUT_00_0
#define GPIO_Z_INPUT_00_0                       _MK_ADDR_CONST(0x1e08)
#define GPIO_Z_INPUT_00_0_SECURE                        0x0
#define GPIO_Z_INPUT_00_0_SCR                   GPIO_Z_SCR_00_0
#define GPIO_Z_INPUT_00_0_WORD_COUNT                    0x1
#define GPIO_Z_INPUT_00_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_INPUT_00_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_INPUT_00_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_Z_INPUT_00_0_GPIO_IN_SHIFT)
#define GPIO_Z_INPUT_00_0_GPIO_IN_RANGE                 0:0
#define GPIO_Z_INPUT_00_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_Z_INPUT_00_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_00_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_OUTPUT_CONTROL_00_0
#define GPIO_Z_OUTPUT_CONTROL_00_0                      _MK_ADDR_CONST(0x1e0c)
#define GPIO_Z_OUTPUT_CONTROL_00_0_SECURE                       0x0
#define GPIO_Z_OUTPUT_CONTROL_00_0_SCR                  GPIO_Z_SCR_00_0
#define GPIO_Z_OUTPUT_CONTROL_00_0_WORD_COUNT                   0x1
#define GPIO_Z_OUTPUT_CONTROL_00_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_00_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_00_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_00_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_00_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_00_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_00_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_Z_OUTPUT_VALUE_00_0
#define GPIO_Z_OUTPUT_VALUE_00_0                        _MK_ADDR_CONST(0x1e10)
#define GPIO_Z_OUTPUT_VALUE_00_0_SECURE                         0x0
#define GPIO_Z_OUTPUT_VALUE_00_0_SCR                    GPIO_Z_SCR_00_0
#define GPIO_Z_OUTPUT_VALUE_00_0_WORD_COUNT                     0x1
#define GPIO_Z_OUTPUT_VALUE_00_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_00_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_00_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_00_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_00_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_00_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_00_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_CLEAR_00_0
#define GPIO_Z_INTERRUPT_CLEAR_00_0                     _MK_ADDR_CONST(0x1e14)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_SECURE                      0x0
#define GPIO_Z_INTERRUPT_CLEAR_00_0_SCR                         GPIO_Z_SCR_00_0
#define GPIO_Z_INTERRUPT_CLEAR_00_0_WORD_COUNT                  0x1
#define GPIO_Z_INTERRUPT_CLEAR_00_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_00_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 7704 [0x1e18]

// Reserved address 7708 [0x1e1c]

// Register GPIO_Z_ENABLE_CONFIG_01_0
#define GPIO_Z_ENABLE_CONFIG_01_0                       _MK_ADDR_CONST(0x1e20)
#define GPIO_Z_ENABLE_CONFIG_01_0_SECURE                        0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_SCR                   GPIO_Z_SCR_01_0
#define GPIO_Z_ENABLE_CONFIG_01_0_WORD_COUNT                    0x1
#define GPIO_Z_ENABLE_CONFIG_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_01_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_RANGE                  1:1
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_WOFFSET                        0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_01_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_Z_DEBOUNCE_THRESHOLD_01_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0                  _MK_ADDR_CONST(0x1e24)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_SECURE                   0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_SCR                      GPIO_Z_SCR_01_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_WORD_COUNT                       0x1
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_01_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_INPUT_01_0
#define GPIO_Z_INPUT_01_0                       _MK_ADDR_CONST(0x1e28)
#define GPIO_Z_INPUT_01_0_SECURE                        0x0
#define GPIO_Z_INPUT_01_0_SCR                   GPIO_Z_SCR_01_0
#define GPIO_Z_INPUT_01_0_WORD_COUNT                    0x1
#define GPIO_Z_INPUT_01_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_INPUT_01_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_INPUT_01_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_Z_INPUT_01_0_GPIO_IN_SHIFT)
#define GPIO_Z_INPUT_01_0_GPIO_IN_RANGE                 0:0
#define GPIO_Z_INPUT_01_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_Z_INPUT_01_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_01_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_OUTPUT_CONTROL_01_0
#define GPIO_Z_OUTPUT_CONTROL_01_0                      _MK_ADDR_CONST(0x1e2c)
#define GPIO_Z_OUTPUT_CONTROL_01_0_SECURE                       0x0
#define GPIO_Z_OUTPUT_CONTROL_01_0_SCR                  GPIO_Z_SCR_01_0
#define GPIO_Z_OUTPUT_CONTROL_01_0_WORD_COUNT                   0x1
#define GPIO_Z_OUTPUT_CONTROL_01_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_01_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_01_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_01_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_01_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_01_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_01_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_Z_OUTPUT_VALUE_01_0
#define GPIO_Z_OUTPUT_VALUE_01_0                        _MK_ADDR_CONST(0x1e30)
#define GPIO_Z_OUTPUT_VALUE_01_0_SECURE                         0x0
#define GPIO_Z_OUTPUT_VALUE_01_0_SCR                    GPIO_Z_SCR_01_0
#define GPIO_Z_OUTPUT_VALUE_01_0_WORD_COUNT                     0x1
#define GPIO_Z_OUTPUT_VALUE_01_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_01_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_01_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_01_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_01_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_01_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_01_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_CLEAR_01_0
#define GPIO_Z_INTERRUPT_CLEAR_01_0                     _MK_ADDR_CONST(0x1e34)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_SECURE                      0x0
#define GPIO_Z_INTERRUPT_CLEAR_01_0_SCR                         GPIO_Z_SCR_01_0
#define GPIO_Z_INTERRUPT_CLEAR_01_0_WORD_COUNT                  0x1
#define GPIO_Z_INTERRUPT_CLEAR_01_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_01_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 7736 [0x1e38]

// Reserved address 7740 [0x1e3c]

// Register GPIO_Z_ENABLE_CONFIG_02_0
#define GPIO_Z_ENABLE_CONFIG_02_0                       _MK_ADDR_CONST(0x1e40)
#define GPIO_Z_ENABLE_CONFIG_02_0_SECURE                        0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_SCR                   GPIO_Z_SCR_02_0
#define GPIO_Z_ENABLE_CONFIG_02_0_WORD_COUNT                    0x1
#define GPIO_Z_ENABLE_CONFIG_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_02_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_RANGE                  1:1
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_WOFFSET                        0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_02_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_Z_DEBOUNCE_THRESHOLD_02_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0                  _MK_ADDR_CONST(0x1e44)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_SECURE                   0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_SCR                      GPIO_Z_SCR_02_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_WORD_COUNT                       0x1
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_02_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_INPUT_02_0
#define GPIO_Z_INPUT_02_0                       _MK_ADDR_CONST(0x1e48)
#define GPIO_Z_INPUT_02_0_SECURE                        0x0
#define GPIO_Z_INPUT_02_0_SCR                   GPIO_Z_SCR_02_0
#define GPIO_Z_INPUT_02_0_WORD_COUNT                    0x1
#define GPIO_Z_INPUT_02_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_INPUT_02_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_INPUT_02_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_Z_INPUT_02_0_GPIO_IN_SHIFT)
#define GPIO_Z_INPUT_02_0_GPIO_IN_RANGE                 0:0
#define GPIO_Z_INPUT_02_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_Z_INPUT_02_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_02_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_OUTPUT_CONTROL_02_0
#define GPIO_Z_OUTPUT_CONTROL_02_0                      _MK_ADDR_CONST(0x1e4c)
#define GPIO_Z_OUTPUT_CONTROL_02_0_SECURE                       0x0
#define GPIO_Z_OUTPUT_CONTROL_02_0_SCR                  GPIO_Z_SCR_02_0
#define GPIO_Z_OUTPUT_CONTROL_02_0_WORD_COUNT                   0x1
#define GPIO_Z_OUTPUT_CONTROL_02_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_02_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_02_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_02_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_02_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_02_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_02_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_Z_OUTPUT_VALUE_02_0
#define GPIO_Z_OUTPUT_VALUE_02_0                        _MK_ADDR_CONST(0x1e50)
#define GPIO_Z_OUTPUT_VALUE_02_0_SECURE                         0x0
#define GPIO_Z_OUTPUT_VALUE_02_0_SCR                    GPIO_Z_SCR_02_0
#define GPIO_Z_OUTPUT_VALUE_02_0_WORD_COUNT                     0x1
#define GPIO_Z_OUTPUT_VALUE_02_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_02_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_02_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_02_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_02_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_02_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_02_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_CLEAR_02_0
#define GPIO_Z_INTERRUPT_CLEAR_02_0                     _MK_ADDR_CONST(0x1e54)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_SECURE                      0x0
#define GPIO_Z_INTERRUPT_CLEAR_02_0_SCR                         GPIO_Z_SCR_02_0
#define GPIO_Z_INTERRUPT_CLEAR_02_0_WORD_COUNT                  0x1
#define GPIO_Z_INTERRUPT_CLEAR_02_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_02_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 7768 [0x1e58]

// Reserved address 7772 [0x1e5c]

// Register GPIO_Z_ENABLE_CONFIG_03_0
#define GPIO_Z_ENABLE_CONFIG_03_0                       _MK_ADDR_CONST(0x1e60)
#define GPIO_Z_ENABLE_CONFIG_03_0_SECURE                        0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_SCR                   GPIO_Z_SCR_03_0
#define GPIO_Z_ENABLE_CONFIG_03_0_WORD_COUNT                    0x1
#define GPIO_Z_ENABLE_CONFIG_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_03_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_RANGE                     0:0
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_WOFFSET                   0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_GPIO_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_SHIFT                  _MK_SHIFT_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_RANGE                  1:1
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_WOFFSET                        0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_IN                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_IN_OUT_OUT                    _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT                    _MK_SHIFT_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_FIELD                    _MK_FIELD_CONST(0x3, GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_RANGE                    3:2
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_WOFFSET                  0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_NO_TRIGGER                       _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_LEVEL                    _MK_ENUM_CONST(1)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_SINGLE_EDGE                      _MK_ENUM_CONST(2)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_TYPE_DOUBLE_EDGE                      _MK_ENUM_CONST(3)

#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT                   _MK_SHIFT_CONST(4)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_RANGE                   4:4
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_LOW_LEVEL__FALLING_EDGE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TRIGGER_LEVEL_HIGH_LEVEL__RISING_EDGE                 _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT                       _MK_SHIFT_CONST(5)
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_RANGE                       5:5
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_WOFFSET                     0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_DISABLE                     _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_DEBOUNCE_FUNCTION_ENABLE                      _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT                      _MK_SHIFT_CONST(6)
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_FIELD                      _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_RANGE                      6:6
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_WOFFSET                    0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_DISABLE                    _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_INTERRUPT_FUNCTION_ENABLE                     _MK_ENUM_CONST(1)

#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT                   _MK_SHIFT_CONST(7)
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_FIELD                   _MK_FIELD_CONST(0x1, GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SHIFT)
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_RANGE                   7:7
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_WOFFSET                 0x0
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_DISABLE                 _MK_ENUM_CONST(0)
#define GPIO_Z_ENABLE_CONFIG_03_0_TIMESTAMPING_FUNCTION_ENABLE                  _MK_ENUM_CONST(1)


// Register GPIO_Z_DEBOUNCE_THRESHOLD_03_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0                  _MK_ADDR_CONST(0x1e64)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_SECURE                   0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_SCR                      GPIO_Z_SCR_03_0
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_WORD_COUNT                       0x1
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_FIELD                 _MK_FIELD_CONST(0xff, GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SHIFT)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_RANGE                 7:0
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_WOFFSET                       0x0
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_DEBOUNCE_THRESHOLD_03_0_DEBOUNCE_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_INPUT_03_0
#define GPIO_Z_INPUT_03_0                       _MK_ADDR_CONST(0x1e68)
#define GPIO_Z_INPUT_03_0_SECURE                        0x0
#define GPIO_Z_INPUT_03_0_SCR                   GPIO_Z_SCR_03_0
#define GPIO_Z_INPUT_03_0_WORD_COUNT                    0x1
#define GPIO_Z_INPUT_03_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_INPUT_03_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_GPIO_IN_SHIFT                 _MK_SHIFT_CONST(0)
#define GPIO_Z_INPUT_03_0_GPIO_IN_FIELD                 _MK_FIELD_CONST(0x1, GPIO_Z_INPUT_03_0_GPIO_IN_SHIFT)
#define GPIO_Z_INPUT_03_0_GPIO_IN_RANGE                 0:0
#define GPIO_Z_INPUT_03_0_GPIO_IN_WOFFSET                       0x0
#define GPIO_Z_INPUT_03_0_GPIO_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_GPIO_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_GPIO_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INPUT_03_0_GPIO_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register GPIO_Z_OUTPUT_CONTROL_03_0
#define GPIO_Z_OUTPUT_CONTROL_03_0                      _MK_ADDR_CONST(0x1e6c)
#define GPIO_Z_OUTPUT_CONTROL_03_0_SECURE                       0x0
#define GPIO_Z_OUTPUT_CONTROL_03_0_SCR                  GPIO_Z_SCR_03_0
#define GPIO_Z_OUTPUT_CONTROL_03_0_WORD_COUNT                   0x1
#define GPIO_Z_OUTPUT_CONTROL_03_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_03_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_03_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_03_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_03_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_03_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT                       _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FIELD                       _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SHIFT)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_RANGE                       0:0
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_WOFFSET                     0x0
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_DRIVEN                      _MK_ENUM_CONST(0)
#define GPIO_Z_OUTPUT_CONTROL_03_0_GPIO_OUT_CONTROL_FLOATED                     _MK_ENUM_CONST(1)


// Register GPIO_Z_OUTPUT_VALUE_03_0
#define GPIO_Z_OUTPUT_VALUE_03_0                        _MK_ADDR_CONST(0x1e70)
#define GPIO_Z_OUTPUT_VALUE_03_0_SECURE                         0x0
#define GPIO_Z_OUTPUT_VALUE_03_0_SCR                    GPIO_Z_SCR_03_0
#define GPIO_Z_OUTPUT_VALUE_03_0_WORD_COUNT                     0x1
#define GPIO_Z_OUTPUT_VALUE_03_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_03_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_03_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_03_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_03_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_03_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT                     _MK_SHIFT_CONST(0)
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_FIELD                     _MK_FIELD_CONST(0x1, GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SHIFT)
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_RANGE                     0:0
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_WOFFSET                   0x0
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_OUTPUT_VALUE_03_0_GPIO_OUT_VAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_CLEAR_03_0
#define GPIO_Z_INTERRUPT_CLEAR_03_0                     _MK_ADDR_CONST(0x1e74)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_SECURE                      0x0
#define GPIO_Z_INTERRUPT_CLEAR_03_0_SCR                         GPIO_Z_SCR_03_0
#define GPIO_Z_INTERRUPT_CLEAR_03_0_WORD_COUNT                  0x1
#define GPIO_Z_INTERRUPT_CLEAR_03_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT                  _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SHIFT)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_RANGE                  0:0
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_WOFFSET                        0x0
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_NOT_CLEAR                      _MK_ENUM_CONST(0)
#define GPIO_Z_INTERRUPT_CLEAR_03_0_GPIO_INTERRUPT_CLEAR_CLEAR                  _MK_ENUM_CONST(1)


// Reserved address 7800 [0x1e78]

// Reserved address 7804 [0x1e7c]

// Reserved address 7808 [0x1e80]

// Reserved address 7812 [0x1e84]

// Reserved address 7816 [0x1e88]

// Reserved address 7820 [0x1e8c]

// Reserved address 7824 [0x1e90]

// Reserved address 7828 [0x1e94]

// Reserved address 7832 [0x1e98]

// Reserved address 7836 [0x1e9c]

// Reserved address 7840 [0x1ea0]

// Reserved address 7844 [0x1ea4]

// Reserved address 7848 [0x1ea8]

// Reserved address 7852 [0x1eac]

// Reserved address 7856 [0x1eb0]

// Reserved address 7860 [0x1eb4]

// Reserved address 7864 [0x1eb8]

// Reserved address 7868 [0x1ebc]

// Reserved address 7872 [0x1ec0]

// Reserved address 7876 [0x1ec4]

// Reserved address 7880 [0x1ec8]

// Reserved address 7884 [0x1ecc]

// Reserved address 7888 [0x1ed0]

// Reserved address 7892 [0x1ed4]

// Reserved address 7896 [0x1ed8]

// Reserved address 7900 [0x1edc]

// Reserved address 7904 [0x1ee0]

// Reserved address 7908 [0x1ee4]

// Reserved address 7912 [0x1ee8]

// Reserved address 7916 [0x1eec]

// Reserved address 7920 [0x1ef0]

// Reserved address 7924 [0x1ef4]

// Reserved address 7928 [0x1ef8]

// Reserved address 7932 [0x1efc]

// Register GPIO_Z_INTERRUPT_STATUS_G0_0
#define GPIO_Z_INTERRUPT_STATUS_G0_0                    _MK_ADDR_CONST(0x1f00)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G0_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G0_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G0_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_STATUS_G1_0
#define GPIO_Z_INTERRUPT_STATUS_G1_0                    _MK_ADDR_CONST(0x1f04)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G1_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G1_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G1_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_STATUS_G2_0
#define GPIO_Z_INTERRUPT_STATUS_G2_0                    _MK_ADDR_CONST(0x1f08)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G2_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G2_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G2_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_STATUS_G3_0
#define GPIO_Z_INTERRUPT_STATUS_G3_0                    _MK_ADDR_CONST(0x1f0c)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G3_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G3_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G3_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G3_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_STATUS_G4_0
#define GPIO_Z_INTERRUPT_STATUS_G4_0                    _MK_ADDR_CONST(0x1f10)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G4_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G4_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G4_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G4_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_STATUS_G5_0
#define GPIO_Z_INTERRUPT_STATUS_G5_0                    _MK_ADDR_CONST(0x1f14)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G5_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G5_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G5_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G5_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_STATUS_G6_0
#define GPIO_Z_INTERRUPT_STATUS_G6_0                    _MK_ADDR_CONST(0x1f18)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G6_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G6_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G6_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G6_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register GPIO_Z_INTERRUPT_STATUS_G7_0
#define GPIO_Z_INTERRUPT_STATUS_G7_0                    _MK_ADDR_CONST(0x1f1c)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_SECURE                     0x0
#define GPIO_Z_INTERRUPT_STATUS_G7_0_SCR                        0
#define GPIO_Z_INTERRUPT_STATUS_G7_0_WORD_COUNT                         0x1
#define GPIO_Z_INTERRUPT_STATUS_G7_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT                        _MK_SHIFT_CONST(0)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_FIELD                        _MK_FIELD_CONST(0xf, GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SHIFT)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_RANGE                        3:0
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_WOFFSET                      0x0
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define GPIO_Z_INTERRUPT_STATUS_G7_0_GPIO_INTERRUPT_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 7968 [0x1f20]

// Reserved address 7972 [0x1f24]

// Reserved address 7976 [0x1f28]

// Reserved address 7980 [0x1f2c]

// Reserved address 7984 [0x1f30]

// Reserved address 7988 [0x1f34]

// Reserved address 7992 [0x1f38]

// Reserved address 7996 [0x1f3c]

// Reserved address 8000 [0x1f40]

// Reserved address 8004 [0x1f44]

// Reserved address 8008 [0x1f48]

// Reserved address 8012 [0x1f4c]

// Reserved address 8016 [0x1f50]

// Reserved address 8020 [0x1f54]

// Reserved address 8024 [0x1f58]

// Reserved address 8028 [0x1f5c]

// Reserved address 8032 [0x1f60]

// Reserved address 8036 [0x1f64]

// Reserved address 8040 [0x1f68]

// Reserved address 8044 [0x1f6c]

// Reserved address 8048 [0x1f70]

// Reserved address 8052 [0x1f74]

// Reserved address 8056 [0x1f78]

// Reserved address 8060 [0x1f7c]

// Reserved address 8064 [0x1f80]

// Reserved address 8068 [0x1f84]

// Reserved address 8072 [0x1f88]

// Reserved address 8076 [0x1f8c]

// Reserved address 8080 [0x1f90]

// Reserved address 8084 [0x1f94]

// Reserved address 8088 [0x1f98]

// Reserved address 8092 [0x1f9c]

// Reserved address 8096 [0x1fa0]

// Reserved address 8100 [0x1fa4]

// Reserved address 8104 [0x1fa8]

// Reserved address 8108 [0x1fac]

// Reserved address 8112 [0x1fb0]

// Reserved address 8116 [0x1fb4]

// Reserved address 8120 [0x1fb8]

// Reserved address 8124 [0x1fbc]

// Reserved address 8128 [0x1fc0]

// Reserved address 8132 [0x1fc4]

// Reserved address 8136 [0x1fc8]

// Reserved address 8140 [0x1fcc]

// Reserved address 8144 [0x1fd0]

// Reserved address 8148 [0x1fd4]

// Reserved address 8152 [0x1fd8]

// Reserved address 8156 [0x1fdc]

// Reserved address 8160 [0x1fe0]

// Reserved address 8164 [0x1fe4]

// Reserved address 8168 [0x1fe8]

// Reserved address 8172 [0x1fec]

// Reserved address 8176 [0x1ff0]

// Reserved address 8180 [0x1ff4]

// Reserved address 8184 [0x1ff8]

// Reserved address 8188 [0x1ffc]

//
// REGISTER LIST
//
#define LIST_ARGPIO_AON_REGS(_op_) \
_op_(GPIO_FF_ENABLE_CONFIG_00_0) \
_op_(GPIO_FF_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_FF_INPUT_00_0) \
_op_(GPIO_FF_OUTPUT_CONTROL_00_0) \
_op_(GPIO_FF_OUTPUT_VALUE_00_0) \
_op_(GPIO_FF_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_FF_ENABLE_CONFIG_01_0) \
_op_(GPIO_FF_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_FF_INPUT_01_0) \
_op_(GPIO_FF_OUTPUT_CONTROL_01_0) \
_op_(GPIO_FF_OUTPUT_VALUE_01_0) \
_op_(GPIO_FF_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_FF_ENABLE_CONFIG_02_0) \
_op_(GPIO_FF_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_FF_INPUT_02_0) \
_op_(GPIO_FF_OUTPUT_CONTROL_02_0) \
_op_(GPIO_FF_OUTPUT_VALUE_02_0) \
_op_(GPIO_FF_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_FF_ENABLE_CONFIG_03_0) \
_op_(GPIO_FF_DEBOUNCE_THRESHOLD_03_0) \
_op_(GPIO_FF_INPUT_03_0) \
_op_(GPIO_FF_OUTPUT_CONTROL_03_0) \
_op_(GPIO_FF_OUTPUT_VALUE_03_0) \
_op_(GPIO_FF_INTERRUPT_CLEAR_03_0) \
_op_(GPIO_FF_ENABLE_CONFIG_04_0) \
_op_(GPIO_FF_DEBOUNCE_THRESHOLD_04_0) \
_op_(GPIO_FF_INPUT_04_0) \
_op_(GPIO_FF_OUTPUT_CONTROL_04_0) \
_op_(GPIO_FF_OUTPUT_VALUE_04_0) \
_op_(GPIO_FF_INTERRUPT_CLEAR_04_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_FF_INTERRUPT_STATUS_G7_0) \
_op_(GPIO_S_ENABLE_CONFIG_00_0) \
_op_(GPIO_S_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_S_INPUT_00_0) \
_op_(GPIO_S_OUTPUT_CONTROL_00_0) \
_op_(GPIO_S_OUTPUT_VALUE_00_0) \
_op_(GPIO_S_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_S_ENABLE_CONFIG_01_0) \
_op_(GPIO_S_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_S_INPUT_01_0) \
_op_(GPIO_S_OUTPUT_CONTROL_01_0) \
_op_(GPIO_S_OUTPUT_VALUE_01_0) \
_op_(GPIO_S_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_S_ENABLE_CONFIG_02_0) \
_op_(GPIO_S_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_S_INPUT_02_0) \
_op_(GPIO_S_OUTPUT_CONTROL_02_0) \
_op_(GPIO_S_OUTPUT_VALUE_02_0) \
_op_(GPIO_S_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_S_ENABLE_CONFIG_03_0) \
_op_(GPIO_S_DEBOUNCE_THRESHOLD_03_0) \
_op_(GPIO_S_INPUT_03_0) \
_op_(GPIO_S_OUTPUT_CONTROL_03_0) \
_op_(GPIO_S_OUTPUT_VALUE_03_0) \
_op_(GPIO_S_INTERRUPT_CLEAR_03_0) \
_op_(GPIO_S_ENABLE_CONFIG_04_0) \
_op_(GPIO_S_DEBOUNCE_THRESHOLD_04_0) \
_op_(GPIO_S_INPUT_04_0) \
_op_(GPIO_S_OUTPUT_CONTROL_04_0) \
_op_(GPIO_S_OUTPUT_VALUE_04_0) \
_op_(GPIO_S_INTERRUPT_CLEAR_04_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_S_INTERRUPT_STATUS_G7_0) \
_op_(GPIO_U_ENABLE_CONFIG_00_0) \
_op_(GPIO_U_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_U_INPUT_00_0) \
_op_(GPIO_U_OUTPUT_CONTROL_00_0) \
_op_(GPIO_U_OUTPUT_VALUE_00_0) \
_op_(GPIO_U_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_U_ENABLE_CONFIG_01_0) \
_op_(GPIO_U_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_U_INPUT_01_0) \
_op_(GPIO_U_OUTPUT_CONTROL_01_0) \
_op_(GPIO_U_OUTPUT_VALUE_01_0) \
_op_(GPIO_U_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_U_ENABLE_CONFIG_02_0) \
_op_(GPIO_U_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_U_INPUT_02_0) \
_op_(GPIO_U_OUTPUT_CONTROL_02_0) \
_op_(GPIO_U_OUTPUT_VALUE_02_0) \
_op_(GPIO_U_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_U_ENABLE_CONFIG_03_0) \
_op_(GPIO_U_DEBOUNCE_THRESHOLD_03_0) \
_op_(GPIO_U_INPUT_03_0) \
_op_(GPIO_U_OUTPUT_CONTROL_03_0) \
_op_(GPIO_U_OUTPUT_VALUE_03_0) \
_op_(GPIO_U_INTERRUPT_CLEAR_03_0) \
_op_(GPIO_U_ENABLE_CONFIG_04_0) \
_op_(GPIO_U_DEBOUNCE_THRESHOLD_04_0) \
_op_(GPIO_U_INPUT_04_0) \
_op_(GPIO_U_OUTPUT_CONTROL_04_0) \
_op_(GPIO_U_OUTPUT_VALUE_04_0) \
_op_(GPIO_U_INTERRUPT_CLEAR_04_0) \
_op_(GPIO_U_ENABLE_CONFIG_05_0) \
_op_(GPIO_U_DEBOUNCE_THRESHOLD_05_0) \
_op_(GPIO_U_INPUT_05_0) \
_op_(GPIO_U_OUTPUT_CONTROL_05_0) \
_op_(GPIO_U_OUTPUT_VALUE_05_0) \
_op_(GPIO_U_INTERRUPT_CLEAR_05_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_U_INTERRUPT_STATUS_G7_0) \
_op_(GPIO_EE_ENABLE_CONFIG_00_0) \
_op_(GPIO_EE_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_EE_INPUT_00_0) \
_op_(GPIO_EE_OUTPUT_CONTROL_00_0) \
_op_(GPIO_EE_OUTPUT_VALUE_00_0) \
_op_(GPIO_EE_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_EE_ENABLE_CONFIG_01_0) \
_op_(GPIO_EE_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_EE_INPUT_01_0) \
_op_(GPIO_EE_OUTPUT_CONTROL_01_0) \
_op_(GPIO_EE_OUTPUT_VALUE_01_0) \
_op_(GPIO_EE_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_EE_ENABLE_CONFIG_02_0) \
_op_(GPIO_EE_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_EE_INPUT_02_0) \
_op_(GPIO_EE_OUTPUT_CONTROL_02_0) \
_op_(GPIO_EE_OUTPUT_VALUE_02_0) \
_op_(GPIO_EE_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_EE_INTERRUPT_STATUS_G7_0) \
_op_(GPIO_V_ENABLE_CONFIG_00_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_V_INPUT_00_0) \
_op_(GPIO_V_OUTPUT_CONTROL_00_0) \
_op_(GPIO_V_OUTPUT_VALUE_00_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_V_ENABLE_CONFIG_01_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_V_INPUT_01_0) \
_op_(GPIO_V_OUTPUT_CONTROL_01_0) \
_op_(GPIO_V_OUTPUT_VALUE_01_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_V_ENABLE_CONFIG_02_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_V_INPUT_02_0) \
_op_(GPIO_V_OUTPUT_CONTROL_02_0) \
_op_(GPIO_V_OUTPUT_VALUE_02_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_V_ENABLE_CONFIG_03_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_03_0) \
_op_(GPIO_V_INPUT_03_0) \
_op_(GPIO_V_OUTPUT_CONTROL_03_0) \
_op_(GPIO_V_OUTPUT_VALUE_03_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_03_0) \
_op_(GPIO_V_ENABLE_CONFIG_04_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_04_0) \
_op_(GPIO_V_INPUT_04_0) \
_op_(GPIO_V_OUTPUT_CONTROL_04_0) \
_op_(GPIO_V_OUTPUT_VALUE_04_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_04_0) \
_op_(GPIO_V_ENABLE_CONFIG_05_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_05_0) \
_op_(GPIO_V_INPUT_05_0) \
_op_(GPIO_V_OUTPUT_CONTROL_05_0) \
_op_(GPIO_V_OUTPUT_VALUE_05_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_05_0) \
_op_(GPIO_V_ENABLE_CONFIG_06_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_06_0) \
_op_(GPIO_V_INPUT_06_0) \
_op_(GPIO_V_OUTPUT_CONTROL_06_0) \
_op_(GPIO_V_OUTPUT_VALUE_06_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_06_0) \
_op_(GPIO_V_ENABLE_CONFIG_07_0) \
_op_(GPIO_V_DEBOUNCE_THRESHOLD_07_0) \
_op_(GPIO_V_INPUT_07_0) \
_op_(GPIO_V_OUTPUT_CONTROL_07_0) \
_op_(GPIO_V_OUTPUT_VALUE_07_0) \
_op_(GPIO_V_INTERRUPT_CLEAR_07_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_V_INTERRUPT_STATUS_G7_0) \
_op_(GPIO_W_ENABLE_CONFIG_00_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_W_INPUT_00_0) \
_op_(GPIO_W_OUTPUT_CONTROL_00_0) \
_op_(GPIO_W_OUTPUT_VALUE_00_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_W_ENABLE_CONFIG_01_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_W_INPUT_01_0) \
_op_(GPIO_W_OUTPUT_CONTROL_01_0) \
_op_(GPIO_W_OUTPUT_VALUE_01_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_W_ENABLE_CONFIG_02_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_W_INPUT_02_0) \
_op_(GPIO_W_OUTPUT_CONTROL_02_0) \
_op_(GPIO_W_OUTPUT_VALUE_02_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_W_ENABLE_CONFIG_03_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_03_0) \
_op_(GPIO_W_INPUT_03_0) \
_op_(GPIO_W_OUTPUT_CONTROL_03_0) \
_op_(GPIO_W_OUTPUT_VALUE_03_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_03_0) \
_op_(GPIO_W_ENABLE_CONFIG_04_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_04_0) \
_op_(GPIO_W_INPUT_04_0) \
_op_(GPIO_W_OUTPUT_CONTROL_04_0) \
_op_(GPIO_W_OUTPUT_VALUE_04_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_04_0) \
_op_(GPIO_W_ENABLE_CONFIG_05_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_05_0) \
_op_(GPIO_W_INPUT_05_0) \
_op_(GPIO_W_OUTPUT_CONTROL_05_0) \
_op_(GPIO_W_OUTPUT_VALUE_05_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_05_0) \
_op_(GPIO_W_ENABLE_CONFIG_06_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_06_0) \
_op_(GPIO_W_INPUT_06_0) \
_op_(GPIO_W_OUTPUT_CONTROL_06_0) \
_op_(GPIO_W_OUTPUT_VALUE_06_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_06_0) \
_op_(GPIO_W_ENABLE_CONFIG_07_0) \
_op_(GPIO_W_DEBOUNCE_THRESHOLD_07_0) \
_op_(GPIO_W_INPUT_07_0) \
_op_(GPIO_W_OUTPUT_CONTROL_07_0) \
_op_(GPIO_W_OUTPUT_VALUE_07_0) \
_op_(GPIO_W_INTERRUPT_CLEAR_07_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_W_INTERRUPT_STATUS_G7_0) \
_op_(GPIO_AA_ENABLE_CONFIG_00_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_AA_INPUT_00_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_00_0) \
_op_(GPIO_AA_OUTPUT_VALUE_00_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_AA_ENABLE_CONFIG_01_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_AA_INPUT_01_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_01_0) \
_op_(GPIO_AA_OUTPUT_VALUE_01_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_AA_ENABLE_CONFIG_02_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_AA_INPUT_02_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_02_0) \
_op_(GPIO_AA_OUTPUT_VALUE_02_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_AA_ENABLE_CONFIG_03_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_03_0) \
_op_(GPIO_AA_INPUT_03_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_03_0) \
_op_(GPIO_AA_OUTPUT_VALUE_03_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_03_0) \
_op_(GPIO_AA_ENABLE_CONFIG_04_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_04_0) \
_op_(GPIO_AA_INPUT_04_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_04_0) \
_op_(GPIO_AA_OUTPUT_VALUE_04_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_04_0) \
_op_(GPIO_AA_ENABLE_CONFIG_05_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_05_0) \
_op_(GPIO_AA_INPUT_05_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_05_0) \
_op_(GPIO_AA_OUTPUT_VALUE_05_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_05_0) \
_op_(GPIO_AA_ENABLE_CONFIG_06_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_06_0) \
_op_(GPIO_AA_INPUT_06_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_06_0) \
_op_(GPIO_AA_OUTPUT_VALUE_06_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_06_0) \
_op_(GPIO_AA_ENABLE_CONFIG_07_0) \
_op_(GPIO_AA_DEBOUNCE_THRESHOLD_07_0) \
_op_(GPIO_AA_INPUT_07_0) \
_op_(GPIO_AA_OUTPUT_CONTROL_07_0) \
_op_(GPIO_AA_OUTPUT_VALUE_07_0) \
_op_(GPIO_AA_INTERRUPT_CLEAR_07_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_AA_INTERRUPT_STATUS_G7_0) \
_op_(GPIO_Z_ENABLE_CONFIG_00_0) \
_op_(GPIO_Z_DEBOUNCE_THRESHOLD_00_0) \
_op_(GPIO_Z_INPUT_00_0) \
_op_(GPIO_Z_OUTPUT_CONTROL_00_0) \
_op_(GPIO_Z_OUTPUT_VALUE_00_0) \
_op_(GPIO_Z_INTERRUPT_CLEAR_00_0) \
_op_(GPIO_Z_ENABLE_CONFIG_01_0) \
_op_(GPIO_Z_DEBOUNCE_THRESHOLD_01_0) \
_op_(GPIO_Z_INPUT_01_0) \
_op_(GPIO_Z_OUTPUT_CONTROL_01_0) \
_op_(GPIO_Z_OUTPUT_VALUE_01_0) \
_op_(GPIO_Z_INTERRUPT_CLEAR_01_0) \
_op_(GPIO_Z_ENABLE_CONFIG_02_0) \
_op_(GPIO_Z_DEBOUNCE_THRESHOLD_02_0) \
_op_(GPIO_Z_INPUT_02_0) \
_op_(GPIO_Z_OUTPUT_CONTROL_02_0) \
_op_(GPIO_Z_OUTPUT_VALUE_02_0) \
_op_(GPIO_Z_INTERRUPT_CLEAR_02_0) \
_op_(GPIO_Z_ENABLE_CONFIG_03_0) \
_op_(GPIO_Z_DEBOUNCE_THRESHOLD_03_0) \
_op_(GPIO_Z_INPUT_03_0) \
_op_(GPIO_Z_OUTPUT_CONTROL_03_0) \
_op_(GPIO_Z_OUTPUT_VALUE_03_0) \
_op_(GPIO_Z_INTERRUPT_CLEAR_03_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G0_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G1_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G2_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G3_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G4_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G5_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G6_0) \
_op_(GPIO_Z_INTERRUPT_STATUS_G7_0)


//
// ADDRESS SPACES
//


//
// ARGPIO_AON REGISTER BANKS
//

#define GPIO0_FIRST_REG 0x1000 // GPIO_FF_ENABLE_CONFIG_00_0
#define GPIO0_LAST_REG 0x1014 // GPIO_FF_INTERRUPT_CLEAR_00_0
#define GPIO1_FIRST_REG 0x1020 // GPIO_FF_ENABLE_CONFIG_01_0
#define GPIO1_LAST_REG 0x1034 // GPIO_FF_INTERRUPT_CLEAR_01_0
#define GPIO2_FIRST_REG 0x1040 // GPIO_FF_ENABLE_CONFIG_02_0
#define GPIO2_LAST_REG 0x1054 // GPIO_FF_INTERRUPT_CLEAR_02_0
#define GPIO3_FIRST_REG 0x1060 // GPIO_FF_ENABLE_CONFIG_03_0
#define GPIO3_LAST_REG 0x1074 // GPIO_FF_INTERRUPT_CLEAR_03_0
#define GPIO4_FIRST_REG 0x1080 // GPIO_FF_ENABLE_CONFIG_04_0
#define GPIO4_LAST_REG 0x1094 // GPIO_FF_INTERRUPT_CLEAR_04_0
#define GPIO5_FIRST_REG 0x1100 // GPIO_FF_INTERRUPT_STATUS_G0_0
#define GPIO5_LAST_REG 0x111c // GPIO_FF_INTERRUPT_STATUS_G7_0
#define GPIO6_FIRST_REG 0x1200 // GPIO_S_ENABLE_CONFIG_00_0
#define GPIO6_LAST_REG 0x1214 // GPIO_S_INTERRUPT_CLEAR_00_0
#define GPIO7_FIRST_REG 0x1220 // GPIO_S_ENABLE_CONFIG_01_0
#define GPIO7_LAST_REG 0x1234 // GPIO_S_INTERRUPT_CLEAR_01_0
#define GPIO8_FIRST_REG 0x1240 // GPIO_S_ENABLE_CONFIG_02_0
#define GPIO8_LAST_REG 0x1254 // GPIO_S_INTERRUPT_CLEAR_02_0
#define GPIO9_FIRST_REG 0x1260 // GPIO_S_ENABLE_CONFIG_03_0
#define GPIO9_LAST_REG 0x1274 // GPIO_S_INTERRUPT_CLEAR_03_0
#define GPIO10_FIRST_REG 0x1280 // GPIO_S_ENABLE_CONFIG_04_0
#define GPIO10_LAST_REG 0x1294 // GPIO_S_INTERRUPT_CLEAR_04_0
#define GPIO11_FIRST_REG 0x1300 // GPIO_S_INTERRUPT_STATUS_G0_0
#define GPIO11_LAST_REG 0x131c // GPIO_S_INTERRUPT_STATUS_G7_0
#define GPIO12_FIRST_REG 0x1400 // GPIO_U_ENABLE_CONFIG_00_0
#define GPIO12_LAST_REG 0x1414 // GPIO_U_INTERRUPT_CLEAR_00_0
#define GPIO13_FIRST_REG 0x1420 // GPIO_U_ENABLE_CONFIG_01_0
#define GPIO13_LAST_REG 0x1434 // GPIO_U_INTERRUPT_CLEAR_01_0
#define GPIO14_FIRST_REG 0x1440 // GPIO_U_ENABLE_CONFIG_02_0
#define GPIO14_LAST_REG 0x1454 // GPIO_U_INTERRUPT_CLEAR_02_0
#define GPIO15_FIRST_REG 0x1460 // GPIO_U_ENABLE_CONFIG_03_0
#define GPIO15_LAST_REG 0x1474 // GPIO_U_INTERRUPT_CLEAR_03_0
#define GPIO16_FIRST_REG 0x1480 // GPIO_U_ENABLE_CONFIG_04_0
#define GPIO16_LAST_REG 0x1494 // GPIO_U_INTERRUPT_CLEAR_04_0
#define GPIO17_FIRST_REG 0x14a0 // GPIO_U_ENABLE_CONFIG_05_0
#define GPIO17_LAST_REG 0x14b4 // GPIO_U_INTERRUPT_CLEAR_05_0
#define GPIO18_FIRST_REG 0x1500 // GPIO_U_INTERRUPT_STATUS_G0_0
#define GPIO18_LAST_REG 0x151c // GPIO_U_INTERRUPT_STATUS_G7_0
#define GPIO19_FIRST_REG 0x1600 // GPIO_EE_ENABLE_CONFIG_00_0
#define GPIO19_LAST_REG 0x1614 // GPIO_EE_INTERRUPT_CLEAR_00_0
#define GPIO20_FIRST_REG 0x1620 // GPIO_EE_ENABLE_CONFIG_01_0
#define GPIO20_LAST_REG 0x1634 // GPIO_EE_INTERRUPT_CLEAR_01_0
#define GPIO21_FIRST_REG 0x1640 // GPIO_EE_ENABLE_CONFIG_02_0
#define GPIO21_LAST_REG 0x1654 // GPIO_EE_INTERRUPT_CLEAR_02_0
#define GPIO22_FIRST_REG 0x1700 // GPIO_EE_INTERRUPT_STATUS_G0_0
#define GPIO22_LAST_REG 0x171c // GPIO_EE_INTERRUPT_STATUS_G7_0
#define GPIO23_FIRST_REG 0x1800 // GPIO_V_ENABLE_CONFIG_00_0
#define GPIO23_LAST_REG 0x1814 // GPIO_V_INTERRUPT_CLEAR_00_0
#define GPIO24_FIRST_REG 0x1820 // GPIO_V_ENABLE_CONFIG_01_0
#define GPIO24_LAST_REG 0x1834 // GPIO_V_INTERRUPT_CLEAR_01_0
#define GPIO25_FIRST_REG 0x1840 // GPIO_V_ENABLE_CONFIG_02_0
#define GPIO25_LAST_REG 0x1854 // GPIO_V_INTERRUPT_CLEAR_02_0
#define GPIO26_FIRST_REG 0x1860 // GPIO_V_ENABLE_CONFIG_03_0
#define GPIO26_LAST_REG 0x1874 // GPIO_V_INTERRUPT_CLEAR_03_0
#define GPIO27_FIRST_REG 0x1880 // GPIO_V_ENABLE_CONFIG_04_0
#define GPIO27_LAST_REG 0x1894 // GPIO_V_INTERRUPT_CLEAR_04_0
#define GPIO28_FIRST_REG 0x18a0 // GPIO_V_ENABLE_CONFIG_05_0
#define GPIO28_LAST_REG 0x18b4 // GPIO_V_INTERRUPT_CLEAR_05_0
#define GPIO29_FIRST_REG 0x18c0 // GPIO_V_ENABLE_CONFIG_06_0
#define GPIO29_LAST_REG 0x18d4 // GPIO_V_INTERRUPT_CLEAR_06_0
#define GPIO30_FIRST_REG 0x18e0 // GPIO_V_ENABLE_CONFIG_07_0
#define GPIO30_LAST_REG 0x18f4 // GPIO_V_INTERRUPT_CLEAR_07_0
#define GPIO31_FIRST_REG 0x1900 // GPIO_V_INTERRUPT_STATUS_G0_0
#define GPIO31_LAST_REG 0x191c // GPIO_V_INTERRUPT_STATUS_G7_0
#define GPIO32_FIRST_REG 0x1a00 // GPIO_W_ENABLE_CONFIG_00_0
#define GPIO32_LAST_REG 0x1a14 // GPIO_W_INTERRUPT_CLEAR_00_0
#define GPIO33_FIRST_REG 0x1a20 // GPIO_W_ENABLE_CONFIG_01_0
#define GPIO33_LAST_REG 0x1a34 // GPIO_W_INTERRUPT_CLEAR_01_0
#define GPIO34_FIRST_REG 0x1a40 // GPIO_W_ENABLE_CONFIG_02_0
#define GPIO34_LAST_REG 0x1a54 // GPIO_W_INTERRUPT_CLEAR_02_0
#define GPIO35_FIRST_REG 0x1a60 // GPIO_W_ENABLE_CONFIG_03_0
#define GPIO35_LAST_REG 0x1a74 // GPIO_W_INTERRUPT_CLEAR_03_0
#define GPIO36_FIRST_REG 0x1a80 // GPIO_W_ENABLE_CONFIG_04_0
#define GPIO36_LAST_REG 0x1a94 // GPIO_W_INTERRUPT_CLEAR_04_0
#define GPIO37_FIRST_REG 0x1aa0 // GPIO_W_ENABLE_CONFIG_05_0
#define GPIO37_LAST_REG 0x1ab4 // GPIO_W_INTERRUPT_CLEAR_05_0
#define GPIO38_FIRST_REG 0x1ac0 // GPIO_W_ENABLE_CONFIG_06_0
#define GPIO38_LAST_REG 0x1ad4 // GPIO_W_INTERRUPT_CLEAR_06_0
#define GPIO39_FIRST_REG 0x1ae0 // GPIO_W_ENABLE_CONFIG_07_0
#define GPIO39_LAST_REG 0x1af4 // GPIO_W_INTERRUPT_CLEAR_07_0
#define GPIO40_FIRST_REG 0x1b00 // GPIO_W_INTERRUPT_STATUS_G0_0
#define GPIO40_LAST_REG 0x1b1c // GPIO_W_INTERRUPT_STATUS_G7_0
#define GPIO41_FIRST_REG 0x1c00 // GPIO_AA_ENABLE_CONFIG_00_0
#define GPIO41_LAST_REG 0x1c14 // GPIO_AA_INTERRUPT_CLEAR_00_0
#define GPIO42_FIRST_REG 0x1c20 // GPIO_AA_ENABLE_CONFIG_01_0
#define GPIO42_LAST_REG 0x1c34 // GPIO_AA_INTERRUPT_CLEAR_01_0
#define GPIO43_FIRST_REG 0x1c40 // GPIO_AA_ENABLE_CONFIG_02_0
#define GPIO43_LAST_REG 0x1c54 // GPIO_AA_INTERRUPT_CLEAR_02_0
#define GPIO44_FIRST_REG 0x1c60 // GPIO_AA_ENABLE_CONFIG_03_0
#define GPIO44_LAST_REG 0x1c74 // GPIO_AA_INTERRUPT_CLEAR_03_0
#define GPIO45_FIRST_REG 0x1c80 // GPIO_AA_ENABLE_CONFIG_04_0
#define GPIO45_LAST_REG 0x1c94 // GPIO_AA_INTERRUPT_CLEAR_04_0
#define GPIO46_FIRST_REG 0x1ca0 // GPIO_AA_ENABLE_CONFIG_05_0
#define GPIO46_LAST_REG 0x1cb4 // GPIO_AA_INTERRUPT_CLEAR_05_0
#define GPIO47_FIRST_REG 0x1cc0 // GPIO_AA_ENABLE_CONFIG_06_0
#define GPIO47_LAST_REG 0x1cd4 // GPIO_AA_INTERRUPT_CLEAR_06_0
#define GPIO48_FIRST_REG 0x1ce0 // GPIO_AA_ENABLE_CONFIG_07_0
#define GPIO48_LAST_REG 0x1cf4 // GPIO_AA_INTERRUPT_CLEAR_07_0
#define GPIO49_FIRST_REG 0x1d00 // GPIO_AA_INTERRUPT_STATUS_G0_0
#define GPIO49_LAST_REG 0x1d1c // GPIO_AA_INTERRUPT_STATUS_G7_0
#define GPIO50_FIRST_REG 0x1e00 // GPIO_Z_ENABLE_CONFIG_00_0
#define GPIO50_LAST_REG 0x1e14 // GPIO_Z_INTERRUPT_CLEAR_00_0
#define GPIO51_FIRST_REG 0x1e20 // GPIO_Z_ENABLE_CONFIG_01_0
#define GPIO51_LAST_REG 0x1e34 // GPIO_Z_INTERRUPT_CLEAR_01_0
#define GPIO52_FIRST_REG 0x1e40 // GPIO_Z_ENABLE_CONFIG_02_0
#define GPIO52_LAST_REG 0x1e54 // GPIO_Z_INTERRUPT_CLEAR_02_0
#define GPIO53_FIRST_REG 0x1e60 // GPIO_Z_ENABLE_CONFIG_03_0
#define GPIO53_LAST_REG 0x1e74 // GPIO_Z_INTERRUPT_CLEAR_03_0
#define GPIO54_FIRST_REG 0x1f00 // GPIO_Z_INTERRUPT_STATUS_G0_0
#define GPIO54_LAST_REG 0x1f1c // GPIO_Z_INTERRUPT_STATUS_G7_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARGPIO_AON_H_INC_
