

================================================================
== Vivado HLS Report for 'Loop_5_proc'
================================================================
* Date:           Mon Jun  1 11:30:30 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.481 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 50.000 ns | 50.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          -|          -|     2|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      99|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      63|    -|
|Register         |        -|      -|      42|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      42|     162|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln35_fu_106_p2  |     +    |      0|  0|  39|          32|          32|
    |i_fu_95_p2          |     +    |      0|  0|  10|           2|           1|
    |ypartial_d0         |     +    |      0|  0|  39|          32|          32|
    |icmp_ln33_fu_89_p2  |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  99|          69|          69|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |ap_done            |   9|          2|    1|          2|
    |i2_load_loc_blk_n  |   9|          2|    1|          2|
    |i6_0_i_i_reg_68    |   9|          2|    2|          4|
    |ypartial_address0  |  15|          3|    3|          9|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  63|         13|    8|         21|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i6_0_i_i_reg_68        |   2|   0|    2|          0|
    |i_reg_131              |   2|   0|    2|          0|
    |shl_ln35_reg_123       |  31|   0|   32|          1|
    |ypartial_addr_reg_141  |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  42|   0|   43|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  Loop_5_proc | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  Loop_5_proc | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  Loop_5_proc | return value |
|ap_done              | out |    1| ap_ctrl_hs |  Loop_5_proc | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |  Loop_5_proc | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  Loop_5_proc | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  Loop_5_proc | return value |
|y_address0           | out |    1|  ap_memory |       y      |     array    |
|y_ce0                | out |    1|  ap_memory |       y      |     array    |
|y_q0                 |  in |   32|  ap_memory |       y      |     array    |
|i2_load_loc_dout     |  in |   32|   ap_fifo  |  i2_load_loc |    pointer   |
|i2_load_loc_empty_n  |  in |    1|   ap_fifo  |  i2_load_loc |    pointer   |
|i2_load_loc_read     | out |    1|   ap_fifo  |  i2_load_loc |    pointer   |
|ypartial_address0    | out |    3|  ap_memory |   ypartial   |     array    |
|ypartial_ce0         | out |    1|  ap_memory |   ypartial   |     array    |
|ypartial_we0         | out |    1|  ap_memory |   ypartial   |     array    |
|ypartial_d0          | out |   32|  ap_memory |   ypartial   |     array    |
|ypartial_q0          |  in |   32|  ap_memory |   ypartial   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

