Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system.qsys" --simulation=VHDL --allow-mixed-language-simulation --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system\simulation" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading AudioMini_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding PLL_using_AD1939_MCLK [altera_pll 18.1]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Progress: Parameterizing module Qsys_LED_control_0
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SystemID
Progress: Adding clk_AD1939_ABCLK [clock_source 18.1]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.1]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.1]
Progress: Parameterizing module clk_hps
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding jtag_mm1 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module jtag_mm1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for SIM_VHDL
Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: PLL_using_AD1939_MCLK: Generating simgen model
Info: PLL_using_AD1939_MCLK: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Tue Nov 12 12:16:58 2019 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition     Info: Copyright (C) 2018  Intel Corporation. All rights reserved.     Info: Your use of Intel Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Intel Program License      Info: Subscription Agreement, the Intel Quartus Prime License Agreement,     Info: the Intel FPGA IP License Agreement, or other applicable license     Info: agreement, including, without limitation, that your use is for     Info: the sole purpose of programming logic devices manufactured by     Info: Intel and sold by Intel or its authorized distributors.  Please     Info: refer to the applicable agreement for further details.     Info: Processing started: Tue Nov 12 12:16:59 2019 Info: Command: quartus_map soc_system_PLL_using_AD1939_MCLK.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance. Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected Info (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_using_ad1939_mclk.v     Info (12023): Found entity 1: soc_system_PLL_using_AD1939_MCLK File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 2 Info (12127): Elaborating entity "soc_system_PLL_using_AD1939_MCLK" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 85 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 85 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0002_PLL_using_AD1939_MCLK_gen/soc_system_PLL_using_AD1939_MCLK.v Line: 85     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "12.288 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "1"     Info (12134): Parameter "output_clock_frequency0" = "98.304000 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "0 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 4783 megabytes     Info: Processing ended: Tue Nov 12 12:17:14 2019     Info: Elapsed time: 00:00:15     Info: Total CPU time (on all processors): 00:00:01 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 4654 megabytes     Info: Processing ended: Tue Nov 12 12:17:15 2019     Info: Elapsed time: 00:00:17     Info: Total CPU time (on all processors): 00:00:02
Info: PLL_using_AD1939_MCLK: Simgen was successful
Info: PLL_using_AD1939_MCLK: "soc_system" instantiated altera_pll "PLL_using_AD1939_MCLK"
Error: Qsys_LED_control_0: Qsys_LED_control does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 13 or more modules remaining
Info: soc_system: Done "soc_system" with 13 modules, 4 files
Error: qsys-generate failed with exit code 1: 2 Errors, 4 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system\soc_system.spd" --output-directory="C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system\soc_system.spd --output-directory=C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system.qsys" --block-symbol-file --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading AudioMini_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding PLL_using_AD1939_MCLK [altera_pll 18.1]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Progress: Parameterizing module Qsys_LED_control_0
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SystemID
Progress: Adding clk_AD1939_ABCLK [clock_source 18.1]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.1]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.1]
Progress: Parameterizing module clk_hps
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding jtag_mm1 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module jtag_mm1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system.qsys" --synthesis=VHDL --output-directory="C:\Users\mc_gr\Desktop\EELE 467\Quartus Projects\Lab 6\AudioMini_Passthrough\soc_system\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading AudioMini_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding PLL_using_AD1939_MCLK [altera_pll 18.1]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding Qsys_LED_control_0 [Qsys_LED_control 1.0]
Progress: Parameterizing module Qsys_LED_control_0
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SystemID
Progress: Adding clk_AD1939_ABCLK [clock_source 18.1]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.1]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.1]
Progress: Parameterizing module clk_hps
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding jtag_mm1 [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module jtag_mm1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: PLL_using_AD1939_MCLK: "soc_system" instantiated altera_pll "PLL_using_AD1939_MCLK"
Info: Qsys_LED_control_0: "soc_system" instantiated Qsys_LED_control "Qsys_LED_control_0"
Info: SystemID: "soc_system" instantiated altera_avalon_sysid_qsys "SystemID"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "soc_system" instantiated altera_hps "hps"
Info: jtag_mm1: "soc_system" instantiated altera_jtag_avalon_master "jtag_mm1"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0007_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/mc_gr/AppData/Local/Temp/alt8212_50986843451153204.dir/0008_onchip_memory_gen//soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'
Info: onchip_memory: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "jtag_mm1" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_mm1" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_mm1" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_mm1" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_mm1" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_mm1" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_mm1" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_mm1" instantiated channel_adapter "p2b_adapter"
Info: onchip_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: onchip_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: onchip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory_s1_burst_adapter"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: jtag_mm1_master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "jtag_mm1_master_translator"
Info: jtag_mm1_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "jtag_mm1_master_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: hps_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/mc_gr/Desktop/EELE 467/Quartus Projects/Lab 6/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 53 modules, 123 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
