/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [28:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [3:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[130] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_16z = !(celloutsig_0_8z[2] ? celloutsig_0_10z : celloutsig_0_1z[1]);
  assign celloutsig_0_0z = ~((in_data[20] | in_data[24]) & in_data[74]);
  assign celloutsig_0_54z = ~((celloutsig_0_23z | celloutsig_0_29z) & celloutsig_0_31z[2]);
  assign celloutsig_0_59z = ~((celloutsig_0_21z | celloutsig_0_17z[27]) & celloutsig_0_28z[4]);
  assign celloutsig_1_0z = ~((in_data[121] | in_data[154]) & in_data[191]);
  assign celloutsig_0_12z = ~((celloutsig_0_5z | celloutsig_0_3z[2]) & celloutsig_0_2z[0]);
  assign celloutsig_0_15z = ~((celloutsig_0_13z | celloutsig_0_9z) & celloutsig_0_5z);
  assign celloutsig_0_29z = ~((celloutsig_0_27z[0] | celloutsig_0_13z) & celloutsig_0_22z);
  assign celloutsig_0_30z = ~((celloutsig_0_11z[1] | celloutsig_0_29z) & (celloutsig_0_3z[2] | celloutsig_0_28z[2]));
  assign celloutsig_0_45z = ~((celloutsig_0_39z | celloutsig_0_8z[1]) & (celloutsig_0_23z | celloutsig_0_29z));
  assign celloutsig_1_6z = ~((in_data[115] | celloutsig_1_0z) & (celloutsig_1_3z[1] | celloutsig_1_2z[0]));
  assign celloutsig_0_21z = ~((in_data[41] | celloutsig_0_5z) & (celloutsig_0_7z[4] | _01_));
  reg [5:0] _16_;
  always_ff @(negedge clkin_data[128], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _16_ <= 6'h00;
    else _16_ <= celloutsig_0_1z[7:2];
  assign { _02_[5], _00_, _02_[3:2], _01_, _02_[0] } = _16_;
  assign celloutsig_0_32z = { celloutsig_0_27z[3:0], celloutsig_0_18z } == celloutsig_0_28z[4:0];
  assign celloutsig_0_58z = { celloutsig_0_27z[3:0], celloutsig_0_54z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_4z } == { in_data[60:44], celloutsig_0_45z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_3z[10:9], celloutsig_1_1z } === { celloutsig_1_2z[1:0], celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[133:130] === { celloutsig_1_5z[2], celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_11z[3:1], celloutsig_1_2z } === celloutsig_1_13z[8:3];
  assign celloutsig_1_19z = celloutsig_1_17z[9:7] === { celloutsig_1_11z[3:2], celloutsig_1_18z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_0z } === { celloutsig_0_4z[2:0], celloutsig_0_12z };
  assign celloutsig_0_18z = { celloutsig_0_4z[4:0], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_9z } === { celloutsig_0_17z[14:12], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_14z[2:1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_12z } === in_data[61:55];
  assign celloutsig_0_5z = in_data[85:82] >= { celloutsig_0_4z[3:1], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_4z >= in_data[35:30];
  assign celloutsig_0_23z = { in_data[65:56], celloutsig_0_9z } >= { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_3z = { in_data[128:120], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[159:151], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_13z % { 1'h1, celloutsig_1_9z[7:3], celloutsig_1_2z, celloutsig_1_15z };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_4z[5:1], celloutsig_0_10z } % { 1'h1, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_39z = { celloutsig_0_33z[7], celloutsig_0_22z, celloutsig_0_20z } != celloutsig_0_1z[7:5];
  assign celloutsig_1_12z = { celloutsig_1_9z[6:4], celloutsig_1_5z } != celloutsig_1_9z[10:1];
  assign celloutsig_0_10z = { celloutsig_0_4z[1:0], _02_[5], _00_, _02_[3:2], _01_, _02_[0], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, _02_[5], _00_, _02_[3:2], _01_, _02_[0], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z } != { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, _02_[5], _00_, _02_[3:2], _01_, _02_[0], celloutsig_0_7z };
  assign celloutsig_1_15z = | { celloutsig_1_12z, celloutsig_1_9z[4:3] };
  assign celloutsig_0_20z = | { _00_, _01_, celloutsig_0_9z, _02_[5], _02_[3:2], _02_[0], in_data[83:76] };
  assign celloutsig_0_33z = { celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_28z } - { 5'h1f, celloutsig_0_28z };
  assign celloutsig_0_4z = in_data[5:0] - celloutsig_0_1z[6:1];
  assign celloutsig_1_5z = { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } - celloutsig_1_3z[9:3];
  assign celloutsig_0_7z = { celloutsig_0_4z[1], _02_[5], _00_, _02_[3:2], _01_, _02_[0] } - { celloutsig_0_4z[4:2], celloutsig_0_2z };
  assign celloutsig_0_11z = { _02_[5], _00_, _02_[3] } - { celloutsig_0_8z[1:0], celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_1z[2:0], celloutsig_0_0z } - celloutsig_0_1z[4:1];
  assign celloutsig_0_27z = { celloutsig_0_1z[6:2], celloutsig_0_18z } - { celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_15z };
  assign celloutsig_0_31z = { celloutsig_0_11z[1:0], celloutsig_0_23z } ~^ celloutsig_0_28z[4:2];
  assign celloutsig_0_3z = celloutsig_0_1z[5:2] ~^ { celloutsig_0_1z[4:2], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[168:166] ~^ in_data[122:120];
  assign celloutsig_1_8z = celloutsig_1_2z ~^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z } ~^ { celloutsig_1_2z[2:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_7z[2:1], celloutsig_1_4z, celloutsig_1_2z } ~^ { celloutsig_1_8z[2:1], celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_3z[8:1], celloutsig_1_4z, celloutsig_1_4z } ~^ { in_data[135:132], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_8z = { _02_[2], _01_, _02_[0] } ~^ celloutsig_0_3z[3:1];
  assign celloutsig_0_17z = { celloutsig_0_8z[1], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z } ~^ { celloutsig_0_12z, _02_[5], _00_, _02_[3:2], _01_, _02_[0], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_7z = celloutsig_1_3z[5:2];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[71:64];
  assign { _02_[4], _02_[1] } = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
