Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGA_Proj\Blinker_NiosII\de1_blinker.qsys --block-symbol-file --output-directory=C:\FPGA_Proj\Blinker_NiosII\de1_blinker --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading Blinker_NiosII/de1_blinker.qsys
Progress: Reading input file
Progress: Adding Centaines [altera_avalon_pio 15.0]
Progress: Parameterizing module Centaines
Progress: Adding Dizaines [altera_avalon_pio 15.0]
Progress: Parameterizing module Dizaines
Progress: Adding Milliers [altera_avalon_pio 15.0]
Progress: Parameterizing module Milliers
Progress: Adding Seven_Seg_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_1
Progress: Adding Seven_Seg_2 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_2
Progress: Adding Seven_Seg_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_3
Progress: Adding Seven_Seg_4 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_4
Progress: Adding Unites [altera_avalon_pio 15.0]
Progress: Parameterizing module Unites
Progress: Adding clk_main [clock_source 15.0]
Progress: Parameterizing module clk_main
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_proc [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_proc
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switcher [altera_avalon_pio 15.0]
Progress: Parameterizing module switcher
Progress: Adding sysid_1337 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_1337
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de1_blinker.Centaines: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.Dizaines: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.Milliers: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.Unites: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: de1_blinker.nios2_proc: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: de1_blinker.switcher: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.sysid_1337: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: de1_blinker.sysid_1337: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGA_Proj\Blinker_NiosII\de1_blinker.qsys --synthesis=VERILOG --output-directory=C:\FPGA_Proj\Blinker_NiosII\de1_blinker\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading Blinker_NiosII/de1_blinker.qsys
Progress: Reading input file
Progress: Adding Centaines [altera_avalon_pio 15.0]
Progress: Parameterizing module Centaines
Progress: Adding Dizaines [altera_avalon_pio 15.0]
Progress: Parameterizing module Dizaines
Progress: Adding Milliers [altera_avalon_pio 15.0]
Progress: Parameterizing module Milliers
Progress: Adding Seven_Seg_1 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_1
Progress: Adding Seven_Seg_2 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_2
Progress: Adding Seven_Seg_3 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_3
Progress: Adding Seven_Seg_4 [altera_avalon_pio 15.0]
Progress: Parameterizing module Seven_Seg_4
Progress: Adding Unites [altera_avalon_pio 15.0]
Progress: Parameterizing module Unites
Progress: Adding clk_main [clock_source 15.0]
Progress: Parameterizing module clk_main
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding nios2_proc [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_proc
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory
Progress: Adding switcher [altera_avalon_pio 15.0]
Progress: Parameterizing module switcher
Progress: Adding sysid_1337 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_1337
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de1_blinker.Centaines: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.Dizaines: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.Milliers: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.Unites: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: de1_blinker.nios2_proc: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: de1_blinker.switcher: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: de1_blinker.sysid_1337: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: de1_blinker.sysid_1337: Time stamp will be automatically updated when this component is generated.
Info: de1_blinker: Generating de1_blinker "de1_blinker" for QUARTUS_SYNTH
Info: Centaines: Starting RTL generation for module 'de1_blinker_Centaines'
Info: Centaines:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de1_blinker_Centaines --dir=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0031_Centaines_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0031_Centaines_gen//de1_blinker_Centaines_component_configuration.pl  --do_build_sim=0  ]
Info: Centaines: Done RTL generation for module 'de1_blinker_Centaines'
Info: Centaines: "de1_blinker" instantiated altera_avalon_pio "Centaines"
Info: Seven_Seg_1: Starting RTL generation for module 'de1_blinker_Seven_Seg_1'
Info: Seven_Seg_1:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de1_blinker_Seven_Seg_1 --dir=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0032_Seven_Seg_1_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0032_Seven_Seg_1_gen//de1_blinker_Seven_Seg_1_component_configuration.pl  --do_build_sim=0  ]
Info: Seven_Seg_1: Done RTL generation for module 'de1_blinker_Seven_Seg_1'
Info: Seven_Seg_1: "de1_blinker" instantiated altera_avalon_pio "Seven_Seg_1"
Info: jtag_uart_0: Starting RTL generation for module 'de1_blinker_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=de1_blinker_jtag_uart_0 --dir=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0033_jtag_uart_0_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0033_jtag_uart_0_gen//de1_blinker_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'de1_blinker_jtag_uart_0'
Info: jtag_uart_0: "de1_blinker" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_proc: Starting RTL generation for module 'de1_blinker_nios2_proc'
Info: nios2_proc:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/programs_2/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=de1_blinker_nios2_proc --dir=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0034_nios2_proc_gen/ --quartus_bindir=C:/programs_2/altera/15.0/quartus/bin64 --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0034_nios2_proc_gen//de1_blinker_nios2_proc_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_proc: # 2025.02.10 14:45:03 (*) Starting Nios II generation
Info: nios2_proc: # 2025.02.10 14:45:03 (*)   Checking for plaintext license.
Info: nios2_proc: # 2025.02.10 14:45:04 (*)   Couldn't query license setup in Quartus directory C:/programs_2/altera/15.0/quartus/bin64
Info: nios2_proc: # 2025.02.10 14:45:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_proc: # 2025.02.10 14:45:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_proc: # 2025.02.10 14:45:04 (*)   Plaintext license not found.
Info: nios2_proc: # 2025.02.10 14:45:04 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_proc: # 2025.02.10 14:45:04 (*)   Elaborating CPU configuration settings
Info: nios2_proc: # 2025.02.10 14:45:04 (*)   Creating all objects for CPU
Info: nios2_proc: # 2025.02.10 14:45:05 (*)   Generating RTL from CPU objects
Info: nios2_proc: # 2025.02.10 14:45:05 (*)   Creating plain-text RTL
Info: nios2_proc: # 2025.02.10 14:45:06 (*) Done Nios II generation
Info: nios2_proc: Done RTL generation for module 'de1_blinker_nios2_proc'
Info: nios2_proc: "de1_blinker" instantiated altera_nios2_qsys "nios2_proc"
Info: onchip_memory: Starting RTL generation for module 'de1_blinker_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/programs_2/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/programs_2/altera/15.0/quartus/bin64/perl/lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/europa -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/programs_2/altera/15.0/quartus/sopc_builder/bin -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs_2/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de1_blinker_onchip_memory --dir=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0035_onchip_memory_gen/ --quartus_dir=C:/programs_2/altera/15.0/quartus --verilog --config=C:/Users/asad1/AppData/Local/Temp/alt0129_6144051765177643932.dir/0035_onchip_memory_gen//de1_blinker_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'de1_blinker_onchip_memory'
Info: onchip_memory: "de1_blinker" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sysid_1337: "de1_blinker" instantiated altera_avalon_sysid_qsys "sysid_1337"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "de1_blinker" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "de1_blinker" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "de1_blinker" instantiated altera_reset_controller "rst_controller"
Info: nios2_proc_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_proc_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_proc_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_proc_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGA_Proj/Blinker_NiosII/de1_blinker/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: de1_blinker: Done "de1_blinker" with 28 modules, 42 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
