
           Lattice Mapping Report File for Design Module 'topdec00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     memProg00_memProg0.ngd -o memProg00_memProg0_map.ncd -pr
     memProg00_memProg0.prf -mp memProg00_memProg0.mrp -lpf C:/Users/ameri/Docum
     entos/ESCOM/Arquitectura/Arquitectura-de-Computadoras-master/II/Practicas/m
     emProg00/memProg0/memProg00_memProg0_synplify.lpf -lpf C:/Users/ameri/Docum
     entos/ESCOM/Arquitectura/Arquitectura-de-Computadoras-master/II/Practicas/m
     emProg00/memProg00.lpf -c 0 -gui -msgset C:/Users/ameri/Documentos/ESCOM/Ar
     quitectura/Arquitectura-de-Computadoras-master/II/Practicas/memProg00/promo
     te.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.0.396.4
Mapped on:  11/25/19  10:46:52

Design Summary
--------------

   Number of registers:     59 out of  7209 (1%)
      PFU registers:           52 out of  6864 (1%)
      PIO registers:            7 out of   345 (2%)
   Number of SLICEs:        34 out of  3432 (1%)
      SLICEs as Logic/ROM:     34 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         11 out of  3432 (0%)
   Number of LUT4s:         66 out of  6864 (1%)
      Number used as logic LUTs:         44
      Number used as distributed RAM:     0
      Number used as ripple logic:       22
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

                                    Page 1




Design:  topdec00                                      Date:  11/25/19  10:46:52

Design Summary (cont)
---------------------
   Number of clocks:  2
     Net clk00_c: 23 loads, 23 rising, 0 falling (Driver: RO00/DI01/outdiv )
     Net RO00/sclk: 12 loads, 12 rising, 0 falling (Driver: RO00/DI00/OSCInst0 )
     
   Number of Clock Enables:  0
   Number of LSRs:  2
     Net RO00/DI01/N_5_i: 11 loads, 11 LSLICEs
     Net en0_c: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outcont0_c[2]: 16 loads
     Net outcont0_c[5]: 16 loads
     Net outcont0_c[3]: 15 loads
     Net outcont0_c[4]: 14 loads
     Net RO00/DI01/N_5_i: 12 loads
     Net cdiv00_c[1]: 8 loads
     Net en0_c: 8 loads
     Net cdiv00_c[0]: 7 loads
     Net cdiv00_c[2]: 7 loads
     Net cdiv00_c[3]: 7 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: IO buffer missing for top level port inFlagDI0...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk00               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagDI0          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outfunctDI0[5]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outfunctDI0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outfunctDI0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outfunctDI0[2]      | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outfunctDI0[1]      | OUTPUT    | LVCMOS25  | OUT        |

                                    Page 2




Design:  topdec00                                      Date:  11/25/19  10:46:52

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outfunctDI0[0]      | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outshamtDI0[4]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outshamtDI0[3]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outshamtDI0[2]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outshamtDI0[1]      | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outshamtDI0[0]      | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outRDDI0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRDDI0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRDDI0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRDDI0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRDDI0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRTDI0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRTDI0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRTDI0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRTDI0[1]         | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outRTDI0[0]         | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outRSDI0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRSDI0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRSDI0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRSDI0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outRSDI0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outopcodeDI0[5]     | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| outopcodeDI0[4]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outopcodeDI0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outopcodeDI0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outopcodeDI0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outopcodeDI0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[5]         | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  topdec00                                      Date:  11/25/19  10:46:52

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outcont0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[4]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block RO00/DI01/VCC undriven or does not drive anything - clipped.
Block RO01/GND undriven or does not drive anything - clipped.
Block RO01/VCC undriven or does not drive anything - clipped.
Block RO02/VCC undriven or does not drive anything - clipped.
Block RO03/VCC undriven or does not drive anything - clipped.
Signal en0_c_i was merged into signal en0_c
Signal RO00/DI00/GND undriven or does not drive anything - clipped.
Signal RO00/DI01/GND undriven or does not drive anything - clipped.
Signal RO00/DI00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal RO00/DI01/un1_sdiv_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal RO00/DI01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RO00/DI01/N_1 undriven or does not drive anything - clipped.
Block en0_pad_RNINM18 was optimized away.
Block RO00/DI00/GND was optimized away.
Block RO00/DI01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                RO00/DI00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     RO00/sclk
  OSC Nominal Frequency (MHz):                      2.08

                                    Page 4




Design:  topdec00                                      Date:  11/25/19  10:46:52


ASIC Components
---------------

Instance Name: RO00/DI00/OSCInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        













































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights
     reserved.
