//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Example 1-x
// Simulation command file
//
// Copyright 2016, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

1-x_switch_level_nand.sv
1-x_testbench.sv

