# vsim -debugDB -l apb_pslverr_chk.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 22:06:12 on Jul 31,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.timer_top(fast)
# Loading work.apbif(fast)
# Loading work.regset(fast)
# Loading work.counter(fast)
# Loading work.cnt_ctrl(fast)
# Loading work.mod_golden_cnt(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# =====================================
# === Test Case: Pslverr check === ====
# =====================================
# Pslverr access is ON
# t=       100 [TB_WRITE]: addr=00000000 data=00000900
# t=       475 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=       475 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# t=       475 [TB_WRITE]: addr=00000000 data=00000a00
# t=       875 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=       875 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# t=       875 [TB_WRITE]: addr=00000000 data=00000b00
# t=      1275 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=      1275 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# t=      1275 [TB_WRITE]: addr=00000000 data=00000c00
# t=      1675 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=      1675 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# t=      1675 [TB_WRITE]: addr=00000000 data=00000d00
# t=      2075 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=      2075 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# t=      2075 [TB_WRITE]: addr=00000000 data=00000e00
# t=      2475 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=      2475 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# t=      2475 [TB_WRITE]: addr=00000000 data=00000f00
# t=      2875 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=      2875 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# Pslverr access is OFF
# t=      2875 [TB_WRITE]: addr=00000000 data=00000800
# t=      3275 [TB_READ]: addr=00000000 rdata=00000800
# ------------------------------------------------
# t=      3275 PASS: rdata = 00000800 at addr 00000000 is correct
# ------------------------------------------------
# t=      3275 [TB_WRITE]: addr=00000000 data=00000001
# Pslverr access is ON
# t=      3476 [TB_WRITE]: addr=00000000 data=00000103
# t=      3875 [TB_READ]: addr=00000000 rdata=00000001
# ------------------------------------------------
# t=      3875 PASS: rdata = 00000001 at addr 00000000 is correct
# ------------------------------------------------
# t=      3875 [TB_WRITE]: addr=00000000 data=00000100
# t=      4275 [TB_READ]: addr=00000000 rdata=00000001
# ------------------------------------------------
# t=      4275 PASS: rdata = 00000001 at addr 00000000 is correct
# ------------------------------------------------
# t=      4275 [TB_WRITE]: addr=00000000 data=00000002
# Pslverr access is OFF
# t=      4675 [TB_READ]: addr=00000000 rdata=00000001
# ------------------------------------------------
# t=      4675 PASS: rdata = 00000001 at addr 00000000 is correct
# ------------------------------------------------
# clear timer_en
# t=      4675 [TB_WRITE]: addr=00000000 data=00000000
# t=      4876 [TB_WRITE]: addr=00000000 data=00000102
# t=      5275 [TB_READ]: addr=00000000 rdata=00000102
# ------------------------------------------------
# t=      5275 PASS: rdata = 00000102 at addr 00000000 is correct
# ------------------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(94)
#    Time: 5375 ns  Iteration: 0  Instance: /test_bench
# End time: 22:06:12 on Jul 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
