Running: /media/sayantan/Stuff/xilinx_installation/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/sayantan/xilinx working dir/ass-1/adder_32_bit_tb_isim_beh.exe -prj /home/sayantan/xilinx working dir/ass-1/adder_32_bit_tb_beh.prj work.adder_32_bit_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/sayantan/xilinx working dir/ass-1/half_adder.vhd" into library work
Parsing VHDL file "/home/sayantan/xilinx working dir/ass-1/full_adder_using_half_adder.vhd" into library work
Parsing VHDL file "/home/sayantan/xilinx working dir/ass-1/four_bit_parallel_adder_by_full_adder.vhd" into library work
Parsing VHDL file "/home/sayantan/xilinx working dir/ass-1/adder_32_bit_using_4_bit_adder.vhd" into library work
Parsing VHDL file "/home/sayantan/xilinx working dir/ass-1/adder_32_bit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96132 KB
Fuse CPU Usage: 1660 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity full_adder_using_half_adder [full_adder_using_half_adder_defa...]
Compiling architecture behavioral of entity four_bit_parallel_adder_by_full_adder [four_bit_parallel_adder_by_full_...]
Compiling architecture behavioral of entity adder_32_bit_using_4_bit_adder [adder_32_bit_using_4_bit_adder_d...]
Compiling architecture behavior of entity adder_32_bit_tb
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/sayantan/xilinx working dir/ass-1/adder_32_bit_tb_isim_beh.exe
Fuse Memory Usage: 661824 KB
Fuse CPU Usage: 1710 ms
GCC CPU Usage: 570 ms
