%PDF-1.4
1 0 obj
<<
  /Title    (MicroZed_OLED128_SystemWrapper)
  /Author   (dean)
  /Producer (Concept Engineering GmbH)
  /Creator  (Nlview 6.3.10  2014-03-03 bk=1.3043 VDI=34 GEI=35)
  /CreationDate (D:20140530020348)
>>
endobj
2 0 obj
<<
  /Type     /Catalog
  /Pages    3 0 R
  /Outlines 7 0 R
  /PageMode /UseThumbs
  /ViewerPreferences << /DisplayDocTitle true >>
>>
endobj
4 0 obj
<<
  /Type     /Font
  /Subtype  /Type1
  /Name     /F1
  /BaseFont /Helvetica
  /Encoding /MacRomanEncoding
>>
endobj
5 0 obj
<<
  /ExtGState  << /GS 6 0 R >>
  /Font       << /F1 4 0 R >>
  /ColorSpace << /PCS [/Pattern /DeviceRGB] >>
  /Pattern    8 0 R
>>
endobj
6 0 obj
<<
  /Type /ExtGState
  /LC   0
  /LJ   0
  /ML   4.0
>>
endobj
%
% Nlview page 1
% (user space scaling 0.342222)
%
9 0 obj
<<
  /Type      /Page
  /Parent    3 0 R
  /Resources 5 0 R
  /Contents  10 0 R
  /MediaBox  [0 0 612 792]
  /Rotate    0
>>
endobj
10 0 obj
<<
  /Length 11359
>>
stream
1 0 0 1 0 240.578 cm
1 0 0 1 28.8 28.8 cm
0.342222 0 0 -0.342222 0 0 cm
1 0 0 1 0 -740 cm
0 0 1620 740 re
W n
/GS gs
1 0 0 1 10 0 cm
q
1.000 1.000 1.000 rg
-10 0 1620 741 re
f
Q
q
0.875 0.922 0.973 rg
1150 628 60 82 re
f
Q
1 w
0.000 0.000 0.000 RG
1150 628 60 82 re
S
3 w
1161 633 m
1161 645 l
S
1155 639 m
1167 639 l
S
1 w
1153 631 16 16 re
S
q
0.000 0.000 0.000 rg
1 0 0 1 1180 626 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-41.5 2 Td
(oled128_on_JB) Tj
ET
Q
q
0.000 0.000 0.000 rg
1 0 0 1 1180 712 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-50 -9 Td
(OLED128_Mapper) Tj
ET
Q
1140 660 m
1150 660 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 1148 659 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-12 2 Td
(clk) Tj
ET
Q
1140 700 m
1150 700 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 1148 699 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-51 2 Td
(oled_sd_cd) Tj
ET
Q
1220 700 m
1210 700 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 1212 699 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(oled_rst) Tj
ET
Q
1220 680 m
1210 680 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 1212 679 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(oled_dc) Tj
ET
Q
3 w
1140 680 m
1150 680 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 1148 679 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-104 2 Td
(gpio_oled_control[31:0]) Tj
ET
Q
1220 660 m
1210 660 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 1212 659 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(gpio_oled_status[31:0]) Tj
ET
Q
q
0.000 0.000 0.000 rg
1 0 0 1 1317 659 cm
BT
/F1 8 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(n/c) Tj
ET
Q
q
0.875 0.922 0.973 rg
450 188 60 302 re
f
Q
1 w
450 188 60 302 re
S
3 w
461 193 m
461 205 l
S
455 199 m
467 199 l
S
1 w
453 191 16 16 re
S
q
0.000 0.000 0.000 rg
1 0 0 1 480 186 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-40.5 2 Td
(Zynq_system_i) Tj
ET
Q
q
0.000 0.000 0.000 rg
1 0 0 1 480 492 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-35.5 -9 Td
(Zynq_system) Tj
ET
Q
440 220 m
450 220 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 219 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-54 2 Td
(DDR_cas_n) Tj
ET
Q
440 240 m
450 240 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 239 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-48 2 Td
(DDR_ck_n) Tj
ET
Q
440 260 m
450 260 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 259 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-48 2 Td
(DDR_ck_p) Tj
ET
Q
440 280 m
450 280 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 279 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-43 2 Td
(DDR_cke) Tj
ET
Q
440 300 m
450 300 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 299 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-48 2 Td
(DDR_cs_n) Tj
ET
Q
440 320 m
450 320 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 319 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-41 2 Td
(DDR_odt) Tj
ET
Q
440 340 m
450 340 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 339 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-52 2 Td
(DDR_ras_n) Tj
ET
Q
440 360 m
450 360 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 359 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-61 2 Td
(DDR_reset_n) Tj
ET
Q
440 380 m
450 380 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 379 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-51 2 Td
(DDR_we_n) Tj
ET
Q
520 340 m
510 340 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 339 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(FCLK) Tj
ET
Q
440 400 m
450 400 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 399 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-85 2 Td
(FIXED_IO_ddr_vrn) Tj
ET
Q
440 420 m
450 420 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 419 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-85 2 Td
(FIXED_IO_ddr_vrp) Tj
ET
Q
440 440 m
450 440 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 439 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-79 2 Td
(FIXED_IO_ps_clk) Tj
ET
Q
440 460 m
450 460 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 459 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-87 2 Td
(FIXED_IO_ps_porb) Tj
ET
Q
520 380 m
510 380 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 379 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(FIXED_IO_ps_srstb) Tj
ET
Q
440 480 m
450 480 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 448 479 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
-75 2 Td
(OLED128_MISO) Tj
ET
Q
520 420 m
510 420 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 419 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(OLED128_MOSI) Tj
ET
Q
520 440 m
510 440 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 439 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(OLED128_OLED_CS) Tj
ET
Q
520 460 m
510 460 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 459 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(OLED128_SCK) Tj
ET
Q
520 480 m
510 480 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 479 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(OLED128_SD_CS) Tj
ET
Q
3 w
520 220 m
510 220 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 219 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(DDR_addr[14:0]) Tj
ET
Q
520 240 m
510 240 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 239 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(DDR_ba[2:0]) Tj
ET
Q
520 260 m
510 260 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 259 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(DDR_dm[3:0]) Tj
ET
Q
520 280 m
510 280 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 279 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(DDR_dq[31:0]) Tj
ET
Q
520 300 m
510 300 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 299 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(DDR_dqs_n[3:0]) Tj
ET
Q
520 320 m
510 320 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 319 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(DDR_dqs_p[3:0]) Tj
ET
Q
520 360 m
510 360 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 359 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(FIXED_IO_mio[53:0]) Tj
ET
Q
520 400 m
510 400 l
S
q
0.000 0.000 0.000 rg
1 0 0 1 512 399 cm
BT
/F1 10 Tf
1 0 0 -1 0 0 Tm
0 2 Td
(OLED128_Control_Outputs[31:0]) Tj
ET
Q
1 w
1430 100 m
1437 93 l
1446 93 l
1453 100 l
1446 107 l
1437 107 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 100 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_cs_n) Tj
ET
Q
3 w
1430 260 m
1437 253 l
1446 253 l
1453 260 l
1446 267 l
1437 267 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 260 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_dm[3:0]) Tj
ET
Q
1430 280 m
1437 273 l
1446 273 l
1453 280 l
1446 287 l
1437 287 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 280 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_dq[31:0]) Tj
ET
Q
1430 300 m
1437 293 l
1446 293 l
1453 300 l
1446 307 l
1437 307 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 300 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_dqs_n[3:0]) Tj
ET
Q
1430 320 m
1437 313 l
1446 313 l
1453 320 l
1446 327 l
1437 327 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 320 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_dqs_p[3:0]) Tj
ET
Q
1 w
1430 120 m
1437 113 l
1446 113 l
1453 120 l
1446 127 l
1437 127 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 120 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_odt) Tj
ET
Q
1430 140 m
1437 133 l
1446 133 l
1453 140 l
1446 147 l
1437 147 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 140 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_ras_n) Tj
ET
Q
1430 160 m
1437 153 l
1446 153 l
1453 160 l
1446 167 l
1437 167 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 160 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_reset_n) Tj
ET
Q
1430 520 m
1437 513 l
1446 513 l
1453 520 l
1446 527 l
1437 527 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 520 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_we_n) Tj
ET
Q
1430 540 m
1437 533 l
1446 533 l
1453 540 l
1446 547 l
1437 547 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 540 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(FIXED_IO_ddr_vrn) Tj
ET
Q
1430 560 m
1437 553 l
1446 553 l
1453 560 l
1446 567 l
1437 567 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 560 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(FIXED_IO_ddr_vrp) Tj
ET
Q
3 w
1430 360 m
1437 353 l
1446 353 l
1453 360 l
1446 367 l
1437 367 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 360 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(FIXED_IO_mio[53:0]) Tj
ET
Q
1 w
1430 580 m
1437 573 l
1446 573 l
1453 580 l
1446 587 l
1437 587 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 580 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(FIXED_IO_ps_clk) Tj
ET
Q
1430 600 m
1437 593 l
1446 593 l
1453 600 l
1446 607 l
1437 607 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 600 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(FIXED_IO_ps_porb) Tj
ET
Q
1430 380 m
1437 373 l
1446 373 l
1453 380 l
1446 387 l
1437 387 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 380 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(FIXED_IO_ps_srstb) Tj
ET
Q
1430 660 m
1430 653 l
1444 653 l
1451 660 l
1444 667 l
1430 667 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1455 660 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(JB1_DNC) Tj
ET
Q
120 480 m
113 487 l
99 487 l
99 473 l
113 473 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 95 480 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-58 -4.5 Td
(JB2_MISO) Tj
ET
Q
1430 420 m
1430 413 l
1444 413 l
1451 420 l
1444 427 l
1430 427 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1455 420 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(JB3_MOSI) Tj
ET
Q
1430 460 m
1430 453 l
1444 453 l
1451 460 l
1444 467 l
1430 467 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1455 460 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(JB4_SCK) Tj
ET
Q
1430 680 m
1430 673 l
1444 673 l
1451 680 l
1444 687 l
1430 687 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1455 680 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(JB7_RST) Tj
ET
Q
1430 440 m
1430 433 l
1444 433 l
1451 440 l
1444 447 l
1430 447 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1455 440 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(JB8_OLED_CS) Tj
ET
Q
1430 480 m
1430 473 l
1444 473 l
1451 480 l
1444 487 l
1430 487 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1455 480 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(JB9_SD_CS) Tj
ET
Q
120 700 m
113 707 l
99 707 l
99 693 l
113 693 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 95 700 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
-75 -4.5 Td
(JB10_SD_CD) Tj
ET
Q
3 w
1430 220 m
1437 213 l
1446 213 l
1453 220 l
1446 227 l
1437 227 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 220 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_addr[14:0]) Tj
ET
Q
1430 240 m
1437 233 l
1446 233 l
1453 240 l
1446 247 l
1437 247 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 240 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_ba[2:0]) Tj
ET
Q
1 w
1430 20 m
1437 13 l
1446 13 l
1453 20 l
1446 27 l
1437 27 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 20 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_cas_n) Tj
ET
Q
1430 40 m
1437 33 l
1446 33 l
1453 40 l
1446 47 l
1437 47 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 40 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_ck_n) Tj
ET
Q
1430 60 m
1437 53 l
1446 53 l
1453 60 l
1446 67 l
1437 67 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 60 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_ck_p) Tj
ET
Q
1430 80 m
1437 73 l
1446 73 l
1453 80 l
1446 87 l
1437 87 l
h S
q
0.000 0.000 0.000 rg
1 0 0 1 1457 80 cm
BT
/F1 12 Tf
1 0 0 -1 0 0 Tm
0 -4.5 Td
(DDR_cke) Tj
ET
Q
3 w
0.000 0.502 0.000 RG
520 220 m
1430 220 l
S
520 240 m
1430 240 l
S
520 260 m
1430 260 l
S
520 280 m
1430 280 l
S
520 300 m
1430 300 l
S
520 320 m
1430 320 l
S
520 360 m
1430 360 l
S
520 400 m
650 400 l
650 680 l
1140 680 l
S
1 w
0.098 0.706 0.000 RG
440 220 m
140 220 l
140 20 l
1430 20 l
S
440 240 m
160 240 l
160 40 l
1430 40 l
S
440 260 m
180 260 l
180 60 l
1430 60 l
S
440 280 m
200 280 l
200 80 l
1430 80 l
S
440 300 m
220 300 l
220 100 l
1430 100 l
S
440 320 m
240 320 l
240 120 l
1430 120 l
S
440 340 m
260 340 l
260 140 l
1430 140 l
S
440 360 m
280 360 l
280 160 l
1430 160 l
S
440 380 m
200 380 l
200 520 l
1430 520 l
S
440 400 m
220 400 l
220 540 l
1430 540 l
S
440 420 m
240 420 l
240 560 l
1430 560 l
S
440 440 m
260 440 l
260 580 l
1430 580 l
S
440 460 m
280 460 l
280 600 l
1430 600 l
S
520 380 m
1430 380 l
S
1220 680 m
1390 680 l
1390 660 l
1430 660 l
S
120 480 m
440 480 l
S
520 420 m
1430 420 l
S
520 460 m
1430 460 l
S
1220 700 m
1410 700 l
1410 680 l
1430 680 l
S
520 440 m
1430 440 l
S
520 480 m
1430 480 l
S
120 700 m
1140 700 l
S
520 340 m
670 340 l
670 660 l
1140 660 l
S
endstream
endobj
3 0 obj
<<
  /Type    /Pages
  /Kids
  [
  9 0 R
  ]
  /Count   1
  /ProcSet [/PDF /Text]
>>
endobj
13 0 obj
<<
  /Title  (Zynq_system_i Zynq_system)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 155 349 257 463]
  /Parent 12 0 R
  /Next   14 0 R
>>
endobj
14 0 obj
<<
  /Title  (oled128_on_JB OLED128_Mapper)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 389 274 486 313]
  /Parent 12 0 R
  /Prev   13 0 R
>>
endobj
12 0 obj
<<
  /Title  (instances)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 11 0 R
  /First  13 0 R
  /Last   14 0 R
  /Count  2
  /Next   15 0 R
>>
endobj
16 0 obj
<<
  /Title  (DDR_cas_n inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 513 553 518]
  /Parent 15 0 R
  /Next   17 0 R
>>
endobj
17 0 obj
<<
  /Title  (DDR_ck_n inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 506 550 511]
  /Parent 15 0 R
  /Prev   16 0 R
  /Next   18 0 R
>>
endobj
18 0 obj
<<
  /Title  (DDR_ck_p inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 499 550 504]
  /Parent 15 0 R
  /Prev   17 0 R
  /Next   19 0 R
>>
endobj
19 0 obj
<<
  /Title  (DDR_cke inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 492 548 497]
  /Parent 15 0 R
  /Prev   18 0 R
  /Next   20 0 R
>>
endobj
20 0 obj
<<
  /Title  (DDR_cs_n inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 485 550 491]
  /Parent 15 0 R
  /Prev   19 0 R
  /Next   21 0 R
>>
endobj
21 0 obj
<<
  /Title  (DDR_odt inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 478 547 484]
  /Parent 15 0 R
  /Prev   20 0 R
  /Next   22 0 R
>>
endobj
22 0 obj
<<
  /Title  (DDR_ras_n inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 471 552 477]
  /Parent 15 0 R
  /Prev   21 0 R
  /Next   23 0 R
>>
endobj
23 0 obj
<<
  /Title  (DDR_reset_n inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 465 555 470]
  /Parent 15 0 R
  /Prev   22 0 R
  /Next   24 0 R
>>
endobj
24 0 obj
<<
  /Title  (DDR_we_n inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 341 551 347]
  /Parent 15 0 R
  /Prev   23 0 R
  /Next   25 0 R
>>
endobj
25 0 obj
<<
  /Title  (FIXED_IO_ddr_vrn inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 335 565 340]
  /Parent 15 0 R
  /Prev   24 0 R
  /Next   26 0 R
>>
endobj
26 0 obj
<<
  /Title  (FIXED_IO_ddr_vrp inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 328 565 333]
  /Parent 15 0 R
  /Prev   25 0 R
  /Next   27 0 R
>>
endobj
27 0 obj
<<
  /Title  (FIXED_IO_ps_clk inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 321 563 326]
  /Parent 15 0 R
  /Prev   26 0 R
  /Next   28 0 R
>>
endobj
28 0 obj
<<
  /Title  (FIXED_IO_ps_porb inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 314 566 320]
  /Parent 15 0 R
  /Prev   27 0 R
  /Next   29 0 R
>>
endobj
29 0 obj
<<
  /Title  (FIXED_IO_ps_srstb inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 389 567 395]
  /Parent 15 0 R
  /Prev   28 0 R
  /Next   30 0 R
>>
endobj
30 0 obj
<<
  /Title  (JB10_SD_CD input)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 39 280 73 285]
  /Parent 15 0 R
  /Prev   29 0 R
  /Next   31 0 R
>>
endobj
31 0 obj
<<
  /Title  (JB1_DNC output)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 294 548 299]
  /Parent 15 0 R
  /Prev   30 0 R
  /Next   32 0 R
>>
endobj
32 0 obj
<<
  /Title  (JB2_MISO input)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 44 355 73 361]
  /Parent 15 0 R
  /Prev   31 0 R
  /Next   33 0 R
>>
endobj
33 0 obj
<<
  /Title  (JB3_MOSI output)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 376 550 381]
  /Parent 15 0 R
  /Prev   32 0 R
  /Next   34 0 R
>>
endobj
34 0 obj
<<
  /Title  (JB4_SCK output)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 362 547 367]
  /Parent 15 0 R
  /Prev   33 0 R
  /Next   35 0 R
>>
endobj
35 0 obj
<<
  /Title  (JB7_RST output)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 287 547 292]
  /Parent 15 0 R
  /Prev   34 0 R
  /Next   36 0 R
>>
endobj
36 0 obj
<<
  /Title  (JB8_OLED_CS output)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 369 558 374]
  /Parent 15 0 R
  /Prev   35 0 R
  /Next   37 0 R
>>
endobj
37 0 obj
<<
  /Title  (JB9_SD_CS output)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 521 355 553 361]
  /Parent 15 0 R
  /Prev   36 0 R
>>
endobj
15 0 obj
<<
  /Title  (ports)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 11 0 R
  /First  16 0 R
  /Last   37 0 R
  /Count  22
  /Prev   12 0 R
  /Next   38 0 R
>>
endobj
39 0 obj
<<
  /Title  (DDR_addr inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 520 443 560 450]
  /Parent 38 0 R
  /Next   40 0 R
>>
endobj
40 0 obj
<<
  /Title  (DDR_ba inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 520 437 554 443]
  /Parent 38 0 R
  /Prev   39 0 R
  /Next   41 0 R
>>
endobj
41 0 obj
<<
  /Title  (DDR_dm inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 520 430 555 437]
  /Parent 38 0 R
  /Prev   40 0 R
  /Next   42 0 R
>>
endobj
42 0 obj
<<
  /Title  (DDR_dq inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 520 423 556 430]
  /Parent 38 0 R
  /Prev   41 0 R
  /Next   43 0 R
>>
endobj
43 0 obj
<<
  /Title  (DDR_dqs_n inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 520 416 561 423]
  /Parent 38 0 R
  /Prev   42 0 R
  /Next   44 0 R
>>
endobj
44 0 obj
<<
  /Title  (DDR_dqs_p inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 520 409 561 416]
  /Parent 38 0 R
  /Prev   43 0 R
  /Next   45 0 R
>>
endobj
45 0 obj
<<
  /Title  (FIXED_IO_mio inout)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 520 396 568 402]
  /Parent 38 0 R
  /Prev   44 0 R
>>
endobj
38 0 obj
<<
  /Title  (portBuses)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 11 0 R
  /First  39 0 R
  /Last   45 0 R
  /Count  7
  /Prev   15 0 R
  /Next   46 0 R
>>
endobj
47 0 obj
<<
  /Title  (DDR_cas_n)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 79 446 521 516]
  /Parent 46 0 R
  /Next   48 0 R
>>
endobj
48 0 obj
<<
  /Title  (DDR_ck_n)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 86 440 521 509]
  /Parent 46 0 R
  /Prev   47 0 R
  /Next   49 0 R
>>
endobj
49 0 obj
<<
  /Title  (DDR_ck_p)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 93 433 521 502]
  /Parent 46 0 R
  /Prev   48 0 R
  /Next   50 0 R
>>
endobj
50 0 obj
<<
  /Title  (DDR_cke)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 100 426 521 495]
  /Parent 46 0 R
  /Prev   49 0 R
  /Next   51 0 R
>>
endobj
51 0 obj
<<
  /Title  (DDR_cs_n)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 107 419 521 488]
  /Parent 46 0 R
  /Prev   50 0 R
  /Next   52 0 R
>>
endobj
52 0 obj
<<
  /Title  (DDR_odt)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 114 412 521 481]
  /Parent 46 0 R
  /Prev   51 0 R
  /Next   53 0 R
>>
endobj
53 0 obj
<<
  /Title  (DDR_ras_n)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 120 405 521 475]
  /Parent 46 0 R
  /Prev   52 0 R
  /Next   54 0 R
>>
endobj
54 0 obj
<<
  /Title  (DDR_reset_n)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 127 399 521 468]
  /Parent 46 0 R
  /Prev   53 0 R
  /Next   55 0 R
>>
endobj
55 0 obj
<<
  /Title  (DDR_we_n)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 100 344 521 392]
  /Parent 46 0 R
  /Prev   54 0 R
  /Next   56 0 R
>>
endobj
56 0 obj
<<
  /Title  (FIXED_IO_ddr_vrn)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 107 337 521 386]
  /Parent 46 0 R
  /Prev   55 0 R
  /Next   57 0 R
>>
endobj
57 0 obj
<<
  /Title  (FIXED_IO_ddr_vrp)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 114 330 521 379]
  /Parent 46 0 R
  /Prev   56 0 R
  /Next   58 0 R
>>
endobj
58 0 obj
<<
  /Title  (FIXED_IO_ps_clk)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 120 323 521 372]
  /Parent 46 0 R
  /Prev   57 0 R
  /Next   59 0 R
>>
endobj
59 0 obj
<<
  /Title  (FIXED_IO_ps_porb)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 127 316 521 365]
  /Parent 46 0 R
  /Prev   58 0 R
  /Next   60 0 R
>>
endobj
60 0 obj
<<
  /Title  (FIXED_IO_ps_srstb)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 392 521 392]
  /Parent 46 0 R
  /Prev   59 0 R
  /Next   61 0 R
>>
endobj
61 0 obj
<<
  /Title  (JB10_SD_CD)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 73 283 422 283]
  /Parent 46 0 R
  /Prev   60 0 R
  /Next   62 0 R
>>
endobj
62 0 obj
<<
  /Title  (JB1_DNC)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 449 289 521 297]
  /Parent 46 0 R
  /Prev   61 0 R
  /Next   63 0 R
>>
endobj
63 0 obj
<<
  /Title  (JB2_MISO)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 73 358 182 358]
  /Parent 46 0 R
  /Prev   62 0 R
  /Next   64 0 R
>>
endobj
64 0 obj
<<
  /Title  (JB3_MOSI)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 378 521 378]
  /Parent 46 0 R
  /Prev   63 0 R
  /Next   65 0 R
>>
endobj
65 0 obj
<<
  /Title  (JB4_SCK)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 365 521 365]
  /Parent 46 0 R
  /Prev   64 0 R
  /Next   66 0 R
>>
endobj
66 0 obj
<<
  /Title  (JB7_RST)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 449 282 521 290]
  /Parent 46 0 R
  /Prev   65 0 R
  /Next   67 0 R
>>
endobj
67 0 obj
<<
  /Title  (JB8_OLED_CS)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 372 521 372]
  /Parent 46 0 R
  /Prev   66 0 R
  /Next   68 0 R
>>
endobj
68 0 obj
<<
  /Title  (JB9_SD_CS)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 358 521 358]
  /Parent 46 0 R
  /Prev   67 0 R
  /Next   69 0 R
>>
endobj
69 0 obj
<<
  /Title  (zynq_FCLK)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 209 296 422 406]
  /Parent 46 0 R
  /Prev   68 0 R
>>
endobj
46 0 obj
<<
  /Title  (nets)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 11 0 R
  /First  47 0 R
  /Last   69 0 R
  /Count  23
  /Prev   38 0 R
  /Next   70 0 R
>>
endobj
71 0 obj
<<
  /Title  (@DDR_addr)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 447 521 447]
  /Parent 70 0 R
  /Next   72 0 R
>>
endobj
72 0 obj
<<
  /Title  (@DDR_ba)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 440 521 440]
  /Parent 70 0 R
  /Prev   71 0 R
  /Next   73 0 R
>>
endobj
73 0 obj
<<
  /Title  (@DDR_dm)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 433 521 433]
  /Parent 70 0 R
  /Prev   72 0 R
  /Next   74 0 R
>>
endobj
74 0 obj
<<
  /Title  (@DDR_dq)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 426 521 426]
  /Parent 70 0 R
  /Prev   73 0 R
  /Next   75 0 R
>>
endobj
75 0 obj
<<
  /Title  (@DDR_dqs_n)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 419 521 419]
  /Parent 70 0 R
  /Prev   74 0 R
  /Next   76 0 R
>>
endobj
76 0 obj
<<
  /Title  (@DDR_dqs_p)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 413 521 413]
  /Parent 70 0 R
  /Prev   75 0 R
  /Next   77 0 R
>>
endobj
77 0 obj
<<
  /Title  (@FIXED_IO_mio)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 210 399 521 399]
  /Parent 70 0 R
  /Prev   76 0 R
  /Next   78 0 R
>>
endobj
78 0 obj
<<
  /Title  (@oled128_control)
  /C      [0.0 0.0 0.4]
  /Dest   [9 0 R /FitR 209 288 423 386]
  /Parent 70 0 R
  /Prev   77 0 R
>>
endobj
70 0 obj
<<
  /Title  (netBundles)
  /C      [0.0 0.4 0.0]
  /F      1
  /Parent 11 0 R
  /First  71 0 R
  /Last   78 0 R
  /Count  8
  /Prev   46 0 R
>>
endobj
11 0 obj
<<
  /Title  (Nlview page 1)
  /C      [0.4 0.0 0.0]
  /Dest   [9 0 R /Fit]
  /Parent 7 0 R
  /First  12 0 R
  /Last   70 0 R
  /Count  5
>>
endobj
8 0 obj
<<
>>
endobj
7 0 obj
<<
  /Type  /Outline
  /First 11 0 R
  /Last  11 0 R
  /Count 1
>>
endobj
xref
0 79
0000000000 65535 f 
0000000009 00000 n 
0000000232 00000 n 
0000012335 00000 n 
0000000382 00000 n 
0000000509 00000 n 
0000000657 00000 n 
0000023400 00000 n 
0000023379 00000 n 
0000000781 00000 n 
0000000921 00000 n 
0000023222 00000 n 
0000012754 00000 n 
0000012435 00000 n 
0000012593 00000 n 
0000016536 00000 n 
0000012914 00000 n 
0000013062 00000 n 
0000013226 00000 n 
0000013390 00000 n 
0000013553 00000 n 
0000013717 00000 n 
0000013880 00000 n 
0000014045 00000 n 
0000014212 00000 n 
0000014376 00000 n 
0000014548 00000 n 
0000014720 00000 n 
0000014891 00000 n 
0000015063 00000 n 
0000015236 00000 n 
0000015400 00000 n 
0000015564 00000 n 
0000015726 00000 n 
0000015891 00000 n 
0000016055 00000 n 
0000016219 00000 n 
0000016387 00000 n 
0000017824 00000 n 
0000016710 00000 n 
0000016857 00000 n 
0000017019 00000 n 
0000017181 00000 n 
0000017343 00000 n 
0000017508 00000 n 
0000017673 00000 n 
0000021643 00000 n 
0000018001 00000 n 
0000018142 00000 n 
0000018299 00000 n 
0000018456 00000 n 
0000018613 00000 n 
0000018771 00000 n 
0000018928 00000 n 
0000019087 00000 n 
0000019248 00000 n 
0000019406 00000 n 
0000019572 00000 n 
0000019738 00000 n 
0000019903 00000 n 
0000020069 00000 n 
0000020236 00000 n 
0000020395 00000 n 
0000020552 00000 n 
0000020709 00000 n 
0000020867 00000 n 
0000021024 00000 n 
0000021181 00000 n 
0000021342 00000 n 
0000021501 00000 n 
0000023061 00000 n 
0000021816 00000 n 
0000021958 00000 n 
0000022115 00000 n 
0000022272 00000 n 
0000022429 00000 n 
0000022589 00000 n 
0000022749 00000 n 
0000022912 00000 n 
trailer
<<
  /Size 79
  /Info 1 0 R
  /Root 2 0 R
>>
startxref
23482
%%EOF
