#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000166d44049d0 .scope module, "ASYNC_FIFO" "ASYNC_FIFO" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_00000166d4402180 .param/l "Address" 0 2 10, +C4<00000000000000000000000000000011>;
P_00000166d44021b8 .param/l "Data_width" 0 2 8, +C4<00000000000000000000000000001000>;
P_00000166d44021f0 .param/l "Depth" 0 2 9, +C4<00000000000000000000000000001000>;
P_00000166d4402228 .param/l "NUM_STAGES" 0 2 11, +C4<00000000000000000000000000000010>;
v00000166d447f220_0 .net "R2q_wptr_internal", 3 0, v00000166d44279a0_0;  1 drivers
v00000166d447f2c0_0 .net "Radder_internal", 2 0, L_00000166d447e820;  1 drivers
o00000166d442c6d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000166d447eaa0_0 .net "Rclk", 0 0, o00000166d442c6d8;  0 drivers
v00000166d447fb80_0 .net "Rdata", 7 0, v00000166d44272c0_0;  1 drivers
v00000166d447f9a0_0 .net "Rempty", 0 0, v00000166d447e5a0_0;  1 drivers
o00000166d442cd08 .functor BUFZ 1, C4<z>; HiZ drive
v00000166d447ff40_0 .net "Rinc", 0 0, o00000166d442cd08;  0 drivers
v00000166d447ffe0_0 .net "Rptr_internal", 3 0, v00000166d447ed20_0;  1 drivers
o00000166d442c708 .functor BUFZ 1, C4<z>; HiZ drive
v00000166d447f360_0 .net "Rrst", 0 0, o00000166d442c708;  0 drivers
v00000166d447f540_0 .net "Wadder_internal", 2 0, L_00000166d447e780;  1 drivers
o00000166d442c468 .functor BUFZ 1, C4<z>; HiZ drive
v00000166d4480080_0 .net "Wclk", 0 0, o00000166d442c468;  0 drivers
v00000166d447eb40_0 .net "Wclken_internal", 0 0, v00000166d4427ea0_0;  1 drivers
v00000166d447f400_0 .net "Wfull", 0 0, v00000166d447e6e0_0;  1 drivers
o00000166d442c978 .functor BUFZ 1, C4<z>; HiZ drive
v00000166d447f4a0_0 .net "Winc", 0 0, o00000166d442c978;  0 drivers
v00000166d447ebe0_0 .net "Wptr_internal", 3 0, v00000166d4480300_0;  1 drivers
v00000166d447f680_0 .net "Wq2_rptr_internal", 3 0, v00000166d44277c0_0;  1 drivers
o00000166d442cac8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000166d44801c0_0 .net "Wrdata", 7 0, o00000166d442cac8;  0 drivers
o00000166d442c498 .functor BUFZ 1, C4<z>; HiZ drive
v00000166d447f5e0_0 .net "Wrst", 0 0, o00000166d442c498;  0 drivers
S_00000166d4404b60 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 2 94, 3 1 0, S_00000166d44049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000166d43b83a0 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_00000166d43b83d8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v00000166d44275e0_0 .net "ASYNC", 3 0, v00000166d447ed20_0;  alias, 1 drivers
v00000166d4427720_0 .net "CLK", 0 0, o00000166d442c468;  alias, 0 drivers
v00000166d4427b80_0 .net "RST", 0 0, o00000166d442c498;  alias, 0 drivers
v00000166d44277c0_0 .var "SYNC", 3 0;
v00000166d4427040_0 .var/i "i", 31 0;
v00000166d4427c20 .array "sync_reg", 0 3, 1 0;
v00000166d4427c20_0 .array/port v00000166d4427c20, 0;
v00000166d4427c20_1 .array/port v00000166d4427c20, 1;
v00000166d4427c20_2 .array/port v00000166d4427c20, 2;
v00000166d4427c20_3 .array/port v00000166d4427c20, 3;
E_00000166d44294e0 .event anyedge, v00000166d4427c20_0, v00000166d4427c20_1, v00000166d4427c20_2, v00000166d4427c20_3;
E_00000166d4429c20/0 .event negedge, v00000166d4427b80_0;
E_00000166d4429c20/1 .event posedge, v00000166d4427720_0;
E_00000166d4429c20 .event/or E_00000166d4429c20/0, E_00000166d4429c20/1;
S_00000166d440a450 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 2 107, 3 1 0, S_00000166d44049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 4 "SYNC";
P_00000166d43b89a0 .param/l "BUS_WIDTH" 0 3 4, +C4<000000000000000000000000000000100>;
P_00000166d43b89d8 .param/l "NUM_STAGES" 0 3 3, +C4<00000000000000000000000000000010>;
v00000166d4427cc0_0 .net "ASYNC", 3 0, v00000166d4480300_0;  alias, 1 drivers
v00000166d4427d60_0 .net "CLK", 0 0, o00000166d442c6d8;  alias, 0 drivers
v00000166d4427900_0 .net "RST", 0 0, o00000166d442c708;  alias, 0 drivers
v00000166d44279a0_0 .var "SYNC", 3 0;
v00000166d4427e00_0 .var/i "i", 31 0;
v00000166d4427a40 .array "sync_reg", 0 3, 1 0;
v00000166d4427a40_0 .array/port v00000166d4427a40, 0;
v00000166d4427a40_1 .array/port v00000166d4427a40, 1;
v00000166d4427a40_2 .array/port v00000166d4427a40, 2;
v00000166d4427a40_3 .array/port v00000166d4427a40, 3;
E_00000166d4429ee0 .event anyedge, v00000166d4427a40_0, v00000166d4427a40_1, v00000166d4427a40_2, v00000166d4427a40_3;
E_00000166d44299a0/0 .event negedge, v00000166d4427900_0;
E_00000166d44299a0/1 .event posedge, v00000166d4427d60_0;
E_00000166d44299a0 .event/or E_00000166d44299a0/0, E_00000166d44299a0/1;
S_00000166d440a5e0 .scope module, "Clogic" "Comb_logic" 2 52, 4 1 0, S_00000166d44049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v00000166d4427ea0_0 .var "Wclken", 0 0;
v00000166d4427f40_0 .net "Wfull", 0 0, v00000166d447e6e0_0;  alias, 1 drivers
v00000166d44270e0_0 .net "Winc", 0 0, o00000166d442c978;  alias, 0 drivers
E_00000166d44299e0 .event anyedge, v00000166d44270e0_0, v00000166d4427f40_0;
S_00000166d4409bf0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 2 65, 5 1 0, S_00000166d44049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rclk";
P_00000166d4404750 .param/l "Address" 0 5 5, +C4<00000000000000000000000000000011>;
P_00000166d4404788 .param/l "Data_width" 0 5 3, +C4<00000000000000000000000000001000>;
P_00000166d44047c0 .param/l "Depth" 0 5 4, +C4<00000000000000000000000000001000>;
v00000166d4427180 .array "MEM", 0 7, 7 0;
v00000166d4427220_0 .net "Radder", 2 0, L_00000166d447e820;  alias, 1 drivers
v00000166d4427400_0 .net "Rclk", 0 0, o00000166d442c6d8;  alias, 0 drivers
v00000166d44272c0_0 .var "Rdata", 7 0;
v00000166d44274a0_0 .net "Wadder", 2 0, L_00000166d447e780;  alias, 1 drivers
v00000166d4427540_0 .net "Wclk", 0 0, o00000166d442c468;  alias, 0 drivers
v00000166d447f860_0 .net "Wclken", 0 0, v00000166d4427ea0_0;  alias, 1 drivers
v00000166d447fae0_0 .net "Wrdata", 7 0, o00000166d442cac8;  alias, 0 drivers
E_00000166d4429ce0 .event posedge, v00000166d4427d60_0;
E_00000166d4429ae0 .event posedge, v00000166d4427720_0;
S_00000166d4409d80 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 2 78, 6 1 0, S_00000166d44049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 4 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 4 "Rptr";
P_00000166d4429920 .param/l "Address" 0 6 1, +C4<00000000000000000000000000000011>;
v00000166d447ea00_0 .net "R2q_wptr", 3 0, v00000166d44279a0_0;  alias, 1 drivers
v00000166d4480440_0 .net "Radder", 2 0, L_00000166d447e820;  alias, 1 drivers
v00000166d447efa0_0 .var "Radder_binary_current", 3 0;
v00000166d44803a0_0 .var "Radder_binary_next", 3 0;
v00000166d447e640_0 .var "Radder_gray_next", 3 0;
v00000166d447fcc0_0 .net "Rclk", 0 0, o00000166d442c6d8;  alias, 0 drivers
v00000166d447e5a0_0 .var "Rempty", 0 0;
v00000166d447f040_0 .net "Rinc", 0 0, o00000166d442cd08;  alias, 0 drivers
v00000166d447ed20_0 .var "Rptr", 3 0;
v00000166d447fe00_0 .net "Rrst", 0 0, o00000166d442c708;  alias, 0 drivers
E_00000166d4429b20 .event anyedge, v00000166d447efa0_0, v00000166d447f040_0, v00000166d447e5a0_0, v00000166d44803a0_0;
L_00000166d447e820 .part v00000166d447efa0_0, 0, 3;
S_00000166d441dc70 .scope module, "FIFO_WPTRFULL" "FIFO_wptr_wfull" 2 41, 7 26 0, S_00000166d44049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 4 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 4 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_00000166d4429de0 .param/l "Address" 0 7 27, +C4<00000000000000000000000000000011>;
v00000166d447f7c0_0 .net "Wadder", 2 0, L_00000166d447e780;  alias, 1 drivers
v00000166d447fc20_0 .var "Wadder_binary_current", 3 0;
v00000166d447fd60_0 .var "Wadder_binary_next", 3 0;
v00000166d447fea0_0 .var "Wadder_gray_next", 3 0;
v00000166d4480260_0 .net "Wclk", 0 0, o00000166d442c468;  alias, 0 drivers
v00000166d447e6e0_0 .var "Wfull", 0 0;
v00000166d447f0e0_0 .net "Winc", 0 0, o00000166d442c978;  alias, 0 drivers
v00000166d4480300_0 .var "Wptr", 3 0;
v00000166d4480120_0 .net "Wq2_rptr", 3 0, v00000166d44277c0_0;  alias, 1 drivers
v00000166d447f180_0 .net "Wrst", 0 0, o00000166d442c498;  alias, 0 drivers
E_00000166d44296a0 .event anyedge, v00000166d447fc20_0, v00000166d44270e0_0, v00000166d4427f40_0, v00000166d447fd60_0;
L_00000166d447e780 .part v00000166d447fc20_0, 0, 3;
    .scope S_00000166d441dc70;
T_0 ;
    %wait E_00000166d44296a0;
    %load/vec4 v00000166d447fc20_0;
    %load/vec4 v00000166d447f0e0_0;
    %pad/u 4;
    %load/vec4 v00000166d447e6e0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v00000166d447fd60_0, 0, 4;
    %load/vec4 v00000166d447fd60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000166d447fd60_0;
    %xor;
    %store/vec4 v00000166d447fea0_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000166d441dc70;
T_1 ;
    %wait E_00000166d4429c20;
    %load/vec4 v00000166d447f180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000166d447fc20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000166d4480300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000166d447fd60_0;
    %assign/vec4 v00000166d447fc20_0, 0;
    %load/vec4 v00000166d447fea0_0;
    %assign/vec4 v00000166d4480300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000166d441dc70;
T_2 ;
    %wait E_00000166d4429c20;
    %load/vec4 v00000166d447f180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000166d447e6e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000166d447fea0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000166d4480120_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.3, 4;
    %load/vec4 v00000166d447fea0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000166d4480120_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v00000166d447fea0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000166d4480120_0;
    %parti/s 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %assign/vec4 v00000166d447e6e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000166d440a5e0;
T_3 ;
    %wait E_00000166d44299e0;
    %load/vec4 v00000166d44270e0_0;
    %load/vec4 v00000166d4427f40_0;
    %inv;
    %and;
    %store/vec4 v00000166d4427ea0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000166d4409bf0;
T_4 ;
    %wait E_00000166d4429ae0;
    %load/vec4 v00000166d447f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000166d447fae0_0;
    %load/vec4 v00000166d44274a0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166d4427180, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000166d4409bf0;
T_5 ;
    %wait E_00000166d4429ce0;
    %load/vec4 v00000166d4427220_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000166d4427180, 4;
    %assign/vec4 v00000166d44272c0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000166d4409d80;
T_6 ;
    %wait E_00000166d4429b20;
    %load/vec4 v00000166d447efa0_0;
    %load/vec4 v00000166d447f040_0;
    %pad/u 4;
    %load/vec4 v00000166d447e5a0_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v00000166d44803a0_0, 0, 4;
    %load/vec4 v00000166d44803a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v00000166d44803a0_0;
    %xor;
    %store/vec4 v00000166d447e640_0, 0, 4;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000166d4409d80;
T_7 ;
    %wait E_00000166d44299a0;
    %load/vec4 v00000166d447fe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000166d447efa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000166d447ed20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000166d44803a0_0;
    %assign/vec4 v00000166d447efa0_0, 0;
    %load/vec4 v00000166d447e640_0;
    %assign/vec4 v00000166d447ed20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000166d4409d80;
T_8 ;
    %wait E_00000166d44299a0;
    %load/vec4 v00000166d447fe00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000166d447e5a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000166d447e640_0;
    %load/vec4 v00000166d447ea00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000166d447e5a0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000166d4404b60;
T_9 ;
    %wait E_00000166d4429c20;
    %load/vec4 v00000166d4427b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166d4427040_0, 0, 32;
T_9.2 ;
    %load/vec4 v00000166d4427040_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000166d4427040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166d4427c20, 0, 4;
    %load/vec4 v00000166d4427040_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166d4427040_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166d4427040_0, 0, 32;
T_9.4 ;
    %load/vec4 v00000166d4427040_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_9.5, 5;
    %ix/getv/s 4, v00000166d4427040_0;
    %load/vec4a v00000166d4427c20, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000166d44275e0_0;
    %load/vec4 v00000166d4427040_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000166d4427040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166d4427c20, 0, 4;
    %load/vec4 v00000166d4427040_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166d4427040_0, 0, 32;
    %jmp T_9.4;
T_9.5 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000166d4404b60;
T_10 ;
    %wait E_00000166d44294e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166d4427040_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000166d4427040_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %ix/getv/s 4, v00000166d4427040_0;
    %load/vec4a v00000166d4427c20, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000166d4427040_0;
    %store/vec4 v00000166d44277c0_0, 4, 1;
    %load/vec4 v00000166d4427040_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166d4427040_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000166d440a450;
T_11 ;
    %wait E_00000166d44299a0;
    %load/vec4 v00000166d4427900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166d4427e00_0, 0, 32;
T_11.2 ;
    %load/vec4 v00000166d4427e00_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v00000166d4427e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166d4427a40, 0, 4;
    %load/vec4 v00000166d4427e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166d4427e00_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166d4427e00_0, 0, 32;
T_11.4 ;
    %load/vec4 v00000166d4427e00_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_11.5, 5;
    %ix/getv/s 4, v00000166d4427e00_0;
    %load/vec4a v00000166d4427a40, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v00000166d4427cc0_0;
    %load/vec4 v00000166d4427e00_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v00000166d4427e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000166d4427a40, 0, 4;
    %load/vec4 v00000166d4427e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166d4427e00_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000166d440a450;
T_12 ;
    %wait E_00000166d4429ee0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000166d4427e00_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000166d4427e00_0;
    %pad/s 33;
    %cmpi/s 3, 0, 33;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %ix/getv/s 4, v00000166d4427e00_0;
    %load/vec4a v00000166d4427a40, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v00000166d4427e00_0;
    %store/vec4 v00000166d44279a0_0, 4, 1;
    %load/vec4 v00000166d4427e00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000166d4427e00_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ASYNC_FIFO.v";
    "./BIT_SYNC.v";
    "./Comb_logic.v";
    "./FIFO_MEMORY.v";
    "./FIFO_rptr_rempty.v";
    "./FIFO_wprt_wfull.v";
