{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 18:42:06 2022 " "Info: Processing started: Wed Nov 02 18:42:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project2 -c Project2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project2 -c Project2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } } { "c:/program files (x86)/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register UpDownCounter:inst3\|inst27 inst4 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"UpDownCounter:inst3\|inst27\" and destination register \"inst4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.031 ns + Longest register register " "Info: + Longest register to register delay is 1.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UpDownCounter:inst3\|inst27 1 REG LCFF_X27_Y2_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3\|inst27'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { 48 137 201 128 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.346 ns) 0.600 ns inst18 2 COMB LCCOMB_X27_Y2_N0 1 " "Info: 2: + IC(0.254 ns) + CELL(0.346 ns) = 0.600 ns; Loc. = LCCOMB_X27_Y2_N0; Fanout = 1; COMB Node = 'inst18'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { UpDownCounter:inst3|inst27 inst18 } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { 152 496 560 232 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 0.876 ns inst4~3 3 COMB LCCOMB_X27_Y2_N10 1 " "Info: 3: + IC(0.223 ns) + CELL(0.053 ns) = 0.876 ns; Loc. = LCCOMB_X27_Y2_N10; Fanout = 1; COMB Node = 'inst4~3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { inst18 inst4~3 } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -48 560 624 32 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.031 ns inst4 4 REG LCFF_X27_Y2_N11 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.031 ns; Loc. = LCFF_X27_Y2_N11; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst4~3 inst4 } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -48 560 624 32 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.554 ns ( 53.73 % ) " "Info: Total cell delay = 0.554 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.477 ns ( 46.27 % ) " "Info: Total interconnect delay = 0.477 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { UpDownCounter:inst3|inst27 inst18 inst4~3 inst4 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.031 ns" { UpDownCounter:inst3|inst27 {} inst18 {} inst4~3 {} inst4 {} } { 0.000ns 0.254ns 0.223ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns inst4 3 REG LCFF_X27_Y2_N11 2 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N11; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl inst4 } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -48 560 624 32 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.495 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns UpDownCounter:inst3\|inst27 3 REG LCFF_X27_Y2_N19 2 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3\|inst27'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { 48 137 201 128 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst27 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst27 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { 48 137 201 128 "inst27" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -48 560 624 32 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { UpDownCounter:inst3|inst27 inst18 inst4~3 inst4 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "1.031 ns" { UpDownCounter:inst3|inst27 {} inst18 {} inst4~3 {} inst4 {} } { 0.000ns 0.254ns 0.223ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.155ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl inst4 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst27 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { inst4 {} } {  } {  } "" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -48 560 624 32 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UpDownCounter:inst3\|inst27 IN CLK 3.095 ns register " "Info: tsu for register \"UpDownCounter:inst3\|inst27\" (data pin = \"IN\", clock pin = \"CLK\") is 3.095 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.500 ns + Longest pin register " "Info: + Longest pin to register delay is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns IN 1 PIN PIN_W10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 7; PIN Node = 'IN'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { 24 56 224 40 "IN" "" } { -8 512 560 8 "IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.189 ns) + CELL(0.357 ns) 5.345 ns UpDownCounter:inst3\|inst27~3 2 COMB LCCOMB_X27_Y2_N18 1 " "Info: 2: + IC(4.189 ns) + CELL(0.357 ns) = 5.345 ns; Loc. = LCCOMB_X27_Y2_N18; Fanout = 1; COMB Node = 'UpDownCounter:inst3\|inst27~3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.546 ns" { IN UpDownCounter:inst3|inst27~3 } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { 48 137 201 128 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.500 ns UpDownCounter:inst3\|inst27 3 REG LCFF_X27_Y2_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.500 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3\|inst27'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UpDownCounter:inst3|inst27~3 UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { 48 137 201 128 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 23.84 % ) " "Info: Total cell delay = 1.311 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.189 ns ( 76.16 % ) " "Info: Total interconnect delay = 4.189 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { IN UpDownCounter:inst3|inst27~3 UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { IN {} IN~combout {} UpDownCounter:inst3|inst27~3 {} UpDownCounter:inst3|inst27 {} } { 0.000ns 0.000ns 4.189ns 0.000ns } { 0.000ns 0.799ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { 48 137 201 128 "inst27" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns UpDownCounter:inst3\|inst27 3 REG LCFF_X27_Y2_N19 2 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N19; Fanout = 2; REG Node = 'UpDownCounter:inst3\|inst27'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { 48 137 201 128 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst27 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { IN UpDownCounter:inst3|inst27~3 UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { IN {} IN~combout {} UpDownCounter:inst3|inst27~3 {} UpDownCounter:inst3|inst27 {} } { 0.000ns 0.000ns 4.189ns 0.000ns } { 0.000ns 0.799ns 0.357ns 0.155ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst27 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst27 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q3 UpDownCounter:inst3\|inst21 7.562 ns register " "Info: tco from clock \"CLK\" to destination pin \"q3\" through register \"UpDownCounter:inst3\|inst21\" is 7.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.495 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns UpDownCounter:inst3\|inst21 3 REG LCFF_X27_Y2_N9 7 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N9; Fanout = 7; REG Node = 'UpDownCounter:inst3\|inst21'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl UpDownCounter:inst3|inst21 } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst21 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst21 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.973 ns + Longest register pin " "Info: + Longest register to pin delay is 4.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UpDownCounter:inst3\|inst21 1 REG LCFF_X27_Y2_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N9; Fanout = 7; REG Node = 'UpDownCounter:inst3\|inst21'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { UpDownCounter:inst3|inst21 } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { -64 137 201 16 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.991 ns) + CELL(1.982 ns) 4.973 ns q3 2 PIN PIN_C7 0 " "Info: 2: + IC(2.991 ns) + CELL(1.982 ns) = 4.973 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'q3'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { UpDownCounter:inst3|inst21 q3 } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { 88 688 864 104 "q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 39.86 % ) " "Info: Total cell delay = 1.982 ns ( 39.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.991 ns ( 60.14 % ) " "Info: Total interconnect delay = 2.991 ns ( 60.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { UpDownCounter:inst3|inst21 q3 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { UpDownCounter:inst3|inst21 {} q3 {} } { 0.000ns 2.991ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst21 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst21 {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { UpDownCounter:inst3|inst21 q3 } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.973 ns" { UpDownCounter:inst3|inst21 {} q3 {} } { 0.000ns 2.991ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "UpDownCounter:inst3\|inst8~DUPLICATE OUT CLK -2.199 ns register " "Info: th for register \"UpDownCounter:inst3\|inst8~DUPLICATE\" (data pin = \"OUT\", clock pin = \"CLK\") is -2.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.495 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 7 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { -16 184 352 0 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 2.495 ns UpDownCounter:inst3\|inst8~DUPLICATE 3 REG LCFF_X27_Y2_N15 3 " "Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N15; Fanout = 3; REG Node = 'UpDownCounter:inst3\|inst8~DUPLICATE'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { CLK~clkctrl UpDownCounter:inst3|inst8~DUPLICATE } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.00 % ) " "Info: Total cell delay = 1.472 ns ( 59.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 41.00 % ) " "Info: Total interconnect delay = 1.023 ns ( 41.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst8~DUPLICATE } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst8~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.843 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns OUT 1 PIN PIN_AA8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA8; Fanout = 6; PIN Node = 'OUT'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT } "NODE_NAME" } } { "Project2.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/Project2.bdf" { { 56 56 224 72 "OUT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.778 ns) + CELL(0.053 ns) 4.688 ns UpDownCounter:inst3\|inst8~3DUPLICATE 2 COMB LCCOMB_X27_Y2_N14 1 " "Info: 2: + IC(3.778 ns) + CELL(0.053 ns) = 4.688 ns; Loc. = LCCOMB_X27_Y2_N14; Fanout = 1; COMB Node = 'UpDownCounter:inst3\|inst8~3DUPLICATE'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "3.831 ns" { OUT UpDownCounter:inst3|inst8~3DUPLICATE } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.843 ns UpDownCounter:inst3\|inst8~DUPLICATE 3 REG LCFF_X27_Y2_N15 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.843 ns; Loc. = LCFF_X27_Y2_N15; Fanout = 3; REG Node = 'UpDownCounter:inst3\|inst8~DUPLICATE'" {  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { UpDownCounter:inst3|inst8~3DUPLICATE UpDownCounter:inst3|inst8~DUPLICATE } "NODE_NAME" } } { "UpDownCounter.bdf" "" { Schematic "C:/Users/AlieNiT/Documents/quartus/az2/Project2/UpDownCounter.bdf" { { -176 137 201 -96 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 21.99 % ) " "Info: Total cell delay = 1.065 ns ( 21.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.778 ns ( 78.01 % ) " "Info: Total interconnect delay = 3.778 ns ( 78.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { OUT UpDownCounter:inst3|inst8~3DUPLICATE UpDownCounter:inst3|inst8~DUPLICATE } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { OUT {} OUT~combout {} UpDownCounter:inst3|inst8~3DUPLICATE {} UpDownCounter:inst3|inst8~DUPLICATE {} } { 0.000ns 0.000ns 3.778ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "2.495 ns" { CLK CLK~clkctrl UpDownCounter:inst3|inst8~DUPLICATE } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "2.495 ns" { CLK {} CLK~combout {} CLK~clkctrl {} UpDownCounter:inst3|inst8~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.680ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { OUT UpDownCounter:inst3|inst8~3DUPLICATE UpDownCounter:inst3|inst8~DUPLICATE } "NODE_NAME" } } { "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { OUT {} OUT~combout {} UpDownCounter:inst3|inst8~3DUPLICATE {} UpDownCounter:inst3|inst8~DUPLICATE {} } { 0.000ns 0.000ns 3.778ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 18:42:07 2022 " "Info: Processing ended: Wed Nov 02 18:42:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
