# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 543
attribute \src "timer_regs.sv:9.1-140.10"
attribute \hdlname "timer_regs"
module \timer_regs
  attribute \src "timer_regs.sv:15.25-15.27"
  wire input 4 \we
  attribute \src "timer_regs.sv:17.25-17.30"
  wire width 32 input 6 \wdata
  attribute \src "timer_regs.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_regs.sv:54.18-54.25"
  wire width 32 \reg_pre
  attribute \src "timer_regs.sv:53.18-53.26"
  wire width 32 \reg_load
  attribute \src "timer_regs.sv:58.18-58.29"
  wire width 32 \reg_int_sts
  attribute \src "timer_regs.sv:57.18-57.28"
  wire width 32 \reg_int_en
  attribute \src "timer_regs.sv:52.18-52.26"
  wire width 32 \reg_ctrl
  attribute \src "timer_regs.sv:55.18-55.25"
  wire width 32 \reg_cmp
  attribute \src "timer_regs.sv:56.18-56.25"
  wire width 32 \reg_cap
  attribute \src "timer_regs.sv:18.25-18.30"
  wire width 32 output 7 \rdata
  attribute \src "timer_regs.sv:24.25-24.31"
  wire output 11 \pwm_en
  attribute \src "timer_regs.sv:28.25-28.32"
  wire width 16 output 15 \pre_val
  attribute \src "timer_regs.sv:27.25-27.31"
  wire output 14 \pre_en
  attribute \src "timer_regs.sv:22.25-22.29"
  wire output 9 \mode
  attribute \src "timer_regs.sv:29.25-29.33"
  wire width 32 output 16 \load_val
  attribute \src "timer_regs.sv:31.25-31.33"
  wire output 18 \load_cmd
  attribute \src "timer_regs.sv:38.25-38.31"
  wire output 23 \intr_o
  attribute \src "timer_regs.sv:25.25-25.31"
  wire output 12 \ext_en
  attribute \src "timer_regs.sv:21.25-21.27"
  wire output 8 \en
  attribute \src "timer_regs.sv:23.25-23.28"
  wire output 10 \dir
  attribute \src "timer_regs.sv:32.25-32.36"
  wire width 32 input 19 \current_val
  attribute \src "timer_regs.sv:14.25-14.27"
  wire input 3 \cs
  attribute \src "timer_regs.sv:35.25-35.33"
  wire input 22 \core_irq
  attribute \src "timer_regs.sv:30.25-30.32"
  wire width 32 output 17 \cmp_val
  attribute \src "timer_regs.sv:10.25-10.28"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \src "timer_regs.sv:33.25-33.36"
  wire width 32 input 20 \capture_val
  attribute \src "timer_regs.sv:34.25-34.36"
  wire input 21 \capture_stb
  attribute \src "timer_regs.sv:26.25-26.31"
  wire output 13 \cap_en
  attribute \src "timer_regs.sv:16.25-16.29"
  wire width 6 input 5 \addr
  attribute \hdlname "_witness_ anyinit_procdff_321"
  wire width 32 \_witness_.anyinit_procdff_321
  attribute \hdlname "_witness_ anyinit_procdff_316"
  wire width 32 \_witness_.anyinit_procdff_316
  attribute \hdlname "_witness_ anyinit_procdff_311"
  wire width 32 \_witness_.anyinit_procdff_311
  attribute \hdlname "_witness_ anyinit_procdff_306"
  wire width 32 \_witness_.anyinit_procdff_306
  attribute \hdlname "_witness_ anyinit_procdff_301"
  wire width 32 \_witness_.anyinit_procdff_301
  attribute \hdlname "_witness_ anyinit_procdff_296"
  wire width 32 \_witness_.anyinit_procdff_296
  attribute \hdlname "_witness_ anyinit_procdff_291"
  wire width 32 \_witness_.anyinit_procdff_291
  wire $procmux$98_Y
  wire $procmux$96_Y
  wire $procmux$92_Y
  wire $procmux$90_Y
  wire $procmux$88_Y
  wire $procmux$149_CMP
  wire $procmux$144_CMP
  wire $procmux$138_CMP
  wire width 32 $procmux$137_Y
  wire width 32 $procmux$128_Y
  wire $procmux$121_CMP
  wire width 32 $procmux$120_Y
  wire $procmux$114_CMP
  wire width 32 $procmux$113_Y
  wire $procmux$106_CMP
  wire width 32 $procmux$105_Y
  wire $procmux$101_CMP
  wire $procmux$100_Y
  attribute \src "timer_regs.sv:122.17-122.25"
  wire $logic_and$timer_regs.sv:122$87_Y
  attribute \src "timer_regs.sv:117.17-117.38"
  wire $logic_and$timer_regs.sv:117$86_Y
  attribute \src "timer_regs.sv:73.37-73.54"
  wire $eq$timer_regs.sv:73$78_Y
  wire width 32 $auto$rtlil.cc:3457:Mux$504
  wire width 32 $auto$rtlil.cc:3457:Mux$502
  wire width 32 $auto$rtlil.cc:3457:Mux$500
  wire width 32 $auto$rtlil.cc:3457:Mux$498
  wire width 32 $auto$rtlil.cc:3457:Mux$496
  wire width 32 $auto$rtlil.cc:3457:Mux$494
  wire width 32 $auto$rtlil.cc:3457:Mux$492
  attribute \src "timer_regs.sv:80.23-80.47"
  wire width 32 $and$timer_regs.sv:80$81_Y
  attribute \src "timer_regs.sv:83.16-83.16"
  wire width 32 $2\rdata[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_pre[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_load[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_sts[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_int_en[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_ctrl[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cmp[31:0]
  attribute \src "timer_regs.sv:101.5-138.8"
  wire width 32 $0\reg_cap[31:0]
  attribute \src "timer_regs.sv:76.23-76.52"
  cell $mux $ternary$timer_regs.sv:76$80
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S \load_cmd
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:80.21-80.48"
  cell $reduce_or $reduce_or$timer_regs.sv:80$82
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \A $and$timer_regs.sv:80$81_Y
  end
  attribute \src "timer_regs.sv:131.29-131.37|timer_regs.sv:131.25-131.62"
  cell $mux $procmux$98
    parameter \WIDTH 1
    connect \Y $procmux$98_Y
    connect \S \wdata [0]
    connect \B 1'0
    connect \A $procmux$96_Y
  end
  attribute \src "timer_regs.sv:112.17-112.25|timer_regs.sv:112.13-112.55"
  cell $mux $procmux$96
    parameter \WIDTH 1
    connect \Y $procmux$96_Y
    connect \S \core_irq
    connect \B 1'1
    connect \A \reg_int_sts [0]
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$94
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [1]
    connect \S $logic_and$timer_regs.sv:122$87_Y
    connect \B $procmux$92_Y
    connect \A $procmux$88_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$92
    parameter \WIDTH 1
    connect \Y $procmux$92_Y
    connect \S $procmux$101_CMP
    connect \B $procmux$90_Y
    connect \A $procmux$88_Y
  end
  attribute \src "timer_regs.sv:132.29-132.37|timer_regs.sv:132.25-132.62"
  cell $mux $procmux$90
    parameter \WIDTH 1
    connect \Y $procmux$90_Y
    connect \S \wdata [1]
    connect \B 1'0
    connect \A $procmux$88_Y
  end
  attribute \src "timer_regs.sv:113.17-113.28|timer_regs.sv:113.13-113.55"
  cell $mux $procmux$88
    parameter \WIDTH 1
    connect \Y $procmux$88_Y
    connect \S \capture_stb
    connect \B 1'1
    connect \A \reg_int_sts [1]
  end
  attribute \src "timer_regs.sv:85.13-85.15|timer_regs.sv:85.9-97.12"
  attribute \full_case 1
  cell $mux $procmux$155
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $2\rdata[31:0]
    connect \A 0
  end
  attribute \src "timer_regs.sv:88.48-88.48|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$149_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$149_CMP
    connect \B 4'1000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $eq $procmux$144_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$144_CMP
    connect \B 5'11100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:93.47-93.47|timer_regs.sv:86.13-96.20"
  attribute \full_case 1
  cell $pmux $procmux$143
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $2\rdata[31:0]
    connect \S { $procmux$138_CMP $eq$timer_regs.sv:73$78_Y $procmux$149_CMP $procmux$121_CMP $procmux$106_CMP $procmux$101_CMP $procmux$114_CMP $procmux$144_CMP }
    connect \B { \reg_ctrl \reg_load \current_val \reg_pre \reg_int_en \reg_int_sts \reg_cmp \reg_cap }
    connect \A 0
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$139
    parameter \WIDTH 32
    connect \Y $0\reg_ctrl[31:0]
    connect \S $logic_and$timer_regs.sv:122$87_Y
    connect \B $procmux$137_Y
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $logic_not $procmux$138_CMP0
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$138_CMP
    connect \A \addr
  end
  attribute \src "timer_regs.sv:123.28-123.28|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$137
    parameter \WIDTH 32
    connect \Y $procmux$137_Y
    connect \S $procmux$138_CMP
    connect \B \wdata
    connect \A \reg_ctrl
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$130
    parameter \WIDTH 32
    connect \Y $0\reg_load[31:0]
    connect \S $logic_and$timer_regs.sv:122$87_Y
    connect \B $procmux$128_Y
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:124.53-124.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$128
    parameter \WIDTH 32
    connect \Y $procmux$128_Y
    connect \S $eq$timer_regs.sv:73$78_Y
    connect \B \wdata
    connect \A \reg_load
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$122
    parameter \WIDTH 32
    connect \Y $0\reg_pre[31:0]
    connect \S $logic_and$timer_regs.sv:122$87_Y
    connect \B $procmux$120_Y
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$121_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$121_CMP
    connect \B 4'1100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:125.53-125.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$120
    parameter \WIDTH 32
    connect \Y $procmux$120_Y
    connect \S $procmux$121_CMP
    connect \B \wdata
    connect \A \reg_pre
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$115
    parameter \WIDTH 32
    connect \Y $0\reg_cmp[31:0]
    connect \S $logic_and$timer_regs.sv:122$87_Y
    connect \B $procmux$113_Y
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$114_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$114_CMP
    connect \B 5'11000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:126.53-126.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$113
    parameter \WIDTH 32
    connect \Y $procmux$113_Y
    connect \S $procmux$114_CMP
    connect \B \wdata
    connect \A \reg_cmp
  end
  attribute \src "timer_regs.sv:117.17-117.38|timer_regs.sv:117.13-119.16"
  cell $mux $procmux$109
    parameter \WIDTH 32
    connect \Y $0\reg_cap[31:0]
    connect \S $logic_and$timer_regs.sv:117$86_Y
    connect \B \capture_val
    connect \A \reg_cap
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$107
    parameter \WIDTH 32
    connect \Y $0\reg_int_en[31:0]
    connect \S $logic_and$timer_regs.sv:122$87_Y
    connect \B $procmux$105_Y
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$106_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$106_CMP
    connect \B 5'10000
    connect \A \addr
  end
  attribute \src "timer_regs.sv:127.53-127.53|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$105
    parameter \WIDTH 32
    connect \Y $procmux$105_Y
    connect \S $procmux$106_CMP
    connect \B \wdata
    connect \A \reg_int_en
  end
  attribute \src "timer_regs.sv:122.17-122.25|timer_regs.sv:122.13-136.16"
  cell $mux $procmux$102
    parameter \WIDTH 1
    connect \Y $0\reg_int_sts[31:0] [0]
    connect \S $logic_and$timer_regs.sv:122$87_Y
    connect \B $procmux$100_Y
    connect \A $procmux$96_Y
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $eq $procmux$101_CMP0
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $procmux$101_CMP
    connect \B 5'10100
    connect \A \addr
  end
  attribute \src "timer_regs.sv:128.55-128.55|timer_regs.sv:123.17-135.24"
  cell $mux $procmux$100
    parameter \WIDTH 1
    connect \Y $procmux$100_Y
    connect \S $procmux$101_CMP
    connect \B $procmux$98_Y
    connect \A $procmux$96_Y
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$321
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_321
    connect \D $auto$rtlil.cc:3457:Mux$504
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$316
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_316
    connect \D $auto$rtlil.cc:3457:Mux$502
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$311
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_311
    connect \D $auto$rtlil.cc:3457:Mux$500
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$306
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_306
    connect \D $auto$rtlil.cc:3457:Mux$498
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$301
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_301
    connect \D $auto$rtlil.cc:3457:Mux$496
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$296
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_296
    connect \D $auto$rtlil.cc:3457:Mux$494
  end
  attribute \src "timer_regs.sv:101.5-138.8"
  attribute \always_ff 1
  cell $anyinit $procdff$291
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_291
    connect \D $auto$rtlil.cc:3457:Mux$492
  end
  attribute \src "timer_regs.sv:73.24-73.55"
  cell $logic_and $logic_and$timer_regs.sv:73$79
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \load_cmd
    connect \B $eq$timer_regs.sv:73$78_Y
    connect \A $logic_and$timer_regs.sv:122$87_Y
  end
  attribute \src "timer_regs.sv:122.17-122.25"
  cell $logic_and $logic_and$timer_regs.sv:122$87
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:122$87_Y
    connect \B \we
    connect \A \cs
  end
  attribute \src "timer_regs.sv:117.17-117.38"
  cell $logic_and $logic_and$timer_regs.sv:117$86
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_regs.sv:117$86_Y
    connect \B \reg_ctrl [6]
    connect \A \capture_stb
  end
  attribute \src "timer_regs.sv:73.37-73.54"
  cell $eq $eq$timer_regs.sv:73$78
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $eq$timer_regs.sv:73$78_Y
    connect \B 3'100
    connect \A \addr
  end
  cell $mux $auto$ff.cc:614:unmap_srst$503
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$504
    connect \S \rst_n
    connect \B { \reg_int_sts [31:2] $0\reg_int_sts[31:0] [1:0] }
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$501
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$502
    connect \S \rst_n
    connect \B $0\reg_int_en[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$499
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$500
    connect \S \rst_n
    connect \B $0\reg_cap[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$497
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$498
    connect \S \rst_n
    connect \B $0\reg_cmp[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$495
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$496
    connect \S \rst_n
    connect \B $0\reg_pre[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$493
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$494
    connect \S \rst_n
    connect \B $0\reg_load[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$491
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$492
    connect \S \rst_n
    connect \B $0\reg_ctrl[31:0]
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$456
    parameter \WIDTH 32
    connect \Y \reg_int_sts
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_321
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$454
    parameter \WIDTH 32
    connect \Y \reg_int_en
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_316
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$452
    parameter \WIDTH 32
    connect \Y \reg_cap
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_311
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$450
    parameter \WIDTH 32
    connect \Y \reg_cmp
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_306
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$448
    parameter \WIDTH 32
    connect \Y \reg_pre
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_301
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$446
    parameter \WIDTH 32
    connect \Y \reg_load
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_296
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$444
    parameter \WIDTH 32
    connect \Y \reg_ctrl
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_291
    connect \A 0
  end
  attribute \src "timer_regs.sv:80.23-80.47"
  cell $and $and$timer_regs.sv:80$81
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $and$timer_regs.sv:80$81_Y
    connect \B \reg_int_en
    connect \A \reg_int_sts
  end
  connect $0\reg_int_sts[31:0] [31:2] \reg_int_sts [31:2]
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
end
attribute \src "timer_core.sv:9.1-192.10"
attribute \hdlname "timer_core"
module \timer_core
  attribute \src "timer_core.sv:34.25-34.34"
  wire output 19 \trigger_o
  attribute \src "timer_core.sv:41.18-41.22"
  wire \tick
  attribute \src "timer_core.sv:11.25-11.30"
  wire input 2 \rst_n
  attribute \src "timer_core.sv:33.25-33.30"
  wire output 18 \pwm_o
  attribute \src "timer_core.sv:17.25-17.31"
  wire input 6 \pwm_en
  attribute \src "timer_core.sv:40.18-40.27"
  wire width 16 \prescaler
  attribute \src "timer_core.sv:20.25-20.32"
  wire width 16 input 9 \pre_val
  attribute \src "timer_core.sv:19.25-19.31"
  wire input 8 \pre_en
  attribute \src "timer_core.sv:110.11-110.18"
  wire \op_done
  attribute \src "timer_core.sv:15.25-15.29"
  wire input 4 \mode
  attribute \src "timer_core.sv:21.25-21.33"
  wire width 32 input 10 \load_val
  attribute \src "timer_core.sv:23.25-23.33"
  wire input 12 \load_cmd
  attribute \src "timer_core.sv:35.25-35.28"
  wire output 20 \irq
  attribute \src "timer_core.sv:43.18-43.26"
  wire \ext_tick
  attribute \src "timer_core.sv:46.23-46.34"
  wire \ext_meas_re
  attribute \src "timer_core.sv:26.25-26.35"
  wire input 13 \ext_meas_i
  attribute \src "timer_core.sv:46.11-46.21"
  wire \ext_meas_d
  attribute \src "timer_core.sv:18.25-18.31"
  wire input 7 \ext_en
  attribute \src "timer_core.sv:14.25-14.27"
  wire input 3 \en
  attribute \src "timer_core.sv:16.25-16.28"
  wire input 5 \dir
  attribute \src "timer_core.sv:30.25-30.36"
  wire width 32 output 15 \current_val
  attribute \src "timer_core.sv:39.18-39.25"
  wire width 32 \counter
  attribute \src "timer_core.sv:22.25-22.32"
  wire width 32 input 11 \cmp_val
  attribute \src "timer_core.sv:42.18-42.26"
  wire \clk_tick
  attribute \src "timer_core.sv:10.25-10.28"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  attribute \src "timer_core.sv:31.25-31.36"
  wire width 32 output 16 \capture_val
  attribute \src "timer_core.sv:32.25-32.36"
  wire output 17 \capture_stb
  attribute \src "timer_core.sv:47.22-47.32"
  wire \capture_re
  attribute \src "timer_core.sv:27.25-27.34"
  wire input 14 \capture_i
  attribute \src "timer_core.sv:47.11-47.20"
  wire \capture_d
  attribute \hdlname "_witness_ anyinit_procdff_371"
  wire \_witness_.anyinit_procdff_371
  attribute \hdlname "_witness_ anyinit_procdff_366"
  wire \_witness_.anyinit_procdff_366
  attribute \hdlname "_witness_ anyinit_procdff_361"
  wire width 32 \_witness_.anyinit_procdff_361
  attribute \hdlname "_witness_ anyinit_procdff_356"
  wire \_witness_.anyinit_procdff_356
  attribute \hdlname "_witness_ anyinit_procdff_351"
  wire \_witness_.anyinit_procdff_351
  attribute \hdlname "_witness_ anyinit_procdff_346"
  wire width 16 \_witness_.anyinit_procdff_346
  attribute \hdlname "_witness_ anyinit_procdff_341"
  wire \_witness_.anyinit_procdff_341
  attribute \hdlname "_witness_ anyinit_procdff_336"
  wire width 32 \_witness_.anyinit_procdff_336
  attribute \hdlname "_witness_ anyinit_procdff_331"
  wire \_witness_.anyinit_procdff_331
  attribute \hdlname "_witness_ anyinit_procdff_326"
  wire \_witness_.anyinit_procdff_326
  attribute \src "timer_core.sv:141.34-141.45"
  wire width 32 $sub$timer_core.sv:141$69_Y
  wire width 16 $procmux$246_Y
  wire width 16 $procmux$244_Y
  wire width 16 $procmux$242_Y
  wire $procmux$234_Y
  wire $procmux$232_Y
  wire $procmux$230_Y
  wire $procmux$222_Y
  wire $procmux$220_Y
  wire $procmux$217_Y
  wire width 32 $procmux$212_Y
  wire width 32 $procmux$210_Y
  wire width 32 $procmux$208_Y
  wire width 32 $procmux$206_Y
  wire width 32 $procmux$201_Y
  wire width 32 $procmux$199_Y
  wire $procmux$176_Y
  wire $procmux$174_Y
  wire $procmux$172_Y
  wire $procmux$168_Y
  attribute \src "timer_core.sv:188.26-188.43"
  wire $lt$timer_core.sv:188$76_Y
  attribute \src "timer_core.sv:114.22-114.37"
  wire $logic_or$timer_core.sv:114$50_Y
  attribute \src "timer_core.sv:87.28-87.35"
  wire $logic_not$timer_core.sv:87$42_Y
  attribute \src "timer_core.sv:63.39-63.49"
  wire $logic_not$timer_core.sv:63$36_Y
  attribute \src "timer_core.sv:62.40-62.51"
  wire $logic_not$timer_core.sv:62$34_Y
  attribute \src "timer_core.sv:116.45-116.53"
  wire $logic_not$timer_core.sv:116$54_Y
  attribute \src "timer_core.sv:116.36-116.41"
  wire $logic_not$timer_core.sv:116$52_Y
  attribute \src "timer_core.sv:114.34-114.37"
  wire $logic_not$timer_core.sv:114$49_Y
  attribute \src "timer_core.sv:87.22-87.35"
  wire $logic_and$timer_core.sv:87$43_Y
  attribute \src "timer_core.sv:132.22-132.44"
  wire $logic_and$timer_core.sv:132$66_Y
  attribute \src "timer_core.sv:118.22-118.56"
  wire $logic_and$timer_core.sv:118$61_Y
  attribute \src "timer_core.sv:117.17-117.44"
  wire $logic_and$timer_core.sv:117$58_Y
  attribute \src "timer_core.sv:116.22-116.53"
  wire $logic_and$timer_core.sv:116$55_Y
  attribute \src "timer_core.sv:116.22-116.41"
  wire $logic_and$timer_core.sv:116$53_Y
  attribute \src "timer_core.sv:116.22-116.32"
  wire $logic_and$timer_core.sv:116$51_Y
  attribute \src "timer_core.sv:184.26-184.44"
  wire $le$timer_core.sv:184$75_Y
  attribute \src "timer_core.sv:89.21-89.35"
  wire $eq$timer_core.sv:89$44_Y
  attribute \src "timer_core.sv:118.37-118.56"
  wire $eq$timer_core.sv:118$60_Y
  attribute \src "timer_core.sv:117.32-117.44"
  wire $eq$timer_core.sv:117$57_Y
  attribute \src "timer_core.sv:117.17-117.28"
  wire $eq$timer_core.sv:117$56_Y
  attribute \unused_bits "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_core.sv:93.34-93.47"
  wire width 32 $auto$wreduce.cc:514:run$408
  wire $auto$rtlil.cc:3457:Mux$490
  wire $auto$rtlil.cc:3457:Mux$488
  wire width 32 $auto$rtlil.cc:3457:Mux$486
  wire $auto$rtlil.cc:3457:Mux$484
  wire $auto$rtlil.cc:3457:Mux$482
  wire width 16 $auto$rtlil.cc:3457:Mux$480
  wire $auto$rtlil.cc:3457:Mux$478
  wire width 32 $auto$rtlil.cc:3457:Mux$476
  wire $auto$rtlil.cc:3457:Mux$472
  attribute \src "timer_core.sv:153.34-153.45"
  wire width 32 $add$timer_core.sv:153$71_Y
  attribute \src "timer_core.sv:176.16-176.16"
  wire $2\pwm_o[0:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire width 16 $0\prescaler[15:0]
  attribute \src "timer_core.sv:111.5-120.8"
  wire $0\op_done[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire $0\irq[0:0]
  attribute \src "timer_core.sv:123.5-162.8"
  wire width 32 $0\counter[31:0]
  attribute \src "timer_core.sv:80.5-104.8"
  wire $0\clk_tick[0:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire width 32 $0\capture_val[31:0]
  attribute \src "timer_core.sv:67.5-77.8"
  wire $0\capture_stb[0:0]
  attribute \src "timer_core.sv:107.19-107.47"
  cell $mux $ternary$timer_core.sv:107$46
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  attribute \src "timer_core.sv:93.34-93.47"
  cell $sub $sub$timer_core.sv:93$45
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$wreduce.cc:514:run$408 [15:0]
    connect \B 1'1
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:141.34-141.45"
  cell $sub $sub$timer_core.sv:141$69
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $sub$timer_core.sv:141$69_Y
    connect \B 1'1
    connect \A \counter
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$255
    parameter \WIDTH 32
    connect \Y $0\capture_val[31:0]
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  attribute \src "timer_core.sv:71.22-71.32|timer_core.sv:71.18-76.12"
  attribute \full_case 1
  cell $mux $procmux$252
    parameter \WIDTH 1
    connect \Y $0\capture_stb[0:0]
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$249
    parameter \WIDTH 16
    connect \Y $0\prescaler[15:0]
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $procmux$246_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$246
    parameter \WIDTH 16
    connect \Y $procmux$246_Y
    connect \S $logic_and$timer_core.sv:87$43_Y
    connect \B $procmux$244_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$244
    parameter \WIDTH 16
    connect \Y $procmux$244_Y
    connect \S \pre_en
    connect \B $procmux$242_Y
    connect \A 16'0000000000000000
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$242
    parameter \WIDTH 16
    connect \Y $procmux$242_Y
    connect \S $eq$timer_core.sv:89$44_Y
    connect \B \pre_val
    connect \A $auto$wreduce.cc:514:run$408 [15:0]
  end
  attribute \src "timer_core.sv:84.22-84.30|timer_core.sv:84.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$237
    parameter \WIDTH 1
    connect \Y $0\clk_tick[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$234_Y
  end
  attribute \src "timer_core.sv:87.22-87.35|timer_core.sv:87.18-103.12"
  attribute \full_case 1
  cell $mux $procmux$234
    parameter \WIDTH 1
    connect \Y $procmux$234_Y
    connect \S $logic_and$timer_core.sv:87$43_Y
    connect \B $procmux$232_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:88.17-88.23|timer_core.sv:88.13-100.16"
  attribute \full_case 1
  cell $mux $procmux$232
    parameter \WIDTH 1
    connect \Y $procmux$232_Y
    connect \S \pre_en
    connect \B $procmux$230_Y
    connect \A 1'1
  end
  attribute \src "timer_core.sv:89.21-89.35|timer_core.sv:89.17-95.20"
  attribute \full_case 1
  cell $mux $procmux$230
    parameter \WIDTH 1
    connect \Y $procmux$230_Y
    connect \S $eq$timer_core.sv:89$44_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:114.22-114.37|timer_core.sv:114.18-119.12"
  attribute \full_case 1
  cell $mux $procmux$225
    parameter \WIDTH 1
    connect \Y $0\op_done[0:0]
    connect \S $logic_or$timer_core.sv:114$50_Y
    connect \B 1'0
    connect \A $procmux$222_Y
  end
  attribute \src "timer_core.sv:116.22-116.53|timer_core.sv:116.18-119.12"
  cell $mux $procmux$222
    parameter \WIDTH 1
    connect \Y $procmux$222_Y
    connect \S $logic_and$timer_core.sv:116$55_Y
    connect \B $procmux$220_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:117.17-117.44|timer_core.sv:117.13-118.74"
  attribute \full_case 1
  cell $mux $procmux$220
    parameter \WIDTH 1
    connect \Y $procmux$220_Y
    connect \S $logic_and$timer_core.sv:117$58_Y
    connect \B 1'1
    connect \A $procmux$217_Y
  end
  attribute \src "timer_core.sv:118.22-118.56|timer_core.sv:118.18-118.74"
  cell $mux $procmux$217
    parameter \WIDTH 1
    connect \Y $procmux$217_Y
    connect \S $logic_and$timer_core.sv:118$61_Y
    connect \B 1'1
    connect \A \op_done
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$215
    parameter \WIDTH 32
    connect \Y $0\counter[31:0]
    connect \S \load_cmd
    connect \B \load_val
    connect \A $procmux$212_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$212
    parameter \WIDTH 32
    connect \Y $procmux$212_Y
    connect \S $logic_and$timer_core.sv:132$66_Y
    connect \B $procmux$210_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$210
    parameter \WIDTH 32
    connect \Y $procmux$210_Y
    connect \S \dir
    connect \B $procmux$201_Y
    connect \A $procmux$208_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$208
    parameter \WIDTH 32
    connect \Y $procmux$208_Y
    connect \S $eq$timer_core.sv:117$57_Y
    connect \B $procmux$206_Y
    connect \A $sub$timer_core.sv:141$69_Y
  end
  attribute \src "timer_core.sv:138.25-138.29|timer_core.sv:138.21-139.48"
  attribute \full_case 1
  cell $mux $procmux$206
    parameter \WIDTH 32
    connect \Y $procmux$206_Y
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$201
    parameter \WIDTH 32
    connect \Y $procmux$201_Y
    connect \S $eq$timer_core.sv:118$60_Y
    connect \B $procmux$199_Y
    connect \A $add$timer_core.sv:153$71_Y
  end
  attribute \src "timer_core.sv:150.25-150.29|timer_core.sv:150.21-151.51"
  attribute \full_case 1
  cell $mux $procmux$199
    parameter \WIDTH 32
    connect \Y $procmux$199_Y
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  attribute \src "timer_core.sv:128.22-128.30|timer_core.sv:128.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$179
    parameter \WIDTH 1
    connect \Y $0\irq[0:0]
    connect \S \load_cmd
    connect \B 1'0
    connect \A $procmux$176_Y
  end
  attribute \src "timer_core.sv:132.22-132.44|timer_core.sv:132.18-161.12"
  attribute \full_case 1
  cell $mux $procmux$176
    parameter \WIDTH 1
    connect \Y $procmux$176_Y
    connect \S $logic_and$timer_core.sv:132$66_Y
    connect \B $procmux$174_Y
    connect \A 1'0
  end
  attribute \src "timer_core.sv:133.17-133.28|timer_core.sv:133.13-157.16"
  attribute \full_case 1
  cell $mux $procmux$174
    parameter \WIDTH 1
    connect \Y $procmux$174_Y
    connect \S \dir
    connect \B $procmux$168_Y
    connect \A $procmux$172_Y
  end
  attribute \src "timer_core.sv:135.21-135.33|timer_core.sv:135.17-144.20"
  attribute \full_case 1
  cell $mux $procmux$172
    parameter \WIDTH 1
    connect \Y $procmux$172_Y
    connect \S $eq$timer_core.sv:117$57_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:147.21-147.40|timer_core.sv:147.17-156.20"
  attribute \full_case 1
  cell $mux $procmux$168
    parameter \WIDTH 1
    connect \Y $procmux$168_Y
    connect \S $eq$timer_core.sv:118$60_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_core.sv:177.13-177.20|timer_core.sv:177.9-190.12"
  attribute \full_case 1
  cell $mux $procmux$164
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $2\pwm_o[0:0]
    connect \A 1'0
  end
  attribute \src "timer_core.sv:180.17-180.28|timer_core.sv:180.13-189.16"
  attribute \full_case 1
  cell $mux $procmux$158
    parameter \WIDTH 1
    connect \Y $2\pwm_o[0:0]
    connect \S \dir
    connect \B $lt$timer_core.sv:188$76_Y
    connect \A $le$timer_core.sv:184$75_Y
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $anyinit $procdff$371
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_371
    connect \D $auto$rtlil.cc:3457:Mux$490
  end
  attribute \src "timer_core.sv:53.5-61.8"
  attribute \always_ff 1
  cell $anyinit $procdff$366
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_366
    connect \D $auto$rtlil.cc:3457:Mux$488
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $anyinit $procdff$361
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_361
    connect \D $auto$rtlil.cc:3457:Mux$486
  end
  attribute \src "timer_core.sv:67.5-77.8"
  attribute \always_ff 1
  cell $anyinit $procdff$356
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_356
    connect \D $auto$rtlil.cc:3457:Mux$484
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $anyinit $procdff$351
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_351
    connect \D $auto$rtlil.cc:3457:Mux$482
  end
  attribute \src "timer_core.sv:80.5-104.8"
  attribute \always_ff 1
  cell $anyinit $procdff$346
    parameter \WIDTH 16
    connect \Q \_witness_.anyinit_procdff_346
    connect \D $auto$rtlil.cc:3457:Mux$480
  end
  attribute \src "timer_core.sv:111.5-120.8"
  attribute \always_ff 1
  cell $anyinit $procdff$341
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_341
    connect \D $auto$rtlil.cc:3457:Mux$478
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$336
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit_procdff_336
    connect \D $auto$rtlil.cc:3457:Mux$476
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$331
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_331
    connect \D $auto$rtlil.cc:3457:Mux$472
  end
  attribute \src "timer_core.sv:123.5-162.8"
  attribute \always_ff 1
  cell $anyinit $procdff$326
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_326
    connect \D $auto$rtlil.cc:3457:Mux$472
  end
  attribute \src "timer_core.sv:188.26-188.43"
  cell $lt $lt$timer_core.sv:188$76
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $lt$timer_core.sv:188$76_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:114.22-114.37"
  cell $logic_or $logic_or$timer_core.sv:114$50
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_or$timer_core.sv:114$50_Y
    connect \B $logic_not$timer_core.sv:114$49_Y
    connect \A \load_cmd
  end
  attribute \src "timer_core.sv:87.28-87.35"
  cell $logic_not $logic_not$timer_core.sv:87$42
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:87$42_Y
    connect \A \ext_en
  end
  attribute \src "timer_core.sv:63.39-63.49"
  cell $logic_not $logic_not$timer_core.sv:63$36
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:63$36_Y
    connect \A \capture_d
  end
  attribute \src "timer_core.sv:62.40-62.51"
  cell $logic_not $logic_not$timer_core.sv:62$34
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:62$34_Y
    connect \A \ext_meas_d
  end
  attribute \src "timer_core.sv:116.45-116.53"
  cell $logic_not $logic_not$timer_core.sv:116$54
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$54_Y
    connect \A \op_done
  end
  attribute \src "timer_core.sv:116.36-116.41"
  cell $logic_not $logic_not$timer_core.sv:116$52
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:116$52_Y
    connect \A \mode
  end
  attribute \src "timer_core.sv:114.34-114.37"
  cell $logic_not $logic_not$timer_core.sv:114$49
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_core.sv:114$49_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:87.22-87.35"
  cell $logic_and $logic_and$timer_core.sv:87$43
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:87$43_Y
    connect \B $logic_not$timer_core.sv:87$42_Y
    connect \A \en
  end
  attribute \src "timer_core.sv:63.26-63.49"
  cell $logic_and $logic_and$timer_core.sv:63$37
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $logic_not$timer_core.sv:63$36_Y
    connect \A \capture_i
  end
  attribute \src "timer_core.sv:62.26-62.51"
  cell $logic_and $logic_and$timer_core.sv:62$35
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $logic_not$timer_core.sv:62$34_Y
    connect \A \ext_meas_i
  end
  attribute \src "timer_core.sv:132.22-132.44"
  cell $logic_and $logic_and$timer_core.sv:132$66
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:132$66_Y
    connect \B $logic_not$timer_core.sv:116$54_Y
    connect \A $logic_and$timer_core.sv:116$51_Y
  end
  attribute \src "timer_core.sv:118.22-118.56"
  cell $logic_and $logic_and$timer_core.sv:118$61
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:118$61_Y
    connect \B $eq$timer_core.sv:118$60_Y
    connect \A \dir
  end
  attribute \src "timer_core.sv:117.17-117.44"
  cell $logic_and $logic_and$timer_core.sv:117$58
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:117$58_Y
    connect \B $eq$timer_core.sv:117$57_Y
    connect \A $eq$timer_core.sv:117$56_Y
  end
  attribute \src "timer_core.sv:116.22-116.53"
  cell $logic_and $logic_and$timer_core.sv:116$55
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$55_Y
    connect \B $logic_not$timer_core.sv:116$54_Y
    connect \A $logic_and$timer_core.sv:116$53_Y
  end
  attribute \src "timer_core.sv:116.22-116.41"
  cell $logic_and $logic_and$timer_core.sv:116$53
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$53_Y
    connect \B $logic_not$timer_core.sv:116$52_Y
    connect \A $logic_and$timer_core.sv:116$51_Y
  end
  attribute \src "timer_core.sv:116.22-116.32"
  cell $logic_and $logic_and$timer_core.sv:116$51
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_core.sv:116$51_Y
    connect \B \tick
    connect \A \en
  end
  attribute \src "timer_core.sv:184.26-184.44"
  cell $le $le$timer_core.sv:184$75
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $le$timer_core.sv:184$75_Y
    connect \B \cmp_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:89.21-89.35"
  cell $logic_not $eq$timer_core.sv:89$44
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:89$44_Y
    connect \A \prescaler
  end
  attribute \src "timer_core.sv:118.37-118.56"
  cell $eq $eq$timer_core.sv:118$60
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:118$60_Y
    connect \B \load_val
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.32-117.44"
  cell $logic_not $eq$timer_core.sv:117$57
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$57_Y
    connect \A \counter
  end
  attribute \src "timer_core.sv:117.17-117.28"
  cell $not $eq$timer_core.sv:117$56
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $eq$timer_core.sv:117$56_Y
    connect \A \dir
  end
  cell $mux $auto$ff.cc:614:unmap_srst$489
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$490
    connect \S \rst_n
    connect \B \capture_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$488
    connect \S \rst_n
    connect \B \ext_meas_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$485
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$486
    connect \S \rst_n
    connect \B $0\capture_val[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$483
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$484
    connect \S \rst_n
    connect \B $0\capture_stb[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$481
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$482
    connect \S \rst_n
    connect \B $0\clk_tick[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$479
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3457:Mux$480
    connect \S \rst_n
    connect \B $0\prescaler[15:0]
    connect \A 16'0000000000000000
  end
  cell $mux $auto$ff.cc:614:unmap_srst$477
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$478
    connect \S \rst_n
    connect \B $0\op_done[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$475
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$476
    connect \S \rst_n
    connect \B $0\counter[31:0]
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$471
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$472
    connect \S \rst_n
    connect \B $0\irq[0:0]
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$442
    parameter \WIDTH 1
    connect \Y \capture_d
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_371
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$440
    parameter \WIDTH 1
    connect \Y \ext_meas_d
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_366
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$438
    parameter \WIDTH 32
    connect \Y \capture_val
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_361
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$436
    parameter \WIDTH 1
    connect \Y \capture_stb
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_356
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$434
    parameter \WIDTH 1
    connect \Y \clk_tick
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_351
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$432
    parameter \WIDTH 16
    connect \Y \prescaler
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_346
    connect \A 16'0000000000000000
  end
  cell $mux $auto$async2sync.cc:243:execute$430
    parameter \WIDTH 1
    connect \Y \op_done
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_341
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$428
    parameter \WIDTH 32
    connect \Y \counter
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_336
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$426
    parameter \WIDTH 1
    connect \Y \irq
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_331
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$424
    parameter \WIDTH 1
    connect \Y \trigger_o
    connect \S \rst_n
    connect \B \_witness_.anyinit_procdff_326
    connect \A 1'0
  end
  attribute \src "timer_core.sv:153.34-153.45"
  cell $add $add$timer_core.sv:153$71
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $add$timer_core.sv:153$71_Y
    connect \B 1'1
    connect \A \counter
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
attribute \src "timer_axi.sv:8.1-197.10"
attribute \top 1
attribute \hdlname "timer_axi"
module \timer_axi
  attribute \src "timer_axi.sv:25.25-25.31"
  wire input 9 \wvalid
  attribute \src "timer_axi.sv:23.25-23.30"
  wire width 4 input 8 \wstrb
  attribute \src "timer_axi.sv:26.25-26.31"
  wire output 10 \wready
  attribute \src "timer_axi.sv:58.15-58.17"
  wire \we
  attribute \src "timer_axi.sv:21.25-21.30"
  wire width 32 input 7 \wdata
  attribute \src "timer_axi.sv:51.25-51.34"
  wire output 25 \trigger_o
  attribute \src "timer_axi.sv:44.25-44.31"
  wire output 20 \rvalid
  attribute \src "timer_axi.sv:43.25-43.30"
  wire width 2 output 19 \rresp
  attribute \src "timer_axi.sv:45.25-45.31"
  wire input 21 \rready
  attribute \src "timer_axi.sv:60.18-60.27"
  wire width 32 \reg_rdata
  attribute \src "timer_axi.sv:135.18-135.25"
  wire width 32 \rdata_q
  attribute \src "timer_axi.sv:42.25-42.30"
  wire width 32 output 18 \rdata
  attribute \src "timer_axi.sv:50.25-50.30"
  wire output 24 \pwm_o
  attribute \src "timer_axi.sv:63.26-63.32"
  wire \pwm_en
  attribute \src "timer_axi.sv:65.18-65.25"
  wire width 16 \pre_val
  attribute \src "timer_axi.sv:63.50-63.56"
  wire \pre_en
  attribute \src "timer_axi.sv:63.15-63.19"
  wire \mode
  attribute \src "timer_axi.sv:66.18-66.26"
  wire width 32 \load_val
  attribute \src "timer_axi.sv:63.58-63.66"
  wire \load_cmd
  attribute \src "timer_axi.sv:54.25-54.28"
  wire output 26 \irq
  attribute \src "timer_axi.sv:48.25-48.35"
  wire input 22 \ext_meas_i
  attribute \src "timer_axi.sv:63.34-63.40"
  wire \ext_en
  attribute \src "timer_axi.sv:63.11-63.13"
  wire \en
  attribute \src "timer_axi.sv:63.21-63.24"
  wire \dir
  attribute \src "timer_axi.sv:66.37-66.48"
  wire width 32 \current_val
  attribute \src "timer_axi.sv:58.11-58.13"
  wire \cs
  attribute \src "timer_axi.sv:63.68-63.82"
  wire \core_irq_pulse
  attribute \src "timer_axi.sv:63.97-63.106"
  wire \core_intr
  attribute \src "timer_axi.sv:66.28-66.35"
  wire width 32 \cmp_val
  attribute \src "timer_axi.sv:66.50-66.61"
  wire width 32 \capture_val
  attribute \src "timer_axi.sv:63.84-63.95"
  wire \capture_stb
  attribute \src "timer_axi.sv:49.25-49.34"
  wire input 23 \capture_i
  attribute \unused_bits "0"
  attribute \src "timer_axi.sv:63.42-63.48"
  wire \cap_en
  attribute \src "timer_axi.sv:30.25-30.31"
  wire output 12 \bvalid
  attribute \src "timer_axi.sv:29.25-29.30"
  wire width 2 output 11 \bresp
  attribute \src "timer_axi.sv:31.25-31.31"
  wire input 13 \bready
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  attribute \src "timer_axi.sv:121.18-121.26"
  wire width 32 \axi_addr
  attribute \src "timer_axi.sv:17.25-17.32"
  wire input 5 \awvalid
  attribute \src "timer_axi.sv:18.25-18.32"
  wire output 6 \awready
  attribute \src "timer_axi.sv:15.25-15.31"
  wire width 3 input 4 \awprot
  attribute \src "timer_axi.sv:14.25-14.31"
  wire width 32 input 3 \awaddr
  attribute \src "timer_axi.sv:38.25-38.32"
  wire input 16 \arvalid
  attribute \src "timer_axi.sv:39.25-39.32"
  wire output 17 \arready
  attribute \src "timer_axi.sv:36.25-36.31"
  wire width 3 input 15 \arprot
  attribute \src "timer_axi.sv:10.25-10.32"
  wire input 2 \aresetn
  attribute \src "timer_axi.sv:35.25-35.31"
  wire width 32 input 14 \araddr
  attribute \src "timer_axi.sv:59.17-59.21"
  wire width 6 \addr
  attribute \src "timer_axi.sv:9.25-9.29"
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \aclk
  attribute \hdlname "_witness_ anyinit_procdff_407"
  wire \_witness_.anyinit_procdff_407
  attribute \hdlname "_witness_ anyinit_procdff_402"
  wire width 2 \_witness_.anyinit_procdff_402
  attribute \hdlname "_witness_ anyinit_procdff_397"
  wire \_witness_.anyinit_procdff_397
  attribute \hdlname "_witness_ anyinit_procdff_392"
  wire \_witness_.anyinit_procdff_392
  attribute \hdlname "_witness_ anyinit_procdff_387"
  wire \_witness_.anyinit_procdff_387
  attribute \hdlname "_witness_ anyinit_procdff_382"
  wire width 2 \_witness_.anyinit_procdff_382
  attribute \hdlname "_witness_ anyinit_procdff_377"
  wire \_witness_.anyinit_procdff_377
  wire $procmux$279_Y
  wire $procmux$265_Y
  attribute \src "timer_axi.sv:89.59-89.66"
  wire $logic_not$timer_axi.sv:89$10_Y
  attribute \src "timer_axi.sv:85.27-85.34"
  wire $logic_not$timer_axi.sv:85$5_Y
  attribute \src "timer_axi.sv:81.28-81.36"
  wire $logic_not$timer_axi.sv:81$3_Y
  attribute \src "timer_axi.sv:110.39-110.46"
  wire $logic_not$timer_axi.sv:110$18_Y
  attribute \src "timer_axi.sv:106.28-106.36"
  wire $logic_not$timer_axi.sv:106$15_Y
  attribute \src "timer_axi.sv:92.26-92.42"
  wire $logic_and$timer_axi.sv:92$12_Y
  attribute \src "timer_axi.sv:89.17-89.66"
  wire $logic_and$timer_axi.sv:89$11_Y
  attribute \src "timer_axi.sv:85.17-85.34"
  wire $logic_and$timer_axi.sv:85$6_Y
  attribute \src "timer_axi.sv:81.17-81.36"
  wire $logic_and$timer_axi.sv:81$4_Y
  attribute \src "timer_axi.sv:131.22-131.50"
  wire $logic_and$timer_axi.sv:131$23_Y
  attribute \src "timer_axi.sv:131.22-131.40"
  wire $logic_and$timer_axi.sv:131$22_Y
  attribute \src "timer_axi.sv:113.26-113.42"
  wire $logic_and$timer_axi.sv:113$20_Y
  attribute \src "timer_axi.sv:110.17-110.46"
  wire $logic_and$timer_axi.sv:110$19_Y
  attribute \src "timer_axi.sv:110.17-110.35"
  wire $logic_and$timer_axi.sv:110$17_Y
  attribute \src "timer_axi.sv:106.17-106.36"
  wire $logic_and$timer_axi.sv:106$16_Y
  wire $auto$rtlil.cc:3457:Mux$470
  wire width 2 $auto$rtlil.cc:3457:Mux$468
  wire $auto$rtlil.cc:3457:Mux$466
  wire $auto$rtlil.cc:3457:Mux$464
  wire $auto$rtlil.cc:3457:Mux$462
  wire width 2 $auto$rtlil.cc:3457:Mux$460
  wire $auto$rtlil.cc:3457:Mux$458
  attribute \src "timer_axi.sv:73.5-96.8"
  wire $0\wready[0:0]
  attribute \src "timer_axi.sv:99.5-117.8"
  wire $0\rvalid[0:0]
  attribute \src "timer_axi.sv:99.5-117.8"
  wire width 2 $0\rresp[1:0]
  attribute \src "timer_axi.sv:136.5-140.8"
  wire width 32 $0\rdata_q[31:0]
  attribute \src "timer_axi.sv:73.5-96.8"
  wire $0\bvalid[0:0]
  attribute \src "timer_axi.sv:73.5-96.8"
  wire width 2 $0\bresp[1:0]
  attribute \src "timer_axi.sv:73.5-96.8"
  wire $0\awready[0:0]
  attribute \src "timer_axi.sv:99.5-117.8"
  wire $0\arready[0:0]
  attribute \src "timer_axi.sv:147.16-171.6"
  attribute \module_not_derived 1
  cell \timer_regs \u_timer_regs
    connect \we \we
    connect \wdata \wdata
    connect \rst_n \aresetn
    connect \rdata \reg_rdata
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \core_intr
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en \cap_en
    connect \addr \addr
  end
  attribute \src "timer_axi.sv:174.16-195.6"
  attribute \module_not_derived 1
  cell \timer_core \u_timer_core
    connect \trigger_o \trigger_o
    connect \rst_n \aresetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \aclk
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  attribute \src "timer_axi.sv:89.17-89.66|timer_axi.sv:89.13-94.16"
  attribute \full_case 1
  cell $mux $procmux$285
    parameter \WIDTH 2
    connect \Y $0\bresp[1:0]
    connect \S $logic_and$timer_axi.sv:89$11_Y
    connect \B 2'00
    connect \A \bresp
  end
  attribute \src "timer_axi.sv:89.17-89.66|timer_axi.sv:89.13-94.16"
  attribute \full_case 1
  cell $mux $procmux$282
    parameter \WIDTH 1
    connect \Y $0\bvalid[0:0]
    connect \S $logic_and$timer_axi.sv:89$11_Y
    connect \B 1'1
    connect \A $procmux$279_Y
  end
  attribute \src "timer_axi.sv:92.26-92.42|timer_axi.sv:92.22-94.16"
  cell $mux $procmux$279
    parameter \WIDTH 1
    connect \Y $procmux$279_Y
    connect \S $logic_and$timer_axi.sv:92$12_Y
    connect \B 1'0
    connect \A \bvalid
  end
  attribute \src "timer_axi.sv:81.17-81.36|timer_axi.sv:81.13-82.34"
  attribute \full_case 1
  cell $mux $procmux$277
    parameter \WIDTH 1
    connect \Y $0\awready[0:0]
    connect \S $logic_and$timer_axi.sv:81$4_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_axi.sv:85.17-85.34|timer_axi.sv:85.13-86.33"
  attribute \full_case 1
  cell $mux $procmux$274
    parameter \WIDTH 1
    connect \Y $0\wready[0:0]
    connect \S $logic_and$timer_axi.sv:85$6_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_axi.sv:110.17-110.46|timer_axi.sv:110.13-115.16"
  attribute \full_case 1
  cell $mux $procmux$271
    parameter \WIDTH 2
    connect \Y $0\rresp[1:0]
    connect \S $logic_and$timer_axi.sv:110$19_Y
    connect \B 2'00
    connect \A \rresp
  end
  attribute \src "timer_axi.sv:110.17-110.46|timer_axi.sv:110.13-115.16"
  attribute \full_case 1
  cell $mux $procmux$268
    parameter \WIDTH 1
    connect \Y $0\rvalid[0:0]
    connect \S $logic_and$timer_axi.sv:110$19_Y
    connect \B 1'1
    connect \A $procmux$265_Y
  end
  attribute \src "timer_axi.sv:113.26-113.42|timer_axi.sv:113.22-115.16"
  cell $mux $procmux$265
    parameter \WIDTH 1
    connect \Y $procmux$265_Y
    connect \S $logic_and$timer_axi.sv:113$20_Y
    connect \B 1'0
    connect \A \rvalid
  end
  attribute \src "timer_axi.sv:106.17-106.36|timer_axi.sv:106.13-107.34"
  attribute \full_case 1
  cell $mux $procmux$263
    parameter \WIDTH 1
    connect \Y $0\arready[0:0]
    connect \S $logic_and$timer_axi.sv:106$16_Y
    connect \B 1'1
    connect \A 1'0
  end
  attribute \src "timer_axi.sv:124.13-124.20|timer_axi.sv:124.9-125.40"
  attribute \full_case 1
  cell $mux $procmux$260
    parameter \WIDTH 6
    connect \Y \addr
    connect \S \awvalid
    connect \B \awaddr [5:0]
    connect \A \araddr [5:0]
  end
  attribute \src "timer_axi.sv:137.13-137.31|timer_axi.sv:137.9-139.12"
  cell $mux $procmux$257
    parameter \WIDTH 32
    connect \Y $0\rdata_q[31:0]
    connect \S $logic_and$timer_axi.sv:110$17_Y
    connect \B \reg_rdata
    connect \A \rdata_q
  end
  attribute \src "timer_axi.sv:73.5-96.8"
  attribute \always_ff 1
  cell $anyinit $procdff$407
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_407
    connect \D $auto$rtlil.cc:3457:Mux$470
  end
  attribute \src "timer_axi.sv:73.5-96.8"
  attribute \always_ff 1
  cell $anyinit $procdff$402
    parameter \WIDTH 2
    connect \Q \_witness_.anyinit_procdff_402
    connect \D $auto$rtlil.cc:3457:Mux$468
  end
  attribute \src "timer_axi.sv:73.5-96.8"
  attribute \always_ff 1
  cell $anyinit $procdff$397
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_397
    connect \D $auto$rtlil.cc:3457:Mux$466
  end
  attribute \src "timer_axi.sv:73.5-96.8"
  attribute \always_ff 1
  cell $anyinit $procdff$392
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_392
    connect \D $auto$rtlil.cc:3457:Mux$464
  end
  attribute \src "timer_axi.sv:99.5-117.8"
  attribute \always_ff 1
  cell $anyinit $procdff$387
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_387
    connect \D $auto$rtlil.cc:3457:Mux$462
  end
  attribute \src "timer_axi.sv:99.5-117.8"
  attribute \always_ff 1
  cell $anyinit $procdff$382
    parameter \WIDTH 2
    connect \Q \_witness_.anyinit_procdff_382
    connect \D $auto$rtlil.cc:3457:Mux$460
  end
  attribute \src "timer_axi.sv:99.5-117.8"
  attribute \always_ff 1
  cell $anyinit $procdff$377
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit_procdff_377
    connect \D $auto$rtlil.cc:3457:Mux$458
  end
  attribute \src "timer_axi.sv:136.5-140.8"
  attribute \always_ff 1
  cell $anyinit $procdff$372
    parameter \WIDTH 32
    connect \Q \rdata_q
    connect \D $0\rdata_q[31:0]
  end
  attribute \src "timer_axi.sv:131.21-131.85"
  cell $logic_or $logic_or$timer_axi.sv:131$26
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B $logic_and$timer_axi.sv:110$17_Y
    connect \A \we
  end
  attribute \src "timer_axi.sv:89.59-89.66"
  cell $logic_not $logic_not$timer_axi.sv:89$10
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_axi.sv:89$10_Y
    connect \A \bvalid
  end
  attribute \src "timer_axi.sv:85.27-85.34"
  cell $logic_not $logic_not$timer_axi.sv:85$5
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_axi.sv:85$5_Y
    connect \A \wready
  end
  attribute \src "timer_axi.sv:81.28-81.36"
  cell $logic_not $logic_not$timer_axi.sv:81$3
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_axi.sv:81$3_Y
    connect \A \awready
  end
  attribute \src "timer_axi.sv:110.39-110.46"
  cell $logic_not $logic_not$timer_axi.sv:110$18
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_axi.sv:110$18_Y
    connect \A \rvalid
  end
  attribute \src "timer_axi.sv:106.28-106.36"
  cell $logic_not $logic_not$timer_axi.sv:106$15
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_not$timer_axi.sv:106$15_Y
    connect \A \arready
  end
  attribute \src "timer_axi.sv:92.26-92.42"
  cell $logic_and $logic_and$timer_axi.sv:92$12
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:92$12_Y
    connect \B \bvalid
    connect \A \bready
  end
  attribute \src "timer_axi.sv:89.17-89.66"
  cell $logic_and $logic_and$timer_axi.sv:89$11
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:89$11_Y
    connect \B $logic_not$timer_axi.sv:89$10_Y
    connect \A \we
  end
  attribute \src "timer_axi.sv:85.17-85.34"
  cell $logic_and $logic_and$timer_axi.sv:85$6
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:85$6_Y
    connect \B $logic_not$timer_axi.sv:85$5_Y
    connect \A \wvalid
  end
  attribute \src "timer_axi.sv:81.17-81.36"
  cell $logic_and $logic_and$timer_axi.sv:81$4
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:81$4_Y
    connect \B $logic_not$timer_axi.sv:81$3_Y
    connect \A \awvalid
  end
  attribute \src "timer_axi.sv:131.22-131.60"
  cell $logic_and $logic_and$timer_axi.sv:131$24
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \we
    connect \B \wvalid
    connect \A $logic_and$timer_axi.sv:131$23_Y
  end
  attribute \src "timer_axi.sv:131.22-131.50"
  cell $logic_and $logic_and$timer_axi.sv:131$23
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:131$23_Y
    connect \B \wready
    connect \A $logic_and$timer_axi.sv:131$22_Y
  end
  attribute \src "timer_axi.sv:131.22-131.40"
  cell $logic_and $logic_and$timer_axi.sv:131$22
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:131$22_Y
    connect \B \awvalid
    connect \A \awready
  end
  attribute \src "timer_axi.sv:113.26-113.42"
  cell $logic_and $logic_and$timer_axi.sv:113$20
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:113$20_Y
    connect \B \rvalid
    connect \A \rready
  end
  attribute \src "timer_axi.sv:110.17-110.46"
  cell $logic_and $logic_and$timer_axi.sv:110$19
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:110$19_Y
    connect \B $logic_not$timer_axi.sv:110$18_Y
    connect \A $logic_and$timer_axi.sv:110$17_Y
  end
  attribute \src "timer_axi.sv:110.17-110.35"
  cell $logic_and $logic_and$timer_axi.sv:110$17
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:110$17_Y
    connect \B \arvalid
    connect \A \arready
  end
  attribute \src "timer_axi.sv:106.17-106.36"
  cell $logic_and $logic_and$timer_axi.sv:106$16
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $logic_and$timer_axi.sv:106$16_Y
    connect \B $logic_not$timer_axi.sv:106$15_Y
    connect \A \arvalid
  end
  cell $mux $auto$ff.cc:614:unmap_srst$469
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$470
    connect \S \aresetn
    connect \B $0\bvalid[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$467
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$468
    connect \S \aresetn
    connect \B $0\bresp[1:0]
    connect \A 2'00
  end
  cell $mux $auto$ff.cc:614:unmap_srst$465
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$466
    connect \S \aresetn
    connect \B $0\wready[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$463
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$464
    connect \S \aresetn
    connect \B $0\awready[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$461
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$462
    connect \S \aresetn
    connect \B $0\rvalid[0:0]
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$459
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$460
    connect \S \aresetn
    connect \B $0\rresp[1:0]
    connect \A 2'00
  end
  cell $mux $auto$ff.cc:614:unmap_srst$457
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$458
    connect \S \aresetn
    connect \B $0\arready[0:0]
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$422
    parameter \WIDTH 1
    connect \Y \bvalid
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_407
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$420
    parameter \WIDTH 2
    connect \Y \bresp
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_402
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$418
    parameter \WIDTH 1
    connect \Y \wready
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_397
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$416
    parameter \WIDTH 1
    connect \Y \awready
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_392
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$414
    parameter \WIDTH 1
    connect \Y \rvalid
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_387
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$412
    parameter \WIDTH 2
    connect \Y \rresp
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_382
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$410
    parameter \WIDTH 1
    connect \Y \arready
    connect \S \aresetn
    connect \B \_witness_.anyinit_procdff_377
    connect \A 1'0
  end
  connect \axi_addr [5:0] \addr
  connect \irq \core_intr
  connect \rdata \rdata_q
end
