---
layout: post
title: FPGA学习(八)——SDRAM代码设计
date: 2019-03-06
categories: blog
tags: [FPGA,VHDL,SDRAM]
description: 文章金句。
---
# SDRAM读写状态机
<div align="center"><img src="http://wx1.sinaimg.cn/mw690/0066Un30ly1g0tf2nwbm6j30gi0gxaan.jpg"></div>  

# 代码设计
```  
library ieee;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_unsigned.all;  
  
entity sdran is  
port(clk : in std_logic;  
	cke : out std_logic;  
	n_cs : out std_logic;  
	n_ras : out std_logic;  
	n_cas : out std_logic;  
	n_we : out std_logic;  
	dqmh: out std_logic;  
	dqml: out std_logic;  
	rst : in std_logic;  
	bank_addr : in std_logic_vector(1 downto 0); \-\- bank address   
	row_addr : in std_logic_vector(12 downto 0); \-\- row address  
	col_addr : in std_logic_vector(8 downto 0); \-\- column address  
	mode_reg : in std_logic_vector(12 downto 0); \-\- mode register set  
	data_in : in std_logic_vector(15 downto 0);   
	n_write : in std_logic; \-\-Write commands  
	n_read : in std_logic; \-\-Read commands  
	sd_data : inout std_logic_vector(15 downto 0); \-\-SDRAM data  
	addr : out std_logic_vector(12 downto 0); \-\-SDRAM address  
	bank : out std_logic_vector(1 downto 0); \-\-SDRAM bank  
	sd_busy : out std_logic; \-\-sdram busy  
	data_out : out std_logic_vector(15 downto 0);  
	data_valid : out std_logic  
	);  
end sdram;  
  
architecture behave of sdram is  
\-\- sdram constant  
constant poweronwait : std_logic_vector(26 downto 0) := "000000000000000000000000000";  
constant nop : std_logic_vector(26 downto 0) := "000000000000000000000000001";  
constant auto_refresh_one : std_logic_vector(26 downto 0) := "000000000000000000000000010";  
constant auto_refresh_one_nop : std_logic_vector(26 downto 0) := "000000000000000000000000100";  
constant auto_refresh_two : std_logic_vector(26 downto 0) := "000000000000000000000001000";  
constant auto_refresh_two_nop : std_logic_vector(26 downto 0) := "000000000000000000000010000";  
constant row_active : std_logic_vector(26 downto 0) := "000100000000000000000000000";  
constant row_active_1_nop : std_logic_vector(26 downto 0) := "001000000000000000000000000";  
constant row_active_2_nop : std_logic_vector(26 downto 0) := "010000000000000000000000000";  
constant set_mode_reg : std_logic_vector(26 downto 0) := "000000000000000000100000000";  
constant set_mode_reg_nop : std_logic_vector(26 downto 0) := "000000000000000001000000000";  
constant precharge_all_bank : std_logic_vector(26 downto 0) := "000000000000000010000000000";  
constant precharge_all_bank_1_nop : std_logic_vector(26 downto 0) := "000000000000000100000000000";  
constant precharge_all_bank_2_nop : std_logic_vector(26 downto 0) := "000000000000001000000000000";  
constant read_data : std_logic_vector(26 downto 0) := "000000000000010000000000000";  
constant read_data_1_nop : std_logic_vector(26 downto 0) := "000000000000100000000000000";  
constant read_data_2_nop : std_logic_vector(26 downto 0) := "000000000001000000000000000";  
constant read_data_3_nop : std_logic_vector(26 downto 0) := "000000000010000000000000000";  
constant read_data_4_nop : std_logic_vector(26 downto 0) := "000000000100000000000000000";  
constant read_data_5_nop : std_logic_vector(26 downto 0) := "000000001000000000000000000";  
constant wirte_data : std_logic_vector(26 downto 0) := "000000010000000000000000000";  
constant wirte_data_1_nop : std_logic_vector(26 downto 0) := "000000100000000000000000000";  
constant wirte_data_2_nop : std_logic_vector(26 downto 0) := "000001000000000000000000000";  
constant wirte_data_3_nop : std_logic_vector(26 downto 0) := "000010000000000000000000000";  

signal sd_state : std_logic_vector(26 downto 0);
\-\- 初始化
signal waitcnt : std_logic_vector(9 downto 0);
\-\- MRS
signal mode_reg_set :std_logic;
\-\- 刷新
signal freshcnt : std_logic_vector(2 downto 0);

begin
	data_out <= sd_data ;
	data_valid <= '1' when (sd_state = read_data_5_nop or sd_state = read_data_4_nop or sd_state = read_data_3_nop or sd_state = read_data_2_nop) else '0' ;

process(sd_state)
begin
	case sd_state is
	when precharge_all_bank =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '0' ;
	n_cas <= '1' ;
	n_we <= '0' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= "00" ;
	addr <= "0010000000000" ; \-\- A10=1
	sd_data <= (other => 'Z') ;

	when auto_refresh_one =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '0' ;
	n_cas <= '0' ;
	n_we <= '1' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= "00" ;
	addr <= "0000000000000" ; 
	sd_data <= (other => 'Z') ;

	when auto_refresh_two =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '0' ;
	n_cas <= '0' ;
	n_we <= '1' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= "00" ;
	addr <= "0000000000000" ; 
	sd_data <= (other => 'Z') ;

	when row_active =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '0' ;
	n_cas <= '1' ;
	n_we <= '1' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= row_addr ; 
	sd_data <= (other => 'Z') ;

	when read_data =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '1' ;
	n_cas <= '0' ;
	n_we <= '1' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= "0000" & col_addr ; 
	sd_data <= (other => 'Z') ;

	when write_data =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '1' ;
	n_cas <= '0' ;
	n_we <= '0' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= "0000" & col_addr ; 
	sd_data <= data_in ;

	when write_data_1_nop =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '1' ;
	n_cas <= '1' ;
	n_we <= '1' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= "0000000000000"  ; 
	sd_data <= data_in ;

	when write_data_2_nop =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '1' ;
	n_cas <= '1' ;
	n_we <= '1' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= "0000000000000"  ; 
	sd_data <= data_in ;

	when write_data_3_nop =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '1' ;
	n_cas <= '1' ;
	n_we <= '1' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= "0000000000000"  ; 
	sd_data <= data_in ;

	when set_mode_reg =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '0' ;
	n_cas <= '0' ;
	n_we <= '0' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= mode_reg ; 
	sd_data <= (other => 'Z') ;

	when set_mode_reg =>
	cke <= '1' ;
	n_cs <= '0' ;
	n_ras <= '0' ;
	n_cas <= '0' ;
	n_we <= '0' ;
	dqmh <= '0' ;
	dqml <= '0' ;
	bank <= bank_addr ;
	addr <= mode_reg ; 
	sd_data <= (other => 'Z') ;

	end case;
end process;

process(clk,rst)
begin
	if rst='0' then
		sd_busy <= '1' ;
	elsif clk'enent and clk = '1' then
		if sd_state = row_active then
			sd_busy <= '1' ;
		elseif sd_state = auto_refresh_two_nop or sd_state = set_mode_reg_nop then
			sd_busy <= '0' ;
		end if ;
	end if ;
end process ;

\-\-状态转化进程
process(clk,rst)
begin
	if rst = '0' then
		sd_state <= nop ;
		waitcnt <= (other => '0') ;
		mode_reg_set <= '0' ;
		freshcnt <= "000" ;
	elsif clk'enent and clk = '1' then
		case sd_state is

\-\- 上电等待
		when poweronwait =>
			if waitcnt > 8 then
				waitcnt <= (other => '0') ;
				sd_state <= prechare_all_bank ;
			else
				waitcnt <=waitcnt + "0000000001" ;
				sd_state <= poweronwait ;
			end if ;

\-\- 预充电
		when prechare_all_bank =>
			sd_state <= prechare_all_bank_1_nop ;
		when prechare_all_bank_1_nop =>
			sd_state <= prechare_all_bank_2_nop ;
		when prechare_all_bank_2_nop =>
			sd_state <= auto_refresh_one ;

\-\- 第一次刷新
		when auto_refresh_one =>
			if freshcnt = "111" then
				freshcnt <= "000" ;
				sd_state <= auto_refresh_one_nop ;
			else
				freshcnt <= freshcnt + "001" ;
				sd_state <= auto_refresh_one ;
			end if ;
		when auto_refresh_one_nop =>
			sd_state <= auto_refresh_two ;

\-\- 第二次刷新
		when auto_refresh_two =>
			if freshcnt = "111" then
				freshcnt <= "000" ;
				sd_state <= auto_refresh_two_nop ;
			else
				freshcnt <= freshcnt + "001" ;
				sd_state <= auto_refresh_two ;
			end if ;
\-\- 模式寄存器设置
		when auto_refresh_two_nop =>
			if mode_reg_set = '0' then
				sd_state <= set_mode_reg ;
				mode_reg_set = '1' ;
			else
				sd_state <= set_mode_reg_nop ;
			end if ;

		when set_mode_reg =>
			sd_state <= set_mode_reg_nop ;
		when set_mode_reg_nop =>
			if n_write = '0' or n_read = '0' then
				sd_state <= row_active ;
			else
				sd_state <= auto_refresh_two ;
			end if ;

\-\- 行激活
		when row_active =>
			sd_state <= row_active_1_nop ;
		when row_active_1_nop =>
			sd_state <= row_active_2_nop ;

\-\- 根据读写操作进行状态转化
		when row_active_2_nop =>
			if n_write = '0' then
				sd_state <= write_data ;
			elsif n_read ='0' =>
				sd_state <= read_data ;
			else
				sd_state <= set_mode_reg_nop ;
			end if ;

		when write_data =>
			sd_state <= write_data_1_nop ;
		when write_data_1_nop =>
			sd_state <= write_data_2_nop ;
		when write_data_2_nop =>
			sd_state <= write_data_3_nop ;
		when write_data_3_nop =>
			sd_state <= auto_refresh_two ;

		when read_data =>
			sd_state <= read_data_1_nop ;
		when read_data_1_nop =>
			sd_state <= read_data_2_nop ;
		when read_data_2_nop =>
			sd_state <= read_data_3_nop ;
		when read_data_3_nop =>
			sd_state <= read_data_4_nop ;
		when read_data_4_nop =>
			sd_state <= read_data_5_nop ;
		when read_data_5_nop =>
			sd_state <= auto_refresh_two ;

		when nop =>
			sd_state <= poweronwait ;
		when others =>
			sd_state <= poweronwait ;
		end case ;
	end if ;
end process ;
end behave ;
```



