0.6
2018.2
Jun 14 2018
20:41:02
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sim_1/new/cu_sim.vhd,1682296399,vhdl,,,,cu_sim,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sim_1/new/sim_fir_filter.vhd,1683708786,vhdl,,,,filter_sim,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sources_1/new/control_unit.vhd,1683660963,vhdl,,,,control_unit,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sources_1/new/fir_filter.vhd,1683315849,vhdl,,,,fir_filter,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sources_1/new/mac.vhd,1683659465,vhdl,,,,mac,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sources_1/new/ram.vhd,1682309677,vhdl,,,,mlab_ram,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/4th_exercise/fir_filter/fir_filter.srcs/sources_1/new/rom.vhd,1682436217,vhdl,,,,mlab_rom,,,,,,,,
C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,axi_protocol_checker_v2_0_3;axi_vip_v1_1_3;processing_system7_vip_v1_0_5;smartconnect_v1_0;xilinx_vip,,,,,,
