
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.086682                       # Number of seconds simulated
sim_ticks                                3086681610000                       # Number of ticks simulated
final_tick                               3086681610000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238941                       # Simulator instruction rate (inst/s)
host_op_rate                                   238941                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6460139399                       # Simulator tick rate (ticks/s)
host_mem_usage                                 469232                       # Number of bytes of host memory used
host_seconds                                   477.80                       # Real time elapsed on the host
sim_insts                                   114167123                       # Number of instructions simulated
sim_ops                                     114167123                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       52505856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      158122496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        5631808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        1620608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       37175680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       15276288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       26211392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4897728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          301446144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     52505856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      5631808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     37175680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     26211392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     121524736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     29177792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32010176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          820404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2470664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           87997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           25322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          580870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          238692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          409553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           76527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4710096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        455903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             500159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          17010454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          51227342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1824551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            525032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          12043898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           4949097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           8491771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1586729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              97660265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     17010454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1824551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     12043898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      8491771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39370674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9452803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         917615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10370417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9452803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         17010454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         51227342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         919004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1824551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           525032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         12043898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          4949097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          8491771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1586729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            108030682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4710096                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     500159                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4710096                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   500159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              299363200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2082944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31826048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               301446144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32010176                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  32546                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2850                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        34321                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            375552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            315623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            398028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            166571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            240902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            231266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            227309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            213333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            467083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            361391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           284470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           297200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           305910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           304265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           287243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           201404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             55548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            44447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            35585                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        22                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  3086681450000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4710096                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               500159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4097332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  501255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     54                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1288158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.102573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.299163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.514962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       554651     43.06%     43.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       325809     25.29%     68.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       119366      9.27%     77.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        66323      5.15%     82.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46732      3.63%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36149      2.81%     89.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17067      1.32%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12904      1.00%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       109157      8.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1288158                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     164.289558                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6123.733663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        28470    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.466264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.217499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.770546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         27322     95.96%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           584      2.05%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           143      0.50%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           170      0.60%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            72      0.25%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            31      0.11%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            11      0.04%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            25      0.09%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            13      0.05%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             9      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             4      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             8      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             7      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             6      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            11      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            8      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28471                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  44406816357                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            132110878857                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23387750000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9493.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28243.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        96.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     97.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3550155                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  336518                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     592424.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2224710084999                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    103071020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    758898897501                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4190523120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              5547951360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2286495750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3027156000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16914955200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19569872400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1425373200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1797014160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        201606915120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        201606915120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        474892628625                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        494488772910                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1435435512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1418245911750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2136752403015                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2144283593700                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           692.249411                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           694.689311                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4583351                       # Transaction distribution
system.membus.trans_dist::ReadResp            4582886                       # Transaction distribution
system.membus.trans_dist::WriteReq              26717                       # Transaction distribution
system.membus.trans_dist::WriteResp             26717                       # Transaction distribution
system.membus.trans_dist::Writeback            455903                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            91528                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          55680                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          147208                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           17                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           17                       # Transaction distribution
system.membus.trans_dist::ReadExReq            355745                       # Transaction distribution
system.membus.trans_dist::ReadExResp           355745                       # Transaction distribution
system.membus.trans_dist::BadAddressError          465                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1641116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1641116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        31776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5327980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio          698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5360454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       176032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       176032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         6656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        83496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        90168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port      1161830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total      1161830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        20382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       705173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio          194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       725749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       819119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       819119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         9182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       363873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       373077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10436333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     52505856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     52505856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        59526                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    176108928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    176168454                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port      5631808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total      5631808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        26603                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      2292224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      2318827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     37175680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     37175680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        55968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     21286720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     21342688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     26211392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     26211392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        35808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      9407040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      9442848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               333634225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           334158                       # Total snoops (count)
system.membus.snoop_fanout::samples           5579221                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 5579221    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             5579221                       # Request fanout histogram
system.membus.reqLayer0.occupancy            60724990                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9582763770                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              465000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46215180                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7670788464                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy        23480405823                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer4.occupancy          822058985                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          355246822                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         5436173278                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2946946400                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy         3829432131                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1551249445                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                44449                       # number of replacements
system.iocache.tags.tagsinuse                0.788841                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44449                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2934500438000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.788841                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.049303                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.049303                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400249                       # Number of tag accesses
system.iocache.tags.data_accesses              400249                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            8                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            8                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     33998604                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     33998604                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     33998604                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     33998604                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     33998604                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     33998604                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44264                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44264                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000181                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000181                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 162672.746411                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 162672.746411                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 162672.746411                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 162672.746411                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 162672.746411                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 162672.746411                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           442                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.822222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     23126604                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     23126604                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2852575784                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2852575784                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     23126604                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     23126604                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     23126604                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     23126604                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999819                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999819                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 110653.607656                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 110653.607656                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64456.249638                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64456.249638                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 110653.607656                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 110653.607656                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 110653.607656                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 110653.607656                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups               20260240                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         17193651                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           372707                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            12740705                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8593923                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            67.452492                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1263329                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             18471                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    12533883                       # DTB read hits
system.cpu0.dtb.read_misses                     47434                       # DTB read misses
system.cpu0.dtb.read_acv                           38                       # DTB read access violations
system.cpu0.dtb.read_accesses                  320474                       # DTB read accesses
system.cpu0.dtb.write_hits                    5428185                       # DTB write hits
system.cpu0.dtb.write_misses                    10525                       # DTB write misses
system.cpu0.dtb.write_acv                         107                       # DTB write access violations
system.cpu0.dtb.write_accesses                 116768                       # DTB write accesses
system.cpu0.dtb.data_hits                    17962068                       # DTB hits
system.cpu0.dtb.data_misses                     57959                       # DTB misses
system.cpu0.dtb.data_acv                          145                       # DTB access violations
system.cpu0.dtb.data_accesses                  437242                       # DTB accesses
system.cpu0.itb.fetch_hits                    1052002                       # ITB hits
system.cpu0.itb.fetch_misses                     7347                       # ITB misses
system.cpu0.itb.fetch_acv                         150                       # ITB acv
system.cpu0.itb.fetch_accesses                1059349                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        61800902                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          17270208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      89686068                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20260240                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           9857252                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     43239236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1103786                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        16                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               60899                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       241611                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles       337079                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                 10909145                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               233235                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          61700942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.453561                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.616369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                43010324     69.71%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2134552      3.46%     73.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2439252      3.95%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2064250      3.35%     80.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3582541      5.81%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  643325      1.04%     87.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1575175      2.55%     89.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  529761      0.86%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 5721762      9.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            61700942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.327831                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.451210                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                14564024                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             30826340                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 13983151                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1817666                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                509760                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              604212                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                44666                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              81651679                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts               132126                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                509760                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                15414590                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles               11803487                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles      13721689                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 14950076                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              5301338                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              79494786                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                 3464                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               4056906                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 34952                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 82749                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           57947383                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            102443012                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       102350189                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            84731                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             51765368                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 6182015                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1199096                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts        219159                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 11756581                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            13096508                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5755722                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          1667452                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1075663                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  74742857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1680666                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 72959622                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            76996                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7540994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      3919781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       1053193                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     61700942                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.182472                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.696161                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           31794046     51.53%     51.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12980203     21.04%     72.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5356375      8.68%     81.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4108007      6.66%     87.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3594246      5.83%     93.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1781423      2.89%     96.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1168218      1.89%     98.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             698151      1.13%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             220273      0.36%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       61700942                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 398558     32.83%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                485337     39.97%     72.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               330214     27.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass             3682      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             53612890     73.48%     73.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              130139      0.18%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     73.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              62902      0.09%     73.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     73.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     73.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     73.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1841      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12972804     17.78%     91.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5540702      7.59%     99.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            634662      0.87%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              72959622                       # Type of FU issued
system.cpu0.iq.rate                          1.180559                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1214110                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.016641                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         208469604                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         83780140                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     71814383                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads             441688                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes            213552                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses       207000                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              73936399                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                 233651                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          556820                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1416938                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         2111                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation        30165                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       664872                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        17440                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        10573                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                509760                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                7539334                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               341490                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           78029710                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           151538                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             13096508                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             5755722                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           1382060                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  7503                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 5221                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents         30165                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        165576                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       353566                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              519142                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             72386445                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             12594724                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           573177                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                      1606187                       # number of nop insts executed
system.cpu0.iew.exec_refs                    18045090                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                12883351                       # Number of branches executed
system.cpu0.iew.exec_stores                   5450366                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.171285                       # Inst execution rate
system.cpu0.iew.wb_sent                      72175037                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     72021383                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 41830690                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 58064286                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.165378                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.720420                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        7973911                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         627473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           478235                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     60361035                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.159229                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.063045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     35518802     58.84%     58.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10785566     17.87%     76.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4870546      8.07%     84.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2672858      4.43%     89.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1844940      3.06%     92.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       661797      1.10%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       461996      0.77%     94.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       389959      0.65%     94.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3154571      5.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     60361035                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            69972234                       # Number of instructions committed
system.cpu0.commit.committedOps              69972234                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      16770420                       # Number of memory references committed
system.cpu0.commit.loads                     11679570                       # Number of loads committed
system.cpu0.commit.membars                     256230                       # Number of memory barriers committed
system.cpu0.commit.branches                  12315974                       # Number of branches committed
system.cpu0.commit.fp_insts                    203471                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 67668194                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             1075628                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass      1394744      1.99%      1.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        50712085     72.47%     74.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         122112      0.17%     74.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     74.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         62090      0.09%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1841      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       11935800     17.06%     91.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5108903      7.30%     99.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       634659      0.91%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         69972234                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              3154571                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                   135034738                       # The number of ROB reads
system.cpu0.rob.rob_writes                  157228702                       # The number of ROB writes
system.cpu0.timesIdled                          22552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          99960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                   246795138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   68581172                       # Number of Instructions Simulated
system.cpu0.committedOps                     68581172                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.901135                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.901135                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.109712                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.109712                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                96321731                       # number of integer regfile reads
system.cpu0.int_regfile_writes               54357002                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    82828                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   83549                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                2656430                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                730162                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7490                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7490                       # Transaction distribution
system.iobus.trans_dist::WriteReq               70965                       # Transaction distribution
system.iobus.trans_dist::WriteResp              70973                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            8                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        36736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20496                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         3632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        67996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  156926                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       146944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        14508                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       177905                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3015545                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             36621000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              181000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15158000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             3594000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398842568                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            41279000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45131820                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           819871                       # number of replacements
system.cpu0.icache.tags.tagsinuse          505.328593                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10060911                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           819871                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            12.271334                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     209498758750                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   505.328593                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.986970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.986970                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         22639002                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        22639002                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     10077954                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10077954                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     10077954                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10077954                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     10077954                       # number of overall hits
system.cpu0.icache.overall_hits::total       10077954                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       831191                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       831191                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       831191                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        831191                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       831191                       # number of overall misses
system.cpu0.icache.overall_misses::total       831191                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  77821968712                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  77821968712                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  77821968712                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  77821968712                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  77821968712                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  77821968712                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     10909145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10909145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     10909145                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10909145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     10909145                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10909145                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.076192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.076192                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.076192                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.076192                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.076192                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.076192                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 93627.058897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 93627.058897                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 93627.058897                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 93627.058897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 93627.058897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 93627.058897                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        10479                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10479                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        10479                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10479                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        10479                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10479                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       820712                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       820712                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       820712                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       820712                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       820712                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       820712                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  56583858536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  56583858536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  56583858536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  56583858536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  56583858536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  56583858536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.075232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.075232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.075232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.075232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.075232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.075232                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68944.841231                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68944.841231                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68944.841231                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68944.841231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68944.841231                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68944.841231                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2484941                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1001.482579                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13024990                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2484941                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.241569                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle        141192500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1001.482579                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978010                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          794                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         36593891                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        36593891                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8805206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8805206                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      3895795                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3895795                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       150870                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       150870                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       179831                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       179831                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     12701001                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12701001                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     12701001                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12701001                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2984969                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2984969                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       985947                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       985947                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        18189                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18189                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        14449                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        14449                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      3970916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3970916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      3970916                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3970916                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 265391647393                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 265391647393                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  76923689800                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  76923689800                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   1467712980                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1467712980                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    868047698                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    868047698                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       226000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       226000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 342315337193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 342315337193                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 342315337193                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 342315337193                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11790175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11790175                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      4881742                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4881742                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       169059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       169059                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       194280                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       194280                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     16671917                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16671917                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     16671917                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16671917                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.253174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.253174                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.201966                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.201966                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.107590                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.107590                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.074372                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074372                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.238180                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.238180                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.238180                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.238180                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 88909.347934                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88909.347934                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 78020.106355                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78020.106355                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 80692.340426                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80692.340426                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60076.662606                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60076.662606                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 86205.635474                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86205.635474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 86205.635474                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86205.635474                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        28741                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          285                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             6048                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            133                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.752149                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     2.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       281038                       # number of writebacks
system.cpu0.dcache.writebacks::total           281038                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       656822                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       656822                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       778955                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       778955                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         3262                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         3262                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1435777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1435777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1435777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1435777                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2328147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2328147                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       206992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       206992                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        14927                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14927                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        14439                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        14439                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2535139                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2535139                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2535139                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2535139                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 153609154762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 153609154762                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  13165287614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13165287614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    814993269                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    814993269                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    514495302                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    514495302                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       160000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       160000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 166774442376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 166774442376                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 166774442376                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 166774442376                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1143552000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1143552000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2277508000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2277508000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3421060000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3421060000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.197465                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.197465                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.042401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042401                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.088295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.088295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.074321                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074321                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.152060                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.152060                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.152060                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.152060                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65979.147692                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65979.147692                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 63602.881338                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63602.881338                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 54598.597776                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54598.597776                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 35632.336173                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 35632.336173                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 65785.127512                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65785.127512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 65785.127512                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65785.127512                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3486381                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3074950                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            56785                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1555159                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 586165                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            37.691644                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 148146                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect              6903                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1494066                       # DTB read hits
system.cpu1.dtb.read_misses                     18285                       # DTB read misses
system.cpu1.dtb.read_acv                           10                       # DTB read access violations
system.cpu1.dtb.read_accesses                  213050                       # DTB read accesses
system.cpu1.dtb.write_hits                     824149                       # DTB write hits
system.cpu1.dtb.write_misses                     6405                       # DTB write misses
system.cpu1.dtb.write_acv                          50                       # DTB write access violations
system.cpu1.dtb.write_accesses                  91477                       # DTB write accesses
system.cpu1.dtb.data_hits                     2318215                       # DTB hits
system.cpu1.dtb.data_misses                     24690                       # DTB misses
system.cpu1.dtb.data_acv                           60                       # DTB access violations
system.cpu1.dtb.data_accesses                  304527                       # DTB accesses
system.cpu1.itb.fetch_hits                     511360                       # ITB hits
system.cpu1.itb.fetch_misses                     3834                       # ITB misses
system.cpu1.itb.fetch_acv                         114                       # ITB acv
system.cpu1.itb.fetch_accesses                 515194                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         7756750                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2133839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      11553789                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3486381                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            734311                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      5261868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 260348                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        34                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               41757                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        96243                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles        84775                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                  1411606                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                41035                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples           7748690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.491064                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.826768                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5736482     74.03%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  130887      1.69%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  197796      2.55%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  146725      1.89%     80.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  274532      3.54%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  103383      1.33%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  120377      1.55%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   58234      0.75%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  980274     12.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             7748690                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.449464                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.489514                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1793992                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4272173                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  1411996                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               146940                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                123588                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              105637                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 8560                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               8664563                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                29539                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                123588                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1913949                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 169083                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       3688848                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1441723                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               411497                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               8033744                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  344                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 21512                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  5543                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 17833                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            5463609                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              9612314                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         9596664                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            11612                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              4515993                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  947616                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            412371                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts         20151                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1493109                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1602474                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             917693                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           284834                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          154749                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   7175843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             528060                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  6915730                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            21272                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        1480407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       669486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        419999                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      7748690                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.892503                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.503408                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4805806     62.02%     62.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1245136     16.07%     78.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             631985      8.16%     86.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             422691      5.45%     91.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             328311      4.24%     95.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             151388      1.95%     97.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              97296      1.26%     99.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              44025      0.57%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              22052      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        7748690                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11206      6.27%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      6.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 97893     54.80%     61.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                69550     38.93%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             1121      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              4213242     60.92%     60.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               21973      0.32%     61.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               3208      0.05%     61.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                560      0.01%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1561502     22.58%     83.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             856188     12.38%     96.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess            257936      3.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               6915730                       # Type of FU issued
system.cpu1.iq.rate                          0.891576                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     178649                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.025832                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          21738840                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          9178786                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      6714328                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              41231                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             20023                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        19169                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               7071351                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  21907                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           68682                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       255300                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation        14623                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       148673                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          296                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         2902                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                123588                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 161553                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 1642                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            7823939                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            18013                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1602474                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              917693                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            492013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   462                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 1151                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents         14623                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         25517                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        87980                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              113497                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              6797582                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1514689                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           118148                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       120036                       # number of nop insts executed
system.cpu1.iew.exec_refs                     2349304                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  947186                       # Number of branches executed
system.cpu1.iew.exec_stores                    834615                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.876344                       # Inst execution rate
system.cpu1.iew.wb_sent                       6770563                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      6733497                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  3323060                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  4433882                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.868082                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.749470                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        1538389                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         108061                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           109130                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      7462515                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.836725                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.737712                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5034740     67.47%     67.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1190183     15.95%     83.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       412546      5.53%     88.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       257169      3.45%     92.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       147844      1.98%     94.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       107854      1.45%     95.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        62168      0.83%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        46453      0.62%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       203558      2.73%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      7462515                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             6244071                       # Number of instructions committed
system.cpu1.commit.committedOps               6244071                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2116194                       # Number of memory references committed
system.cpu1.commit.loads                      1347174                       # Number of loads committed
system.cpu1.commit.membars                      29519                       # Number of memory barriers committed
system.cpu1.commit.branches                    862539                       # Number of branches committed
system.cpu1.commit.fp_insts                     18568                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  5973340                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              119642                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        60791      0.97%      0.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         3756518     60.16%     61.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          18869      0.30%     61.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.44% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          3173      0.05%     61.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.49% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv           560      0.01%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1376693     22.05%     83.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        769531     12.32%     95.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess       257936      4.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          6244071                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               203558                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    14953242                       # The number of ROB reads
system.cpu1.rob.rob_writes                   15848004                       # The number of ROB writes
system.cpu1.timesIdled                           5309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           8060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                   300838857                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    6184401                       # Number of Instructions Simulated
system.cpu1.committedOps                      6184401                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.254244                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.254244                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.797293                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.797293                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 8617560                       # number of integer regfile reads
system.cpu1.int_regfile_writes                4934863                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    11174                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   10669                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 893227                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                171776                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            87462                       # number of replacements
system.cpu1.icache.tags.tagsinuse          480.237435                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1313624                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            87462                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            15.019368                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1176854678750                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   480.237435                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.937964                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.937964                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2911247                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2911247                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1321387                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1321387                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1321387                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1321387                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1321387                       # number of overall hits
system.cpu1.icache.overall_hits::total        1321387                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        90219                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        90219                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        90219                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         90219                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        90219                       # number of overall misses
system.cpu1.icache.overall_misses::total        90219                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   8392995484                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8392995484                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   8392995484                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8392995484                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   8392995484                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8392995484                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1411606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1411606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1411606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1411606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1411606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1411606                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.063912                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.063912                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.063912                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.063912                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.063912                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.063912                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 93029.134484                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 93029.134484                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 93029.134484                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 93029.134484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 93029.134484                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 93029.134484                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2184                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2184                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2184                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2184                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2184                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        88035                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        88035                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        88035                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        88035                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        88035                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        88035                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   6072183015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   6072183015                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   6072183015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   6072183015                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   6072183015                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   6072183015                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.062365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.062365                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.062365                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.062365                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.062365                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.062365                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 68974.646618                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68974.646618                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 68974.646618                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68974.646618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 68974.646618                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68974.646618                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            24956                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          828.015958                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2057722                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            24956                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.453999                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3066605452500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   828.015958                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.808609                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.808609                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          752                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          746                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4411627                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4411627                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1354303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1354303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       691410                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        691410                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        14882                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14882                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        12441                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        12441                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2045713                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2045713                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2045713                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2045713                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        54195                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        54195                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        56144                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        56144                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1670                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1670                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2327                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2327                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       110339                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        110339                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       110339                       # number of overall misses
system.cpu1.dcache.overall_misses::total       110339                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   4697762903                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4697762903                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4903857240                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4903857240                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    131820249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    131820249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    132963732                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    132963732                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       144000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       144000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   9601620143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9601620143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   9601620143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9601620143                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1408498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1408498                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       747554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       747554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        16552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        14768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14768                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      2156052                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2156052                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      2156052                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2156052                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.038477                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038477                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.075104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.075104                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.100894                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.100894                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.157570                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.157570                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.051176                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.051176                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.051176                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.051176                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 86682.588855                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86682.588855                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 87344.279709                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 87344.279709                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 78934.280838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 78934.280838                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 57139.549635                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 57139.549635                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 87019.278252                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87019.278252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 87019.278252                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87019.278252                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         3588                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              920                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.900000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10494                       # number of writebacks
system.cpu1.dcache.writebacks::total            10494                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        26677                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        26677                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        43752                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        43752                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          328                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          328                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        70429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        70429                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        70429                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        70429                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        27518                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        27518                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        12392                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        12392                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1342                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1342                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2326                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2326                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        39910                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39910                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        39910                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39910                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1770974059                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1770974059                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    669473536                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    669473536                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     72296751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     72296751                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     67999268                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     67999268                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2440447595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2440447595                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2440447595                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2440447595                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      1544000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1544000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    735304000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    735304000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    736848000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    736848000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.019537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.019537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.016577                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016577                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.081078                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.081078                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.157503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.157503                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.018511                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.018511                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.018511                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.018511                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 64356.932153                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 64356.932153                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 54024.655907                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54024.655907                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 53872.392697                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53872.392697                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 29234.423044                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 29234.423044                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 61148.774618                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61148.774618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 61148.774618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61148.774618                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                8874450                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          7534119                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           221156                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5515098                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                2574902                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            46.688237                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 500878                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             15915                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5570183                       # DTB read hits
system.cpu2.dtb.read_misses                     32476                       # DTB read misses
system.cpu2.dtb.read_acv                           76                       # DTB read access violations
system.cpu2.dtb.read_accesses                  545920                       # DTB read accesses
system.cpu2.dtb.write_hits                    3460760                       # DTB write hits
system.cpu2.dtb.write_misses                    10759                       # DTB write misses
system.cpu2.dtb.write_acv                         202                       # DTB write access violations
system.cpu2.dtb.write_accesses                 178118                       # DTB write accesses
system.cpu2.dtb.data_hits                     9030943                       # DTB hits
system.cpu2.dtb.data_misses                     43235                       # DTB misses
system.cpu2.dtb.data_acv                          278                       # DTB access violations
system.cpu2.dtb.data_accesses                  724038                       # DTB accesses
system.cpu2.itb.fetch_hits                    1015589                       # ITB hits
system.cpu2.itb.fetch_misses                    16072                       # ITB misses
system.cpu2.itb.fetch_acv                         440                       # ITB acv
system.cpu2.itb.fetch_accesses                1031661                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        26339364                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          10019762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      38666383                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    8874450                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           3075780                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     15071536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 732672                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                       731                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles               74729                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       578873                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles       166433                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                  5413282                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               142337                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                      4                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples          26278400                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.471413                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.693410                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18826970     71.64%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  462293      1.76%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1038730      3.95%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  670560      2.55%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1447092      5.51%     85.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  459175      1.75%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  352232      1.34%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  253469      0.96%     89.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 2767879     10.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            26278400                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.336927                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.468007                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 8273327                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             11543467                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  5427240                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               699602                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                334763                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              335177                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                32318                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              32840465                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts               107833                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                334763                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 8701388                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 707128                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       8985859                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  5668755                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1880505                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              31332848                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents               267511                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                160786                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                439961                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                118981                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           22116807                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             40222422                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        40064968                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           146071                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             19081035                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 3035772                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            924015                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         88903                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  5247840                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             5903597                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3696885                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1070475                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          711461                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  29108210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1153355                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 28359228                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            51824                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        4010155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      1967150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        785158                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     26278400                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.079184                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.606078                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           14597343     55.55%     55.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            4617086     17.57%     73.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2498575      9.51%     82.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1862429      7.09%     89.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1312109      4.99%     94.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             732636      2.79%     97.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             437915      1.67%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             143857      0.55%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              76450      0.29%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       26278400                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  57108      8.82%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      8.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                346543     53.54%     62.37% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               243577     37.63%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             3082      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18326385     64.62%     64.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               56000      0.20%     64.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     64.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              21736      0.08%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv               1539      0.01%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.91% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5825460     20.54%     85.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3584979     12.64%     98.10% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess            540047      1.90%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28359228                       # Type of FU issued
system.cpu2.iq.rate                          1.076686                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     647229                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022823                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          83066784                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         33996864                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     27494093                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             629125                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            294497                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       289966                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              28665018                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 338357                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          380721                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       819737                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         1257                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation        20885                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       425154                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads         2465                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked        13576                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                334763                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 447320                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                31761                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           30574161                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           111845                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              5903597                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3696885                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            963742                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  3736                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                26243                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents         20885                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        101897                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       227725                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              329622                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             28003556                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              5623298                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           355672                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                       312596                       # number of nop insts executed
system.cpu2.iew.exec_refs                     9111837                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 3977606                       # Number of branches executed
system.cpu2.iew.exec_stores                   3488539                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.063183                       # Inst execution rate
system.cpu2.iew.wb_sent                      27874922                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     27784059                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 13463521                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 17351890                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.054849                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.775911                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        4157653                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         368197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           306378                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     25528345                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.029178                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.959790                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     16182672     63.39%     63.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4384508     17.18%     80.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1345716      5.27%     85.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       884486      3.46%     89.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       560506      2.20%     91.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       837334      3.28%     94.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       193667      0.76%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       162527      0.64%     96.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       976929      3.83%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     25528345                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            26273215                       # Number of instructions committed
system.cpu2.commit.committedOps              26273215                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       8355591                       # Number of memory references committed
system.cpu2.commit.loads                      5083860                       # Number of loads committed
system.cpu2.commit.membars                     116252                       # Number of memory barriers committed
system.cpu2.commit.branches                   3722628                       # Number of branches committed
system.cpu2.commit.fp_insts                    287651                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 25482274                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              400783                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       189654      0.72%      0.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16938486     64.47%     65.19% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          52083      0.20%     65.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     65.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         21592      0.08%     65.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     65.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     65.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     65.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv          1539      0.01%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5200112     19.79%     85.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3329708     12.67%     97.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess       540041      2.06%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26273215                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               976929                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                    54808861                       # The number of ROB reads
system.cpu2.rob.rob_writes                   61606931                       # The number of ROB writes
system.cpu2.timesIdled                          16371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          60964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                   282256355                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   26086640                       # Number of Instructions Simulated
system.cpu2.committedOps                     26086640                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.009688                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.009688                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.990405                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.990405                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                37019946                       # number of integer regfile reads
system.cpu2.int_regfile_writes               20237065                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   144699                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  146654                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                1681125                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                444457                       # number of misc regfile writes
system.cpu2.icache.tags.replacements           580310                       # number of replacements
system.cpu2.icache.tags.tagsinuse          473.335723                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4822639                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           580310                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             8.310453                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2934828048750                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   473.335723                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.924484                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.924484                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         11407524                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        11407524                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      4827389                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4827389                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      4827389                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4827389                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      4827389                       # number of overall hits
system.cpu2.icache.overall_hits::total        4827389                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       585893                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       585893                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       585893                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        585893                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       585893                       # number of overall misses
system.cpu2.icache.overall_misses::total       585893                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  55590941277                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  55590941277                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  55590941277                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  55590941277                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  55590941277                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  55590941277                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      5413282                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5413282                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      5413282                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5413282                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      5413282                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5413282                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.108232                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.108232                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.108232                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.108232                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.108232                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.108232                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 94882.412449                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94882.412449                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 94882.412449                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94882.412449                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 94882.412449                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94882.412449                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         4933                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4933                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         4933                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4933                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         4933                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4933                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       580960                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       580960                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       580960                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       580960                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       580960                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       580960                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  40624174722                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  40624174722                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  40624174722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  40624174722                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  40624174722                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  40624174722                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.107321                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.107321                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.107321                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.107321                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.107321                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.107321                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69925.941067                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69925.941067                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69925.941067                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69925.941067                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69925.941067                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69925.941067                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           194481                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          719.286527                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7677439                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           194481                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            39.476550                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2947747688750                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   719.286527                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.702428                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.702428                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          865                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          746                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.844727                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         17213415                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        17213415                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4806898                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4806898                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2736884                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2736884                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        55859                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        55859                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        48641                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        48641                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7543782                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7543782                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7543782                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7543782                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       311370                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       311370                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       449814                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       449814                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        20706                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        20706                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        21874                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21874                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       761184                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        761184                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       761184                       # number of overall misses
system.cpu2.dcache.overall_misses::total       761184                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  27592029770                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  27592029770                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  37820416232                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  37820416232                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1535452496                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1535452496                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1325436179                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1325436179                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       370000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       370000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  65412446002                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  65412446002                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  65412446002                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  65412446002                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5118268                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5118268                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3186698                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3186698                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        76565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        76565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        70515                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        70515                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8304966                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8304966                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8304966                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8304966                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.060835                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060835                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.141154                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.141154                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.270437                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.270437                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.310204                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.310204                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.091654                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091654                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.091654                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091654                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 88614.926839                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88614.926839                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 84080.122522                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84080.122522                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 74154.954892                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 74154.954892                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60594.138201                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60594.138201                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 85935.130011                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85935.130011                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 85935.130011                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85935.130011                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        18432                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           58                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             5203                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     3.542572                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets     3.222222                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        93919                       # number of writebacks
system.cpu2.dcache.writebacks::total            93919                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       128511                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       128511                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       309121                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       309121                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         3402                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3402                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       437632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       437632                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       437632                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       437632                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       182859                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       182859                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       140693                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       140693                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        17304                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        17304                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        21866                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        21866                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       323552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       323552                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       323552                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       323552                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  12006703513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12006703513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   8568089553                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   8568089553                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    873566753                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    873566753                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    802962821                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    802962821                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       260000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  20574793066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  20574793066                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  20574793066                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  20574793066                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    329334000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    329334000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data   1771958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1771958000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data   2101292000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   2101292000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.035727                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.035727                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.044150                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044150                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.226004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.226004                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.310090                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.310090                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.038959                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.038959                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.038959                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.038959                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 65660.992967                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65660.992967                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 60899.188680                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60899.188680                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 50483.515546                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50483.515546                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 36721.980289                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 36721.980289                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 63590.375167                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63590.375167                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 63590.375167                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63590.375167                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                6783319                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          5849885                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           140983                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             3442886                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                1368114                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            39.737418                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 327974                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             11147                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     3002636                       # DTB read hits
system.cpu3.dtb.read_misses                     21507                       # DTB read misses
system.cpu3.dtb.read_acv                          127                       # DTB read access violations
system.cpu3.dtb.read_accesses                   79708                       # DTB read accesses
system.cpu3.dtb.write_hits                    1944335                       # DTB write hits
system.cpu3.dtb.write_misses                     7875                       # DTB write misses
system.cpu3.dtb.write_acv                         133                       # DTB write access violations
system.cpu3.dtb.write_accesses                  32314                       # DTB write accesses
system.cpu3.dtb.data_hits                     4946971                       # DTB hits
system.cpu3.dtb.data_misses                     29382                       # DTB misses
system.cpu3.dtb.data_acv                          260                       # DTB access violations
system.cpu3.dtb.data_accesses                  112022                       # DTB accesses
system.cpu3.itb.fetch_hits                     645789                       # ITB hits
system.cpu3.itb.fetch_misses                     2915                       # ITB misses
system.cpu3.itb.fetch_acv                          61                       # ITB acv
system.cpu3.itb.fetch_accesses                 648704                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        16931950                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           6019290                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      23002910                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    6783319                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1696088                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     10401221                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 524058                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles               55081                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        55075                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles       101635                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                  2788123                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                95806                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          16894331                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.361576                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.704290                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                12747966     75.46%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  337804      2.00%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  426333      2.52%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  295481      1.75%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  594392      3.52%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  244678      1.45%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  268096      1.59%     88.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  120185      0.71%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1859396     11.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            16894331                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.400622                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.358551                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 4793964                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              8625733                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  2962069                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               273784                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                238780                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              266479                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                24491                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              17794111                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                80082                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                238780                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 5027301                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 295904                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       7558088                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  3010992                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               763264                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              16633521                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   77                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 21251                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                  6992                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 57286                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           11252144                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             20262364                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        20210956                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            45157                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              9521048                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 1731088                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            772442                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         71823                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  2793110                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3210360                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2092005                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           644949                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          319402                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  15064853                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            1008209                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 14722942                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            34040                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        2636522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      1081751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        730703                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     16894331                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.871472                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.496532                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           10676249     63.19%     63.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2654945     15.72%     78.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1253957      7.42%     86.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             869102      5.14%     91.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             741191      4.39%     95.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             368854      2.18%     98.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             209958      1.24%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              76605      0.45%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              43470      0.26%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       16894331                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  20599      4.92%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      4.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                239020     57.13%     62.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               158739     37.94%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              535      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              9058547     61.53%     61.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               34234      0.23%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     61.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               5819      0.04%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                268      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3177919     21.58%     83.39% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1989922     13.52%     96.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess            455698      3.10%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              14722942                       # Type of FU issued
system.cpu3.iq.rate                          0.869536                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     418358                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028415                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          46588549                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         18627967                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     14270998                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             204063                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             95678                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        93609                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              15031002                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 109763                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          127789                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       495378                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          615                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation        14448                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       272599                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads         1519                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         3708                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                238780                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 286080                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 5226                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           16255956                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            63501                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3210360                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             2092005                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            887858                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   657                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 4442                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents         14448                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         51823                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       180048                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              231871                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             14487315                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3034219                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           235626                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                       182894                       # number of nop insts executed
system.cpu3.iew.exec_refs                     4995708                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2140315                       # Number of branches executed
system.cpu3.iew.exec_stores                   1961489                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.855620                       # Inst execution rate
system.cpu3.iew.wb_sent                      14420017                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     14364607                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  6555668                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  8949869                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.848373                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.732488                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        2805756                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         277506                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           222006                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     16368716                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.818183                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.719034                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     11193441     68.38%     68.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2509582     15.33%     83.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       850985      5.20%     88.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       571702      3.49%     92.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       350164      2.14%     94.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       234703      1.43%     95.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       139276      0.85%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        94785      0.58%     97.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       424078      2.59%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     16368716                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            13392604                       # Number of instructions committed
system.cpu3.commit.committedOps              13392604                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4534388                       # Number of memory references committed
system.cpu3.commit.loads                      2714982                       # Number of loads committed
system.cpu3.commit.membars                     104476                       # Number of memory barriers committed
system.cpu3.commit.branches                   1947990                       # Number of branches committed
system.cpu3.commit.fp_insts                     89714                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 12880396                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              270785                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        78228      0.58%      0.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8180414     61.08%     61.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          30562      0.23%     61.89% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     61.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          5782      0.04%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           267      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2819458     21.05%     82.99% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1822195     13.61%     96.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess       455698      3.40%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13392604                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               424078                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                    32040999                       # The number of ROB reads
system.cpu3.rob.rob_writes                   32918858                       # The number of ROB writes
system.cpu3.timesIdled                          11299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          37619                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                   291736212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   13314910                       # Number of Instructions Simulated
system.cpu3.committedOps                     13314910                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.271653                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.271653                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.786378                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.786378                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                18515838                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10238302                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    44581                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   48503                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                1476976                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                371606                       # number of misc regfile writes
system.cpu3.icache.tags.replacements           409043                       # number of replacements
system.cpu3.icache.tags.tagsinuse          479.526475                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2353787                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           409043                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.754375                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2957524078750                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   479.526475                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.936575                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.936575                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          262                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5985812                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5985812                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2376641                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2376641                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2376641                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2376641                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2376641                       # number of overall hits
system.cpu3.icache.overall_hits::total        2376641                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       411482                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       411482                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       411482                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        411482                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       411482                       # number of overall misses
system.cpu3.icache.overall_misses::total       411482                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  38836034629                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  38836034629                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  38836034629                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  38836034629                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  38836034629                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  38836034629                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2788123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2788123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2788123                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2788123                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2788123                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2788123                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.147584                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.147584                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.147584                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.147584                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.147584                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.147584                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 94380.883317                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 94380.883317                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 94380.883317                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 94380.883317                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 94380.883317                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 94380.883317                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1916                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1916                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1916                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1916                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1916                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1916                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       409566                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       409566                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       409566                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       409566                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       409566                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       409566                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  28414496869                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  28414496869                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  28414496869                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  28414496869                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  28414496869                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  28414496869                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.146897                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.146897                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.146897                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.146897                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.146897                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.146897                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 69377.089087                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69377.089087                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 69377.089087                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69377.089087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 69377.089087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69377.089087                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           115325                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          906.395532                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4225925                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           115325                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            36.643616                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2957979650000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   906.395532                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.885152                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.885152                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          657                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          9543538                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         9543538                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      2637946                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2637946                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1447147                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1447147                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        49903                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        49903                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        42206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        42206                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4085093                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4085093                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4085093                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4085093                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       177964                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       177964                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       303672                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       303672                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        14704                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14704                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        17077                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        17077                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       481636                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        481636                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       481636                       # number of overall misses
system.cpu3.dcache.overall_misses::total       481636                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  13994086301                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13994086301                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  22786715302                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  22786715302                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   1061532242                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1061532242                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1038538516                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1038538516                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       504000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       504000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  36780801603                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  36780801603                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  36780801603                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  36780801603                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      2815910                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2815910                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1750819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1750819                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        64607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        64607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        59283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        59283                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4566729                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4566729                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4566729                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4566729                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.063199                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.063199                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.173446                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.173446                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.227591                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.227591                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.288059                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.288059                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.105466                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.105466                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.105466                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.105466                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 78634.365945                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78634.365945                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 75037.261591                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 75037.261591                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 72193.433215                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 72193.433215                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 60815.044563                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 60815.044563                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 76366.387901                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 76366.387901                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 76366.387901                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 76366.387901                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6660                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1966                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.387589                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets     5.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        70458                       # number of writebacks
system.cpu3.dcache.writebacks::total            70458                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        77613                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        77613                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       225379                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       225379                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         1696                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1696                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       302992                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       302992                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       302992                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       302992                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       100351                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       100351                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        78293                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        78293                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        13008                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        13008                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        17066                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        17066                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       178644                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       178644                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       178644                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       178644                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5924708571                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5924708571                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3875358168                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3875358168                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    618391008                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    618391008                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    635999484                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    635999484                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       350000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       350000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   9800066739                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9800066739                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   9800066739                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9800066739                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      8227000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      8227000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data   1008660000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total   1008660000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data   1016887000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total   1016887000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.035637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.044718                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044718                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.201340                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.201340                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.287873                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.287873                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.039119                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.039119                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.039119                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.039119                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 59039.855816                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 59039.855816                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 49498.143742                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 49498.143742                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 47539.284133                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 47539.284133                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 37267.050510                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37267.050510                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 54858.079415                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 54858.079415                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 54858.079415                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 54858.079415                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7247                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    147661                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   49310     37.07%     37.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     14      0.01%     37.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2970      2.23%     39.32% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    763      0.57%     39.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  79954     60.11%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              133011                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    49118     48.52%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      14      0.01%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2970      2.93%     51.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     763      0.75%     52.23% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   48358     47.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               101223                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            2745544320000     88.97%     88.97% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               36370000      0.00%     88.97% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             4921980000      0.16%     89.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             2863160000      0.09%     89.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           332594330000     10.78%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3085960160000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996106                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.604823                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.761012                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                        11     10.58%     10.58% # number of syscalls executed
system.cpu0.kern.syscall::6                        10      9.62%     20.19% # number of syscalls executed
system.cpu0.kern.syscall::15                        1      0.96%     21.15% # number of syscalls executed
system.cpu0.kern.syscall::17                        5      4.81%     25.96% # number of syscalls executed
system.cpu0.kern.syscall::20                        1      0.96%     26.92% # number of syscalls executed
system.cpu0.kern.syscall::23                        3      2.88%     29.81% # number of syscalls executed
system.cpu0.kern.syscall::24                        3      2.88%     32.69% # number of syscalls executed
system.cpu0.kern.syscall::33                        3      2.88%     35.58% # number of syscalls executed
system.cpu0.kern.syscall::45                       19     18.27%     53.85% # number of syscalls executed
system.cpu0.kern.syscall::47                        3      2.88%     56.73% # number of syscalls executed
system.cpu0.kern.syscall::59                        2      1.92%     58.65% # number of syscalls executed
system.cpu0.kern.syscall::71                       28     26.92%     85.58% # number of syscalls executed
system.cpu0.kern.syscall::74                        9      8.65%     94.23% # number of syscalls executed
system.cpu0.kern.syscall::92                        1      0.96%     95.19% # number of syscalls executed
system.cpu0.kern.syscall::97                        1      0.96%     96.15% # number of syscalls executed
system.cpu0.kern.syscall::98                        1      0.96%     97.12% # number of syscalls executed
system.cpu0.kern.syscall::132                       3      2.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   104                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1090      0.78%      0.79% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.79% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.79% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.79% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2161      1.56%      2.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                      14      0.01%      2.35% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.01%      2.36% # number of callpals executed
system.cpu0.kern.callpal::swpipl               124869     89.86%     92.21% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6236      4.49%     96.70% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.70% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     3      0.00%     96.70% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.00%     96.70% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.71% # number of callpals executed
system.cpu0.kern.callpal::rti                    4396      3.16%     99.87% # number of callpals executed
system.cpu0.kern.callpal::callsys                 135      0.10%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                      47      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                138967                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             6387                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                482                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                482                      
system.cpu0.kern.mode_good::user                  482                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.075466                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.140341                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      3052288160000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         12736890000      0.42%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2162                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4132                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     58931                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   13206     26.90%     26.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   2944      6.00%     32.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    130      0.26%     33.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  32810     66.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               49090                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    13163     44.97%     44.97% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    2944     10.06%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     130      0.44%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   13033     44.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                29270                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            2826166370000     91.58%     91.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             4664360000      0.15%     91.73% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              538860000      0.02%     91.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           254586240000      8.25%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3085955830000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.996744                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397226                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.596252                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      1.59%      1.59% # number of syscalls executed
system.cpu1.kern.syscall::3                         6      9.52%     11.11% # number of syscalls executed
system.cpu1.kern.syscall::4                         3      4.76%     15.87% # number of syscalls executed
system.cpu1.kern.syscall::6                         6      9.52%     25.40% # number of syscalls executed
system.cpu1.kern.syscall::17                        3      4.76%     30.16% # number of syscalls executed
system.cpu1.kern.syscall::19                        4      6.35%     36.51% # number of syscalls executed
system.cpu1.kern.syscall::20                        2      3.17%     39.68% # number of syscalls executed
system.cpu1.kern.syscall::24                        2      3.17%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      1.59%     44.44% # number of syscalls executed
system.cpu1.kern.syscall::45                       10     15.87%     60.32% # number of syscalls executed
system.cpu1.kern.syscall::47                        2      3.17%     63.49% # number of syscalls executed
system.cpu1.kern.syscall::48                        1      1.59%     65.08% # number of syscalls executed
system.cpu1.kern.syscall::54                        3      4.76%     69.84% # number of syscalls executed
system.cpu1.kern.syscall::58                        1      1.59%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     14.29%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::73                        2      3.17%     88.89% # number of syscalls executed
system.cpu1.kern.syscall::74                        2      3.17%     92.06% # number of syscalls executed
system.cpu1.kern.syscall::87                        1      1.59%     93.65% # number of syscalls executed
system.cpu1.kern.syscall::90                        1      1.59%     95.24% # number of syscalls executed
system.cpu1.kern.syscall::92                        2      3.17%     98.41% # number of syscalls executed
system.cpu1.kern.syscall::144                       1      1.59%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    63                       # number of syscalls executed
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                   38      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      0.08% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      0.08% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  273      0.52%      0.60% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      0.61% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      0.62% # number of callpals executed
system.cpu1.kern.callpal::swpipl                42645     81.41%     82.03% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5889     11.24%     93.27% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     93.27% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.28% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.28% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.01%     93.28% # number of callpals executed
system.cpu1.kern.callpal::rti                    3370      6.43%     99.72% # number of callpals executed
system.cpu1.kern.callpal::callsys                  89      0.17%     99.89% # number of callpals executed
system.cpu1.kern.callpal::imb                      58      0.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 52383                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              501                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                262                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               3108                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                314                      
system.cpu1.kern.mode_good::user                  262                      
system.cpu1.kern.mode_good::idle                   52                      
system.cpu1.kern.mode_switch_good::kernel     0.626747                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.016731                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.162232                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       10210690000      0.33%      0.33% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          8897060000      0.29%      0.62% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3061860910000     99.38%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     274                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    6296                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    116795                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   35398     36.54%     36.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    100      0.10%     36.64% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2953      3.05%     39.69% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1540      1.59%     41.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  56895     58.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               96886                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    34648     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     100      0.14%     48.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2953      4.08%     52.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1540      2.13%     54.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   33122     45.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                72363                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            2742736550000     88.88%     88.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              273870000      0.01%     88.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             4822110000      0.16%     89.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             5626300000      0.18%     89.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           332498120000     10.77%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3085956950000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.978812                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.582160                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.746888                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         6      3.70%      3.70% # number of syscalls executed
system.cpu2.kern.syscall::3                        15      9.26%     12.96% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      2.47%     15.43% # number of syscalls executed
system.cpu2.kern.syscall::6                        20     12.35%     27.78% # number of syscalls executed
system.cpu2.kern.syscall::12                        1      0.62%     28.40% # number of syscalls executed
system.cpu2.kern.syscall::17                        9      5.56%     33.95% # number of syscalls executed
system.cpu2.kern.syscall::19                        7      4.32%     38.27% # number of syscalls executed
system.cpu2.kern.syscall::20                        3      1.85%     40.12% # number of syscalls executed
system.cpu2.kern.syscall::23                        1      0.62%     40.74% # number of syscalls executed
system.cpu2.kern.syscall::24                        3      1.85%     42.59% # number of syscalls executed
system.cpu2.kern.syscall::33                        7      4.32%     46.91% # number of syscalls executed
system.cpu2.kern.syscall::45                       28     17.28%     64.20% # number of syscalls executed
system.cpu2.kern.syscall::47                        3      1.85%     66.05% # number of syscalls executed
system.cpu2.kern.syscall::48                        4      2.47%     68.52% # number of syscalls executed
system.cpu2.kern.syscall::54                        6      3.70%     72.22% # number of syscalls executed
system.cpu2.kern.syscall::58                        1      0.62%     72.84% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.62%     73.46% # number of syscalls executed
system.cpu2.kern.syscall::71                       22     13.58%     87.04% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      1.85%     88.89% # number of syscalls executed
system.cpu2.kern.syscall::74                        6      3.70%     92.59% # number of syscalls executed
system.cpu2.kern.syscall::87                        1      0.62%     93.21% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.62%     93.83% # number of syscalls executed
system.cpu2.kern.syscall::92                        5      3.09%     96.91% # number of syscalls executed
system.cpu2.kern.syscall::97                        1      0.62%     97.53% # number of syscalls executed
system.cpu2.kern.syscall::98                        1      0.62%     98.15% # number of syscalls executed
system.cpu2.kern.syscall::132                       1      0.62%     98.77% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.62%     99.38% # number of syscalls executed
system.cpu2.kern.syscall::147                       1      0.62%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   162                       # number of syscalls executed
system.cpu2.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::wripir                 1388      1.33%      1.34% # number of callpals executed
system.cpu2.kern.callpal::wrmces                    1      0.00%      1.34% # number of callpals executed
system.cpu2.kern.callpal::wrfen                     1      0.00%      1.34% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 3489      3.35%      4.69% # number of callpals executed
system.cpu2.kern.callpal::tbi                      18      0.02%      4.71% # number of callpals executed
system.cpu2.kern.callpal::wrent                     7      0.01%      4.72% # number of callpals executed
system.cpu2.kern.callpal::swpipl                86231     82.89%     87.61% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6429      6.18%     93.79% # number of callpals executed
system.cpu2.kern.callpal::wrkgp                     1      0.00%     93.79% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     93.79% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     6      0.01%     93.80% # number of callpals executed
system.cpu2.kern.callpal::whami                     3      0.00%     93.80% # number of callpals executed
system.cpu2.kern.callpal::rti                    6073      5.84%     99.64% # number of callpals executed
system.cpu2.kern.callpal::callsys                 257      0.25%     99.89% # number of callpals executed
system.cpu2.kern.callpal::imb                     118      0.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                104027                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8825                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                763                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                763                      
system.cpu2.kern.mode_good::user                  763                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.086459                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.159157                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      3061839700000     99.34%     99.34% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         20317200000      0.66%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    3490                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4613                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    104272                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   30885     33.51%     33.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2945      3.20%     36.70% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    773      0.84%     37.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  57566     62.46%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               92169                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    30285     47.56%     47.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2945      4.62%     52.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     773      1.21%     53.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   29673     46.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                63676                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            2772080360000     89.81%     89.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             4737910000      0.15%     89.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             2534990000      0.08%     90.04% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           307313100000      9.96%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3086666360000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.980573                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.515461                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.690861                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      2.50%      2.50% # number of syscalls executed
system.cpu3.kern.syscall::3                         1      2.50%      5.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         9     22.50%     27.50% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      2.50%     30.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      2.50%     32.50% # number of syscalls executed
system.cpu3.kern.syscall::41                        2      5.00%     37.50% # number of syscalls executed
system.cpu3.kern.syscall::45                        5     12.50%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        5     12.50%     62.50% # number of syscalls executed
system.cpu3.kern.syscall::54                        3      7.50%     70.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        4     10.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     10.00%     90.00% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      2.50%     92.50% # number of syscalls executed
system.cpu3.kern.syscall::90                        1      2.50%     95.00% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      2.50%     97.50% # number of syscalls executed
system.cpu3.kern.syscall::147                       1      2.50%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    40                       # number of syscalls executed
system.cpu3.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::wripir                  608      0.63%      0.63% # number of callpals executed
system.cpu3.kern.callpal::wrmces                    1      0.00%      0.63% # number of callpals executed
system.cpu3.kern.callpal::wrfen                     1      0.00%      0.63% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 1617      1.67%      2.30% # number of callpals executed
system.cpu3.kern.callpal::tbi                      29      0.03%      2.33% # number of callpals executed
system.cpu3.kern.callpal::wrent                     7      0.01%      2.34% # number of callpals executed
system.cpu3.kern.callpal::swpipl                83791     86.54%     88.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                   5922      6.12%     94.99% # number of callpals executed
system.cpu3.kern.callpal::wrkgp                     1      0.00%     95.00% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.00%     95.00% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     95.00% # number of callpals executed
system.cpu3.kern.callpal::whami                     3      0.00%     95.00% # number of callpals executed
system.cpu3.kern.callpal::rti                    4741      4.90%     99.90% # number of callpals executed
system.cpu3.kern.callpal::callsys                  83      0.09%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                      15      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 96823                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             5763                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                508                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                507                      
system.cpu3.kern.mode_good::user                  508                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.087975                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.161856                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      3080755700000     99.81%     99.81% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          5910500000      0.19%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    1618                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.241194                       # Number of seconds simulated
sim_ticks                                241194190000                       # Number of ticks simulated
final_tick                               3327875800000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 826879                       # Simulator instruction rate (inst/s)
host_op_rate                                   826879                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1229052950                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473328                       # Number of bytes of host memory used
host_seconds                                   196.24                       # Real time elapsed on the host
sim_insts                                   162269945                       # Number of instructions simulated
sim_ops                                     162269945                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       16325056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        5777216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         383616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         168000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       15990080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        6891584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       14198080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4445824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64179456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     16325056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       383616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     15990080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     14198080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      46896832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9707520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10555392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          255079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           90269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            5994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            2625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          249845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          107681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          221845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           69466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1002804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        151680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164928                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          67684284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          23952550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1590486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            696534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          66295461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          28572761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          58865763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          18432550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             266090390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     67684284                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1590486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     66295461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     58865763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194435994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40247736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        3515309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43763044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40247736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         67684284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         23952550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3515309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1590486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           696534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         66295461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         28572761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         58865763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         18432550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            309853434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1002805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     164928                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1002805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   164928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               62039872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2139648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9797248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                64179520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10555392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  33432                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11844                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        54477                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            133353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             81580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            72133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7687                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         8                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  241194330000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1002805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               164928                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  831317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  109464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       397207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.855947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.387889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.923360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       176703     44.49%     44.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       123302     31.04%     75.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48850     12.30%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22947      5.78%     93.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9563      2.41%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4748      1.20%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3098      0.78%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1605      0.40%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6391      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       397207                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     111.179837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    197.551874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6670     76.50%     76.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1105     12.67%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          447      5.13%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          169      1.94%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          113      1.30%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           54      0.62%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           53      0.61%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           38      0.44%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      0.21%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           10      0.11%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           13      0.15%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.07%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            5      0.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8719                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.557289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.328900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.288799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          8140     93.36%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           405      4.65%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            57      0.65%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            43      0.49%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            21      0.24%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             8      0.09%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.07%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.06%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             4      0.05%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.01%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8719                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12789078050                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30964821800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4846865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13193.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31943.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       257.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    266.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   624067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101181                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     206549.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    54542953255                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      8054020000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    178597734245                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5541283440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7200075960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3023517750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3928612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            20525200800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            23520751800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1871339760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2343018960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        217360578240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        217360578240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        593839390725                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        612069197985                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1475813046750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1459821987750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2317974357465                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2326244223570                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           696.532952                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.017981                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             1140680                       # Transaction distribution
system.membus.trans_dist::ReadResp            1140670                       # Transaction distribution
system.membus.trans_dist::WriteReq              11022                       # Transaction distribution
system.membus.trans_dist::WriteResp             11022                       # Transaction distribution
system.membus.trans_dist::Writeback            151680                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           152477                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          69212                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          221689                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          121                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          121                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127073                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127073                       # Transaction distribution
system.membus.trans_dist::BadAddressError            8                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       510274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       510274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        16788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       406712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       423510                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        11988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        11988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         8487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         9053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       499696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       499696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         6896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       458218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       465116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       443719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       443719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         6308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       355127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       361439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2751328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     16325056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     16325056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        28858                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      8803136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      8831994                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       383616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       383616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         2264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       222656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       224920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     15990016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     15990016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        24548                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     11066560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     11091108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     14198080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     14198080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        24877                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      6897792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      6922669                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74815331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           428016                       # Total snoops (count)
system.membus.snoop_fanout::samples           1650242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 1650242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             1650242                       # Request fanout histogram
system.membus.reqLayer0.occupancy            26314986                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2974874032                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13603730                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2389294698                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1714191096                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer4.occupancy           56394742                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           31665159                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         2338498642                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1878419277                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer8.occupancy         2077350348                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1533239143                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.6                       # Layer utilization (%)
system.iocache.tags.replacements                13285                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13285                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119565                       # Number of tag accesses
system.iocache.tags.data_accesses              119565                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           37                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               37                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           37                       # number of demand (read+write) misses
system.iocache.demand_misses::total                37                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           37                       # number of overall misses
system.iocache.overall_misses::total               37                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4792979                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4792979                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4792979                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4792979                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4792979                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4792979                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           37                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             37                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           37                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              37                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           37                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             37                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129539.972973                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129539.972973                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129539.972973                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129539.972973                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129539.972973                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129539.972973                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           37                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           37                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           37                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2868979                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2868979                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    847090614                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    847090614                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2868979                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2868979                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2868979                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2868979                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77539.972973                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77539.972973                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 63941.018569                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 63941.018569                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77539.972973                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77539.972973                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77539.972973                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77539.972973                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                3697948                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          2858014                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           116568                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             2619722                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1746360                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            66.662035                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 314724                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              7856                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     4107330                       # DTB read hits
system.cpu0.dtb.read_misses                     17999                       # DTB read misses
system.cpu0.dtb.read_acv                           27                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1183381                       # DTB read accesses
system.cpu0.dtb.write_hits                    1975698                       # DTB write hits
system.cpu0.dtb.write_misses                     4986                       # DTB write misses
system.cpu0.dtb.write_acv                          35                       # DTB write access violations
system.cpu0.dtb.write_accesses                 258904                       # DTB write accesses
system.cpu0.dtb.data_hits                     6083028                       # DTB hits
system.cpu0.dtb.data_misses                     22985                       # DTB misses
system.cpu0.dtb.data_acv                           62                       # DTB access violations
system.cpu0.dtb.data_accesses                 1442285                       # DTB accesses
system.cpu0.itb.fetch_hits                     797935                       # ITB hits
system.cpu0.itb.fetch_misses                    37358                       # ITB misses
system.cpu0.itb.fetch_acv                         715                       # ITB acv
system.cpu0.itb.fetch_accesses                 835293                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        14470464                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           4833827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      23034047                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    3697948                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           2061084                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      7301703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 368144                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                       243                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               27943                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles      2072751                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        32018                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                  2771538                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                64469                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      2                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          14452557                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.593770                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.794248                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                10039808     69.47%     69.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  307744      2.13%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  732869      5.07%     76.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  347981      2.41%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  545155      3.77%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  382911      2.65%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  223453      1.55%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  200359      1.39%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1672277     11.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            14452557                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.255551                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.591797                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 3797066                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              6647695                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3508818                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               330647                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                168331                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              239168                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                15921                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              21169822                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                39173                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                168331                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 4030644                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 313982                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       5281303                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  3617814                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1040483                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              20332922                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                10877                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                110072                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                389424                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 56835                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           15090197                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             27455926                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        24377979                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups          3068854                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             13198638                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 1891559                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts            500457                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts         67941                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  2487066                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4301088                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2107881                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           564275                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          302630                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  19198811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded             491395                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 18774610                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            32378                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        2283262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1131755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved        289194                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     14452557                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.299051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.866427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            7600907     52.59%     52.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2331863     16.13%     68.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1559714     10.79%     79.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             905276      6.26%     85.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             829574      5.74%     91.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             557456      3.86%     95.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             336913      2.33%     97.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             166395      1.15%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             164459      1.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       14452557                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  40828      6.09%      6.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                28181      4.20%     10.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                   38      0.01%     10.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  652      0.10%     10.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               36966      5.51%     15.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                98685     14.71%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                276562     41.23%     71.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               188908     28.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass               18      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             10823498     57.65%     57.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28268      0.15%     57.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     57.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd             931191      4.96%     62.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp              58026      0.31%     63.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              13634      0.07%     63.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            274932      1.46%     64.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv              52735      0.28%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4285724     22.83%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2017928     10.75%     98.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess            288656      1.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18774610                       # Type of FU issued
system.cpu0.iq.rate                          1.297444                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     670820                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.035730                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          47285907                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         19200204                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     15884133                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads            5419068                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           2780681                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      2554263                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              16619687                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                2825725                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads          181573                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       491702                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          884                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         8084                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       249374                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         4207                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked        11177                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                168331                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 265139                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                17732                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           19871911                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            74829                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4301088                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             2107881                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts            388410                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2430                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                13357                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          8084                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         69898                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        97841                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              167739                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             18563739                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4145514                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           210871                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       181705                       # number of nop insts executed
system.cpu0.iew.exec_refs                     6139497                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 2476194                       # Number of branches executed
system.cpu0.iew.exec_stores                   1993983                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.282871                       # Inst execution rate
system.cpu0.iew.wb_sent                      18490698                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     18438396                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  9660735                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 12896643                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.274209                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.749089                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        2311978                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls         202201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           154205                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     14057902                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.240550                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.213582                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      8445036     60.07%     60.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2175114     15.47%     75.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1131432      8.05%     83.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       635714      4.52%     88.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       311583      2.22%     90.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       204572      1.46%     91.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       133357      0.95%     92.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       143680      1.02%     93.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       877414      6.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     14057902                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            17439526                       # Number of instructions committed
system.cpu0.commit.committedOps              17439526                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       5667893                       # Number of memory references committed
system.cpu0.commit.loads                      3809386                       # Number of loads committed
system.cpu0.commit.membars                      85639                       # Number of memory barriers committed
system.cpu0.commit.branches                   2323034                       # Number of branches committed
system.cpu0.commit.fp_insts                   2498284                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15731362                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              265532                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       115270      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         9950889     57.06%     57.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          25792      0.15%     57.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     57.87% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd        911267      5.23%     63.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp         56900      0.33%     63.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         12174      0.07%     63.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       266416      1.53%     65.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv         52350      0.30%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        3895025     22.33%     87.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1864789     10.69%     98.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess       288654      1.66%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         17439526                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               877414                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    32860209                       # The number of ROB reads
system.cpu0.rob.rob_writes                   39895865                       # The number of ROB writes
system.cpu0.timesIdled                           4928                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          17907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     9650618                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   17324274                       # Number of Instructions Simulated
system.cpu0.committedOps                     17324274                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.835271                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.835271                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.197216                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.197216                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                22666894                       # number of integer regfile reads
system.cpu0.int_regfile_writes               11819356                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                  2960560                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 2243864                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                4248429                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                292416                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4294                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4294                       # Transaction distribution
system.iobus.trans_dist::WriteReq               24270                       # Transaction distribution
system.iobus.trans_dist::WriteResp              24270                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        18500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10670                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1012                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        30558                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   57128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        74000                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5335                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          569                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        80547                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   928715                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             18437000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              287000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6720000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              821000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119325323                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            19536000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13325270                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           255081                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.296638                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2525785                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           255081                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.901894                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.296638                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998626                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          500                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5798271                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5798271                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2515113                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2515113                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2515113                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2515113                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2515113                       # number of overall hits
system.cpu0.icache.overall_hits::total        2515113                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       256425                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       256425                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       256425                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        256425                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       256425                       # number of overall misses
system.cpu0.icache.overall_misses::total       256425                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  24367763695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  24367763695                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  24367763695                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  24367763695                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  24367763695                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  24367763695                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2771538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2771538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2771538                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2771538                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2771538                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2771538                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.092521                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.092521                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.092521                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.092521                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.092521                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.092521                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95028.814254                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95028.814254                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95028.814254                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95028.814254                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95028.814254                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95028.814254                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         1230                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1230                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         1230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1230                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         1230                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1230                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       255195                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       255195                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       255195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       255195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       255195                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       255195                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  17851595302                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  17851595302                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  17851595302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  17851595302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  17851595302                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  17851595302                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.092077                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.092077                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.092077                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.092077                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.092077                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.092077                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69952.762797                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69952.762797                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69952.762797                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69952.762797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69952.762797                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69952.762797                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            93081                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          946.387814                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5485348                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            93081                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.930910                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   946.387814                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.924207                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.924207                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          808                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          807                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11724904                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11724904                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      3659096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3659096                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1604976                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1604976                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        38634                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        38634                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        25391                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        25391                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      5264072                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5264072                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      5264072                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5264072                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       208898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       208898                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       194081                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       194081                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        19852                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        19852                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        23837                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        23837                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       402979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       402979                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402979                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  16102663290                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16102663290                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  14898100904                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14898100904                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   1252810734                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1252810734                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   1445734848                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1445734848                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      2500000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2500000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  31000764194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  31000764194                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  31000764194                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  31000764194                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      3867994                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3867994                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1799057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1799057                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        58486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        58486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        49228                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        49228                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      5667051                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5667051                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      5667051                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5667051                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.054007                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.054007                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.107879                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.107879                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.339432                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.339432                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.484216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.484216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.071109                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.071109                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.071109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.071109                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 77083.855709                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77083.855709                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 76762.284325                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76762.284325                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 63107.532440                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 63107.532440                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60650.872509                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60650.872509                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 76928.981892                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76928.981892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 76928.981892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76928.981892                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        13019                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3171                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.105645                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     3.307692                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        47281                       # number of writebacks
system.cpu0.dcache.writebacks::total            47281                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        89093                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        89093                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       106336                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       106336                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         1047                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1047                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       195429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       195429                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       195429                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       195429                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       119805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       119805                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        87745                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        87745                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        18805                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18805                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        23694                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        23694                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       207550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       207550                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       207550                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       207550                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6933968327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6933968327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   4173307839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4173307839                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    770395763                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    770395763                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    891103152                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    891103152                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      1730000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1730000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  11107276166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11107276166                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  11107276166                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11107276166                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    887641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    887641000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    957905000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    957905000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1845546000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1845546000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.030973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.030973                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.048773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.048773                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.321530                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.321530                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.481311                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.481311                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.036624                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036624                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.036624                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036624                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 57877.119711                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57877.119711                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47561.773765                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47561.773765                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 40967.602393                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40967.602393                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 37608.810332                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 37608.810332                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53516.146307                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53516.146307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53516.146307                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53516.146307                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 148509                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           118121                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             3895                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               77494                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  49871                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            64.354660                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  11402                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               656                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      116860                       # DTB read hits
system.cpu1.dtb.read_misses                      2019                       # DTB read misses
system.cpu1.dtb.read_acv                           25                       # DTB read access violations
system.cpu1.dtb.read_accesses                    4254                       # DTB read accesses
system.cpu1.dtb.write_hits                      63964                       # DTB write hits
system.cpu1.dtb.write_misses                      706                       # DTB write misses
system.cpu1.dtb.write_acv                          22                       # DTB write access violations
system.cpu1.dtb.write_accesses                   1808                       # DTB write accesses
system.cpu1.dtb.data_hits                      180824                       # DTB hits
system.cpu1.dtb.data_misses                      2725                       # DTB misses
system.cpu1.dtb.data_acv                           47                       # DTB access violations
system.cpu1.dtb.data_accesses                    6062                       # DTB accesses
system.cpu1.itb.fetch_hits                      17876                       # ITB hits
system.cpu1.itb.fetch_misses                     4929                       # ITB misses
system.cpu1.itb.fetch_acv                           7                       # ITB acv
system.cpu1.itb.fetch_accesses                  22805                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          669253                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            152721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        753254                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     148509                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             61273                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       279764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  21194                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                3790                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       215359                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         6473                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                    96500                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1927                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            668704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.126439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.474687                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  529589     79.20%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    9489      1.42%     80.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   16628      2.49%     83.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    9687      1.45%     84.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   23224      3.47%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    6892      1.03%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   12077      1.81%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    7314      1.09%     91.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   53804      8.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              668704                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.221903                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.125515                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  149686                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               389504                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   109954                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 9403                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 10157                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                7429                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  446                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                661060                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2361                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 10157                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  159479                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   9007                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        342639                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   109754                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                37668                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                626325                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   532                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   173                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  2132                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             422788                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               734497                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          733801                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              337                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               364378                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   58410                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             36012                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          2149                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   118405                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              124962                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              71755                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            26766                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           16264                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    559232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              42515                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   546330                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1992                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         100554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        43454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         32534                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       668704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.816998                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.445823                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             434576     64.99%     64.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              99096     14.82%     79.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              49472      7.40%     87.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              34636      5.18%     92.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              28665      4.29%     96.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              10888      1.63%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               6104      0.91%     99.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3478      0.52%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1789      0.27%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         668704                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    643      3.92%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      3.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  9568     58.31%     62.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 6197     37.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               329629     60.34%     60.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1634      0.30%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 33      0.01%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  3      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              123715     22.64%     83.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              66671     12.20%     95.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             24639      4.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                546330                       # Type of FU issued
system.cpu1.iq.rate                          0.816328                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      16408                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030033                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1778470                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           702883                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       534723                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads               1294                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               635                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          580                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                562036                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    696                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            4994                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        17922                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1225                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        11100                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          304                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 10157                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   8394                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  185                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             612323                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1828                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               124962                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               71755                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             38864                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    94                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   88                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1225                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1919                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         7078                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                8997                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               540625                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               119478                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5705                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        10576                       # number of nop insts executed
system.cpu1.iew.exec_refs                      184643                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   73410                       # Number of branches executed
system.cpu1.iew.exec_stores                     65165                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.807804                       # Inst execution rate
system.cpu1.iew.wb_sent                        538914                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       535303                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   253473                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   336568                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.799851                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.753111                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         105059                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           9981                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8666                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       650140                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.775075                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.704538                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       453137     69.70%     69.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        99281     15.27%     84.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        34316      5.28%     90.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        18978      2.92%     93.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         9544      1.47%     94.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         8376      1.29%     95.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         4724      0.73%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3612      0.56%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        18172      2.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       650140                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              503907                       # Number of instructions committed
system.cpu1.commit.committedOps                503907                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        167695                       # Number of memory references committed
system.cpu1.commit.loads                       107040                       # Number of loads committed
system.cpu1.commit.membars                       3068                       # Number of memory barriers committed
system.cpu1.commit.branches                     67845                       # Number of branches committed
system.cpu1.commit.fp_insts                       563                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   481467                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                9254                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         5110      1.01%      1.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          301973     59.93%     60.94% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1372      0.27%     61.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            32      0.01%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             3      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         110108     21.85%     83.07% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         60671     12.04%     95.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        24638      4.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           503907                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                18172                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     1230382                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1236315                       # The number of ROB writes
system.cpu1.timesIdled                            435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                            549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    23451995                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     498803                       # Number of Instructions Simulated
system.cpu1.committedOps                       498803                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.341718                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.341718                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.745313                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.745313                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  676645                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 392701                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      295                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     307                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                 393935                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 16445                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             5994                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              91103                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5994                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            15.199032                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          458                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           198994                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          198994                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        90460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          90460                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        90460                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           90460                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        90460                       # number of overall hits
system.cpu1.icache.overall_hits::total          90460                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         6040                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6040                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         6040                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6040                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         6040                       # number of overall misses
system.cpu1.icache.overall_misses::total         6040                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    600595240                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    600595240                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    600595240                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    600595240                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    600595240                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    600595240                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        96500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        96500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        96500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        96500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        96500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        96500                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.062591                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.062591                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.062591                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.062591                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.062591                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.062591                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 99436.298013                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 99436.298013                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 99436.298013                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 99436.298013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 99436.298013                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 99436.298013                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           46                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           46                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           46                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         5994                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5994                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         5994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         5994                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5994                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    440395258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    440395258                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    440395258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    440395258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    440395258                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    440395258                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.062114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.062114                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.062114                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.062114                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.062114                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.062114                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 73472.682349                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73472.682349                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 73472.682349                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73472.682349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 73472.682349                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73472.682349                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             2168                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          727.485715                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             149912                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2168                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            69.147601                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   727.485715                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.710435                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.710435                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          672                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          617                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           55                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           347657                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          347657                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       104532                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         104532                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        53655                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         53655                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1461                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1131                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1131                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       158187                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          158187                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       158187                       # number of overall hits
system.cpu1.dcache.overall_hits::total         158187                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6046                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6046                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4870                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4870                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          178                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          365                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          365                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        10916                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10916                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        10916                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10916                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    542672995                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    542672995                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    404607476                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    404607476                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     13695500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13695500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     20304743                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20304743                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    947280471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    947280471                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    947280471                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    947280471                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       110578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       110578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        58525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        58525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1496                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       169103                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       169103                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       169103                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       169103                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.054676                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.054676                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.083212                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.083212                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.108603                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.108603                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.243984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243984                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.064552                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.064552                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.064552                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.064552                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 89757.359411                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89757.359411                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 83081.617248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83081.617248                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 76941.011236                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 76941.011236                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 55629.432877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 55629.432877                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 86779.083089                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86779.083089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 86779.083089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86779.083089                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          432                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              126                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.428571                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          854                       # number of writebacks
system.cpu1.dcache.writebacks::total              854                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         3532                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3532                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         3690                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3690                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         7222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         7222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7222                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2514                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1180                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1180                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          105                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          365                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          365                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3694                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3694                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    176426002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    176426002                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     53472072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     53472072                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      5585000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5585000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      9480257                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9480257                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    229898074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    229898074                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    229898074                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    229898074                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     62312000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     62312000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     62312000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     62312000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.022735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.020162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.020162                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.064063                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.064063                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.243984                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243984                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.021845                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.021845                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.021845                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.021845                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 70177.407319                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70177.407319                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45315.315254                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45315.315254                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 53190.476190                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53190.476190                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 25973.306849                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 25973.306849                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 62235.537087                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62235.537087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 62235.537087                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62235.537087                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                3301028                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2563105                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           115661                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             2315199                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1589627                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            68.660491                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 268236                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              6993                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     3737875                       # DTB read hits
system.cpu2.dtb.read_misses                     16841                       # DTB read misses
system.cpu2.dtb.read_acv                            5                       # DTB read access violations
system.cpu2.dtb.read_accesses                 1019750                       # DTB read accesses
system.cpu2.dtb.write_hits                    1965147                       # DTB write hits
system.cpu2.dtb.write_misses                     6213                       # DTB write misses
system.cpu2.dtb.write_acv                           9                       # DTB write access violations
system.cpu2.dtb.write_accesses                 229328                       # DTB write accesses
system.cpu2.dtb.data_hits                     5703022                       # DTB hits
system.cpu2.dtb.data_misses                     23054                       # DTB misses
system.cpu2.dtb.data_acv                           14                       # DTB access violations
system.cpu2.dtb.data_accesses                 1249078                       # DTB accesses
system.cpu2.itb.fetch_hits                     704374                       # ITB hits
system.cpu2.itb.fetch_misses                    30964                       # ITB misses
system.cpu2.itb.fetch_acv                         602                       # ITB acv
system.cpu2.itb.fetch_accesses                 735338                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        13335652                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           4550474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      21209756                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    3301028                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1857863                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      6839813                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 356212                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                       118                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles               30783                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles      1680054                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles        38259                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                  2541512                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                64574                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples          13317607                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.592610                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.798456                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 9268882     69.60%     69.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  288412      2.17%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  654819      4.92%     76.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  307362      2.31%     78.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  524831      3.94%     82.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  345165      2.59%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  190992      1.43%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  178633      1.34%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 1558511     11.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            13317607                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.247534                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.590455                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 3574448                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              6062709                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  3212536                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               305398                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                162516                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              210411                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                15842                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              19423569                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                43490                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                162516                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3795441                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 246160                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       4836163                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  3309785                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               967542                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              18642560                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                10080                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 76871                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                310261                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                126542                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           13667021                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             25295296                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        22704082                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          2582186                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             11817672                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 1849347                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            463550                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         64226                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2265987                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             3922111                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2103489                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           453951                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          255599                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  17566549                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             424510                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 17139243                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            36367                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        2180189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      1115869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        246874                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     13317607                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.286961                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.857380                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            7073185     53.11%     53.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2104867     15.81%     68.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            1424708     10.70%     79.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             825147      6.20%     85.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             768275      5.77%     91.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             514870      3.87%     95.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             321658      2.42%     97.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             147055      1.10%     98.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             137842      1.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       13317607                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  33904      5.46%      5.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      5.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      5.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                22794      3.67%      9.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                   23      0.00%      9.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  520      0.08%      9.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               31488      5.07%     14.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                86027     13.85%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     28.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                255250     41.10%     69.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               191017     30.76%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass              533      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              9821631     57.30%     57.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               26264      0.15%     57.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     57.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             776951      4.53%     61.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp              49706      0.29%     62.28% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt              11507      0.07%     62.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            227099      1.33%     63.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv              45884      0.27%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 1      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             3901763     22.77%     86.71% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2010355     11.73%     98.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess            267549      1.56%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17139243                       # Type of FU issued
system.cpu2.iq.rate                          1.285220                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     621023                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.036234                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          43643015                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         17806776                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     14636102                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            4610467                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           2370429                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      2166943                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              15353124                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                2406609                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          162924                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       472900                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          684                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         7058                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       259681                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          252                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         9813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                162516                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 213175                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                20211                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           18169116                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            61276                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              3922111                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2103489                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            341093                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  1807                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                18020                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          7058                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         68188                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        93447                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              161635                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             16929235                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              3773876                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           210007                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                       178057                       # number of nop insts executed
system.cpu2.iew.exec_refs                     5758357                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 2238802                       # Number of branches executed
system.cpu2.iew.exec_stores                   1984481                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.269472                       # Inst execution rate
system.cpu2.iew.wb_sent                      16851393                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     16803045                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  8655016                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 11613965                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.260009                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.745225                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        2180030                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         177636                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           147900                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     12945079                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.223697                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.193843                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7813352     60.36%     60.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      1993827     15.40%     75.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1039696      8.03%     83.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       586036      4.53%     88.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       286633      2.21%     90.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       184308      1.42%     91.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       127260      0.98%     92.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       133840      1.03%     93.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       780127      6.03%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     12945079                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            15840855                       # Number of instructions committed
system.cpu2.commit.committedOps              15840855                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       5293019                       # Number of memory references committed
system.cpu2.commit.loads                      3449211                       # Number of loads committed
system.cpu2.commit.membars                      71578                       # Number of memory barriers committed
system.cpu2.commit.branches                   2092120                       # Number of branches committed
system.cpu2.commit.fp_insts                   2114424                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 14374866                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              220344                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       120202      0.76%      0.76% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8975812     56.66%     57.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          24472      0.15%     57.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     57.58% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        759134      4.79%     62.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp         48966      0.31%     62.68% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt         10339      0.07%     62.74% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       218723      1.38%     64.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv         45684      0.29%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            1      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3520789     22.23%     86.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1849187     11.67%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess       267546      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         15840855                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               780127                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                    30105912                       # The number of ROB reads
system.cpu2.rob.rob_writes                   36412303                       # The number of ROB writes
system.cpu2.timesIdled                           4973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          18045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    10856210                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   15721186                       # Number of Instructions Simulated
system.cpu2.committedOps                     15721186                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.848260                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.848260                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.178884                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.178884                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                20992100                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10759868                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  2488757                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 1889710                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                3663610                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                270334                       # number of misc regfile writes
system.cpu2.icache.tags.replacements           249844                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.626598                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2273298                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           249844                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             9.098870                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.626598                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999271                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999271                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          260                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5332874                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5332874                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2290025                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2290025                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2290025                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2290025                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2290025                       # number of overall hits
system.cpu2.icache.overall_hits::total        2290025                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       251487                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       251487                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       251487                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        251487                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       251487                       # number of overall misses
system.cpu2.icache.overall_misses::total       251487                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  23871316639                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  23871316639                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  23871316639                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  23871316639                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  23871316639                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  23871316639                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2541512                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2541512                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2541512                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2541512                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2541512                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2541512                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.098952                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.098952                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.098952                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.098952                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.098952                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.098952                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 94920.678361                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94920.678361                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 94920.678361                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94920.678361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 94920.678361                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94920.678361                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         1635                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1635                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         1635                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1635                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         1635                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1635                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       249852                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       249852                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       249852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       249852                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       249852                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       249852                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  17481759358                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  17481759358                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  17481759358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  17481759358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  17481759358                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  17481759358                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.098308                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.098308                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.098308                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.098308                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.098308                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.098308                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69968.458760                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69968.458760                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69968.458760                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69968.458760                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69968.458760                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69968.458760                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           108518                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          954.691851                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4942007                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           108518                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            45.540896                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   954.691851                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.932316                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.932316                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11034902                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11034902                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3327361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3327361                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1432979                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1432979                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        34360                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        34360                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        23053                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        23053                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      4760340                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4760340                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      4760340                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4760340                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       204605                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       204605                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       356080                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       356080                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        18901                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        18901                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        22808                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22808                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       560685                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        560685                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       560685                       # number of overall misses
system.cpu2.dcache.overall_misses::total       560685                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  15636041891                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  15636041891                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  30617029934                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  30617029934                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1197915239                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1197915239                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1384513226                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1384513226                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      3160000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3160000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  46253071825                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  46253071825                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  46253071825                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  46253071825                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3531966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3531966                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1789059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1789059                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        53261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        53261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        45861                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        45861                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      5321025                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5321025                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      5321025                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5321025                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.057929                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057929                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.199032                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.199032                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.354875                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.354875                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.497329                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.497329                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.105372                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.105372                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.105372                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.105372                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 76420.624574                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 76420.624574                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 85983.570922                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85983.570922                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 63378.405322                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 63378.405322                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60702.965012                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60702.965012                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 82493.863444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 82493.863444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 82493.863444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 82493.863444                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        18997                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3964                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.792381                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets     2.166667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        65236                       # number of writebacks
system.cpu2.dcache.writebacks::total            65236                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        85030                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85030                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       248472                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       248472                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data         1049                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1049                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       333502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       333502                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       333502                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       333502                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       119575                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       119575                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       107608                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       107608                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        17852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        17852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        22672                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        22672                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       227183                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       227183                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       227183                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       227183                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   6796313825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6796313825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   5610462534                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5610462534                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    739852256                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    739852256                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    856753774                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    856753774                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      2170000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2170000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  12406776359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  12406776359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  12406776359                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  12406776359                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     33730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     33730000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    694254000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    694254000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    727984000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    727984000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.033855                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033855                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.060148                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.060148                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.335180                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.335180                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.494363                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.494363                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.042695                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.042695                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.042695                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.042695                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 56837.247125                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 56837.247125                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 52137.968683                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52137.968683                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 41443.662111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41443.662111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 37789.069072                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37789.069072                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 54611.376551                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 54611.376551                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 54611.376551                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 54611.376551                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                2975841                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2261723                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           101456                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1798429                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                1379458                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            76.703501                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 261498                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              7976                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     3407276                       # DTB read hits
system.cpu3.dtb.read_misses                      8963                       # DTB read misses
system.cpu3.dtb.read_acv                            3                       # DTB read access violations
system.cpu3.dtb.read_accesses                  921819                       # DTB read accesses
system.cpu3.dtb.write_hits                    1832983                       # DTB write hits
system.cpu3.dtb.write_misses                     3228                       # DTB write misses
system.cpu3.dtb.write_acv                          23                       # DTB write access violations
system.cpu3.dtb.write_accesses                 248637                       # DTB write accesses
system.cpu3.dtb.data_hits                     5240259                       # DTB hits
system.cpu3.dtb.data_misses                     12191                       # DTB misses
system.cpu3.dtb.data_acv                           26                       # DTB access violations
system.cpu3.dtb.data_accesses                 1170456                       # DTB accesses
system.cpu3.itb.fetch_hits                     637520                       # ITB hits
system.cpu3.itb.fetch_misses                    29952                       # ITB misses
system.cpu3.itb.fetch_acv                        1377                       # ITB acv
system.cpu3.itb.fetch_accesses                 667472                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        12142794                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           4144017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      19351348                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    2975841                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1640956                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      6075418                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 315610                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                       208                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles               30452                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles      1680975                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles        36869                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                  2340572                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                52477                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          12125744                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.595890                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.809713                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 8488838     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  269286      2.22%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  491391      4.05%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  291259      2.40%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  476446      3.93%     82.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  343575      2.83%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  174949      1.44%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  167850      1.38%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 1422150     11.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            12125744                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.245071                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.593649                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 3293661                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              5502393                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  2926901                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               260086                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                142703                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              204900                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                15274                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              17825725                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                41339                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                142703                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 3488064                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 218357                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       4467874                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  3003848                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               804898                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              17127547                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                 9335                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 59548                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                264353                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 71877                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           12589503                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             23300737                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        21051651                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          2240703                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             10981466                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 1608045                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            418196                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         59060                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1984057                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             3573242                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1954568                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           416403                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          224797                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  16160227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             389335                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 15778254                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            31095                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        1911379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       973015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        222161                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     12125744                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.301219                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.868387                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6411302     52.87%     52.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1938949     15.99%     68.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1232691     10.17%     79.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             785323      6.48%     85.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             713392      5.88%     91.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             487061      4.02%     95.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             294596      2.43%     97.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             137935      1.14%     98.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             124495      1.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       12125744                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  34004      5.90%      5.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                18014      3.13%      9.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                   33      0.01%      9.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                  449      0.08%      9.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               28199      4.89%     14.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                77831     13.51%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     27.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                241418     41.89%     69.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               176333     30.60%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              9122490     57.82%     57.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               25346      0.16%     57.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     57.98% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             678807      4.30%     62.28% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp              47445      0.30%     62.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt              11130      0.07%     62.65% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            191410      1.21%     63.86% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv              43503      0.28%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             3546482     22.48%     86.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1872147     11.87%     98.48% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess            239488      1.52%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              15778254                       # Type of FU issued
system.cpu3.iq.rate                          1.299392                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     576281                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.036524                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          40260100                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         16438503                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     13603276                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            4029529                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           2027715                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      1899160                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              14247549                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                2106980                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          176665                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       395586                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         6472                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       239499                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         6634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                142703                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 193069                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                12858                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           16710473                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            49181                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              3573242                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1954568                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            310861                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  1853                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 9924                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          6472                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         57564                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        86080                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              143644                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             15595810                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              3434170                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           182445                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                       160911                       # number of nop insts executed
system.cpu3.iew.exec_refs                     5283450                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 2037716                       # Number of branches executed
system.cpu3.iew.exec_stores                   1849280                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.284368                       # Inst execution rate
system.cpu3.iew.wb_sent                      15535691                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     15502436                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  7935358                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 10772752                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.276678                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.736614                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        1939010                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         167174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           130722                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     11795813                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.243147                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.215619                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7082237     60.04%     60.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      1866898     15.83%     75.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       863118      7.32%     83.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       560010      4.75%     87.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       282619      2.40%     90.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166321      1.41%     91.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       121572      1.03%     92.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       125048      1.06%     93.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       727990      6.17%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     11795813                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            14663933                       # Number of instructions committed
system.cpu3.commit.committedOps              14663933                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       4892725                       # Number of memory references committed
system.cpu3.commit.loads                      3177656                       # Number of loads committed
system.cpu3.commit.membars                      66824                       # Number of memory barriers committed
system.cpu3.commit.branches                   1907868                       # Number of branches committed
system.cpu3.commit.fp_insts                   1861917                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 13355162                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              216989                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       105380      0.72%      0.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8379148     57.14%     57.86% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          23506      0.16%     58.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     58.02% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        665587      4.54%     62.56% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp         46689      0.32%     62.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt         10109      0.07%     62.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       185225      1.26%     64.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv         43252      0.29%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.50% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3244480     22.13%     86.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1721073     11.74%     98.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess       239484      1.63%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         14663933                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               727990                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                    27615756                       # The number of ROB reads
system.cpu3.rob.rob_writes                   33533450                       # The number of ROB writes
system.cpu3.timesIdled                           4656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          17050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    11905737                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   14558559                       # Number of Instructions Simulated
system.cpu3.committedOps                     14558559                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.834066                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.834066                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.198946                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.198946                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                19493361                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10042682                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  2182996                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 1650638                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                3278344                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                247352                       # number of misc regfile writes
system.cpu3.icache.tags.replacements           221846                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.915619                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1982248                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           221846                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             8.935243                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   510.915619                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.997882                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997882                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4903018                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4903018                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2116888                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2116888                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2116888                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2116888                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2116888                       # number of overall hits
system.cpu3.icache.overall_hits::total        2116888                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       223684                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       223684                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       223684                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        223684                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       223684                       # number of overall misses
system.cpu3.icache.overall_misses::total       223684                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  21214612097                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  21214612097                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  21214612097                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  21214612097                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  21214612097                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  21214612097                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2340572                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2340572                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2340572                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2340572                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2340572                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2340572                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.095568                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.095568                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.095568                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.095568                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.095568                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.095568                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 94841.884520                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 94841.884520                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 94841.884520                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 94841.884520                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 94841.884520                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 94841.884520                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         1810                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1810                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         1810                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1810                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         1810                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1810                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       221874                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       221874                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       221874                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       221874                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       221874                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       221874                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  15540798652                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  15540798652                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  15540798652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  15540798652                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  15540798652                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  15540798652                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.094795                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.094795                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.094795                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.094795                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.094795                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.094795                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70043.351866                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70043.351866                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70043.351866                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70043.351866                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70043.351866                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70043.351866                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            71041                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          958.277754                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2517391                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            71041                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            35.435748                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   958.277754                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.935818                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.935818                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          804                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10055932                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10055932                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      3028641                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3028641                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1453206                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1453206                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        29789                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        29789                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        19212                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19212                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      4481847                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4481847                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      4481847                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4481847                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       164501                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       164501                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       211522                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       211522                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        19599                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        19599                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        22749                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        22749                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       376023                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        376023                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       376023                       # number of overall misses
system.cpu3.dcache.overall_misses::total       376023                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  12225391726                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12225391726                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  16975637823                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16975637823                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   1237138482                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1237138482                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1380298204                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1380298204                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      2840000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2840000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  29201029549                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  29201029549                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  29201029549                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  29201029549                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3193142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3193142                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1664728                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1664728                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        49388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        49388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        41961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        41961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      4857870                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4857870                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      4857870                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4857870                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.051517                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.051517                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.127061                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.127061                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.396837                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.396837                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.542146                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.542146                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.077405                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.077405                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.077405                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.077405                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 74318.038954                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74318.038954                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 80254.714985                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80254.714985                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 63122.530843                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 63122.530843                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 60675.115566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 60675.115566                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 77657.562301                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 77657.562301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 77657.562301                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 77657.562301                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        11900                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             3303                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.602785                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        38315                       # number of writebacks
system.cpu3.dcache.writebacks::total            38315                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        58254                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        58254                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       128557                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       128557                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data         1006                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         1006                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       186811                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       186811                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       186811                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       186811                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       106247                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       106247                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        82965                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        82965                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        18593                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        18593                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        22602                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        22602                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       189212                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       189212                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       189212                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       189212                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5776400572                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5776400572                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3939793977                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3939793977                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    765722012                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    765722012                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    853694796                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    853694796                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      1960000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1960000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   9716194549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9716194549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   9716194549                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9716194549                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    688654000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    688654000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    690454000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    690454000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.033273                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033273                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.049837                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.049837                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.376468                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.376468                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.538643                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.538643                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.038950                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.038950                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.038950                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.038950                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 54367.658117                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 54367.658117                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 47487.422130                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 47487.422130                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 41183.349217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41183.349217                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 37770.763472                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37770.763472                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 51350.836887                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 51350.836887                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 51350.836887                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 51350.836887                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1325                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     53378                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   16524     41.60%     41.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     41      0.10%     41.70% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    248      0.62%     42.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1243      3.13%     45.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  21667     54.55%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               39723                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    16524     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      41      0.12%     49.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     248      0.74%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1243      3.73%     54.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   15288     45.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                33344                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            164343460000     68.13%     68.13% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              101410000      0.04%     68.17% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              422510000      0.18%     68.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             4126950000      1.71%     70.06% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            72216490000     29.94%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        241210820000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.705589                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.839413                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      3.70%      3.70% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      3.70%      7.41% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      3.70%     11.11% # number of syscalls executed
system.cpu0.kern.syscall::4                        20     74.07%     85.19% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      3.70%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      3.70%     92.59% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      3.70%     96.30% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      3.70%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    27                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 1353      2.81%      2.81% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 3471      7.21%     10.02% # number of callpals executed
system.cpu0.kern.callpal::tbi                      22      0.05%     10.06% # number of callpals executed
system.cpu0.kern.callpal::swpipl                32498     67.47%     77.54% # number of callpals executed
system.cpu0.kern.callpal::rdps                    583      1.21%     78.75% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     78.75% # number of callpals executed
system.cpu0.kern.callpal::rti                    5696     11.83%     90.57% # number of callpals executed
system.cpu0.kern.callpal::callsys                3975      8.25%     98.83% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     98.83% # number of callpals executed
system.cpu0.kern.callpal::rdunique                563      1.17%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 48164                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             9167                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4197                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               4197                      
system.cpu0.kern.mode_good::user                 4197                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.457838                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.628105                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      227742340000     88.63%     88.63% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         29219690000     11.37%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    3471                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     280                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      5211                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1150     27.84%     27.84% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    247      5.98%     33.82% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     36      0.87%     34.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2698     65.31%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4131                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1150     45.12%     45.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     247      9.69%     54.81% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      36      1.41%     56.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1116     43.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2549                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            237164840000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              393090000      0.16%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              164630000      0.07%     98.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             3489920000      1.45%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        241212480000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.413640                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.617042                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   62      1.40%      1.43% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.09%      1.52% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3500     79.17%     80.68% # number of callpals executed
system.cpu1.kern.callpal::rdps                    495     11.20%     91.88% # number of callpals executed
system.cpu1.kern.callpal::rti                     349      7.89%     99.77% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.20%     99.98% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4421                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                284                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 70                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel     0.551181                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.010563                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.292887                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1269830000      0.52%      0.52% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           655270000      0.27%      0.79% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        240524570000     99.21%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      62                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1520                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     47829                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   14249     41.25%     41.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     23      0.07%     41.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    251      0.73%     42.04% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1406      4.07%     46.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  18614     53.89%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               34543                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    14246     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      23      0.08%     49.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     251      0.87%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1406      4.88%     55.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   12873     44.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                28799                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            172258110000     71.21%     71.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               61030000      0.03%     71.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              421760000      0.17%     71.41% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             4645060000      1.92%     73.33% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            64518300000     26.67%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        241904260000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999789                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.691576                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.833715                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      2.08%      2.08% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.08%      4.17% # number of syscalls executed
system.cpu2.kern.syscall::4                         8     16.67%     20.83% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.08%     22.92% # number of syscalls executed
system.cpu2.kern.syscall::17                        5     10.42%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      2.08%     35.42% # number of syscalls executed
system.cpu2.kern.syscall::45                        3      6.25%     41.67% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.08%     43.75% # number of syscalls executed
system.cpu2.kern.syscall::71                       20     41.67%     85.42% # number of syscalls executed
system.cpu2.kern.syscall::74                        4      8.33%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.08%     95.83% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.08%     97.92% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.08%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    48                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 1278      3.03%      3.03% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 3388      8.05%     11.08% # number of callpals executed
system.cpu2.kern.callpal::tbi                      18      0.04%     11.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                27395     65.06%     76.18% # number of callpals executed
system.cpu2.kern.callpal::rdps                    619      1.47%     77.65% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.00%     77.65% # number of callpals executed
system.cpu2.kern.callpal::rti                    5487     13.03%     90.68% # number of callpals executed
system.cpu2.kern.callpal::callsys                3517      8.35%     99.04% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.01%     99.04% # number of callpals executed
system.cpu2.kern.callpal::rdunique                402      0.95%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 42110                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8873                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3849                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               3848                      
system.cpu2.kern.mode_good::user                 3849                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.433675                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.605015                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      219452060000     89.32%     89.32% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         26252090000     10.68%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    3388                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1478                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     44368                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   13517     40.61%     40.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    251      0.75%     41.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   1426      4.28%     45.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  18088     54.35%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               33282                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    13517     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     251      0.92%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    1426      5.22%     55.57% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   12148     44.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                27342                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            172785040000     71.84%     71.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              422740000      0.18%     72.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             4673200000      1.94%     73.96% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            62619350000     26.04%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        240500330000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.671605                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.821525                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     20.00%     20.00% # number of syscalls executed
system.cpu3.kern.syscall::2                         1     20.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::3                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::4                         1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::19                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1446      3.56%      3.56% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 3312      8.17%     11.73% # number of callpals executed
system.cpu3.kern.callpal::tbi                      20      0.05%     11.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl                26529     65.40%     77.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                    558      1.38%     78.56% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     78.56% # number of callpals executed
system.cpu3.kern.callpal::rti                    5097     12.57%     91.12% # number of callpals executed
system.cpu3.kern.callpal::callsys                3285      8.10%     99.22% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.23% # number of callpals executed
system.cpu3.kern.callpal::rdunique                314      0.77%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 40563                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             8411                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               3488                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               3489                      
system.cpu3.kern.mode_good::user                 3488                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.414814                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.586352                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      202139840000     90.17%     90.17% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         22029290000      9.83%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    3312                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028863                       # Number of seconds simulated
sim_ticks                                 28863020000                       # Number of ticks simulated
final_tick                               3356738820000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9334001                       # Simulator instruction rate (inst/s)
host_op_rate                                  9333994                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1617908458                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473328                       # Number of bytes of host memory used
host_seconds                                    17.84                       # Real time elapsed on the host
sim_insts                                   166515650                       # Number of instructions simulated
sim_ops                                     166515650                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         559168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         765376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          34368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2260736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1203968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         808256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         484416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6118720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       559168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2260736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       808256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3662528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1457664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2194944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            8737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           11959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           35324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           18812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           12629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            7569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22776                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34296                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          19373163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          26517530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1190728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             84260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          78326384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          41713168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          28003168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          16783275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             211991677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     19373163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1190728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     78326384                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     28003168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        126893444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        50502823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       25544105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76046928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        50502823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         19373163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         26517530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       25544105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1190728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            84260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         78326384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         41713168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         28003168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         16783275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            288038604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       95604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34296                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6058240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   60416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2182592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6118656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2194944                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   206                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         1469                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2472                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   28862880000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   82497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     14                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.030329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.283817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.211616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18583     47.36%     47.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10913     27.81%     75.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3616      9.22%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1652      4.21%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1084      2.76%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          615      1.57%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          394      1.00%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          281      0.72%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2099      5.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39237                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.053221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.535288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1041     58.32%     58.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           278     15.57%     73.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           160      8.96%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          102      5.71%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           67      3.75%     92.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           43      2.41%     94.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           29      1.62%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           20      1.12%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            7      0.39%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           10      0.56%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           12      0.67%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.17%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.17%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.06%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.06%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.105322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.172831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      9.378507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1020     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           500     28.01%     85.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            88      4.93%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            21      1.18%     91.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            12      0.67%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            21      1.18%     93.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            19      1.06%     94.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            25      1.40%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            21      1.18%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             9      0.50%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.22%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.17%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             3      0.17%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.06%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             3      0.17%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.17%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.17%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.11%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.06%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.17%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.11%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             3      0.17%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.06%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.06%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.06%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             3      0.17%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.06%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.06%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             4      0.22%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            2      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.06%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1785                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1289505001                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3064380001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  473300000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13622.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32372.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       209.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    211.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    62701                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26825                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.69                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     222193.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7074479750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       963820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     20825450250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5668896240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7369094880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3093147750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4020835500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            20853175200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            23931141000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1966867920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2468478240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        219245810160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        219245810160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        606435036975                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        625164505380                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1482082411500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1465653053250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2339345345745                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2347852918410                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           696.910259                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.444735                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               85322                       # Transaction distribution
system.membus.trans_dist::ReadResp              85323                       # Transaction distribution
system.membus.trans_dist::WriteReq               1778                       # Transaction distribution
system.membus.trans_dist::WriteResp              1778                       # Transaction distribution
system.membus.trans_dist::Writeback             22776                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2308                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1122                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3430                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18618                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18618                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        17474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        17474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        33286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        42986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         1074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         1074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total          504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        70651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        70651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave          980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        53638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        54620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        25258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        25258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        21664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        21892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 257530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       559168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       559168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         5235                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1226560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1231795                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port        34368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total        34368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total         3024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2260800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2260800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1947904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1949325                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       808256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       808256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          564                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       736640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       737204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8321220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6588                       # Total snoops (count)
system.membus.snoop_fanout::samples            137965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  137965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              137965                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7267998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           412427407                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11821480                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           81811997                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          126813166                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5033000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy            2374184                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          330243242                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          200614007                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer8.occupancy          118247988                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer9.occupancy           83575657                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                11551                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11551                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103959                       # Number of tag accesses
system.iocache.tags.data_accesses              103959                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           31                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               31                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           31                       # number of demand (read+write) misses
system.iocache.demand_misses::total                31                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           31                       # number of overall misses
system.iocache.overall_misses::total               31                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4018983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4018983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4018983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4018983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4018983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4018983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           31                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             31                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           31                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              31                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           31                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             31                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129644.612903                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129644.612903                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129644.612903                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129644.612903                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129644.612903                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129644.612903                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           31                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           31                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           31                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2406983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2406983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    742348080                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    742348080                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2406983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2406983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2406983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2406983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77644.612903                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77644.612903                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64439.937500                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64439.937500                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77644.612903                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77644.612903                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77644.612903                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77644.612903                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 343522                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           240505                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             7564                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              235755                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 134113                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            56.886598                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  44919                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               269                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      234084                       # DTB read hits
system.cpu0.dtb.read_misses                      1608                       # DTB read misses
system.cpu0.dtb.read_acv                            3                       # DTB read access violations
system.cpu0.dtb.read_accesses                   42814                       # DTB read accesses
system.cpu0.dtb.write_hits                     151025                       # DTB write hits
system.cpu0.dtb.write_misses                     1148                       # DTB write misses
system.cpu0.dtb.write_acv                           8                       # DTB write access violations
system.cpu0.dtb.write_accesses                  18131                       # DTB write accesses
system.cpu0.dtb.data_hits                      385109                       # DTB hits
system.cpu0.dtb.data_misses                      2756                       # DTB misses
system.cpu0.dtb.data_acv                           11                       # DTB access violations
system.cpu0.dtb.data_accesses                   60945                       # DTB accesses
system.cpu0.itb.fetch_hits                      43817                       # ITB hits
system.cpu0.itb.fetch_misses                     4891                       # ITB misses
system.cpu0.itb.fetch_acv                          13                       # ITB acv
system.cpu0.itb.fetch_accesses                  48708                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         1115851                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            309799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1567567                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     343522                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            179032                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       508013                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  28916                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                         3                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                 844                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       273911                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         7565                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                   237890                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 4318                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1114593                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.406403                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.566420                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  790279     70.90%     70.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   25819      2.32%     73.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   53800      4.83%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   33887      3.04%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   51727      4.64%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   23095      2.07%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   29277      2.63%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   19230      1.73%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   87479      7.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1114593                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.307857                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.404817                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  245618                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               594032                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   224286                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                36973                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 13684                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               27321                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  818                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1428751                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 2626                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 13684                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  266088                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  77568                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        415327                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   240661                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               101265                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1356997                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 47493                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   331                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 17873                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             939348                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              1662104                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1659192                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             2542                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               773385                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  165955                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             36167                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          3362                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   262663                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              252666                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             160398                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           106825                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           49308                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1253959                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              50845                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1202335                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1626                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         217811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       118425                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         32750                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1114593                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.078721                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.670658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             628373     56.38%     56.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             203501     18.26%     74.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              96010      8.61%     83.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              61353      5.50%     88.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              61412      5.51%     94.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              27632      2.48%     96.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              22038      1.98%     98.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               7473      0.67%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               6801      0.61%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1114593                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   7318     18.30%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 17436     43.61%     61.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15230     38.09%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              454      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               773274     64.31%     64.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 946      0.08%     64.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     64.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1173      0.10%     64.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     64.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     64.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     64.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                227      0.02%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              251229     20.90%     85.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             153945     12.80%     98.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             21087      1.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1202335                       # Type of FU issued
system.cpu0.iq.rate                          1.077505                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      39984                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.033255                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           3553057                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1520541                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1170838                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               7815                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              3884                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3739                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1237794                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   4071                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           12430                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        48634                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1825                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        15350                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3549                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1847                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 13684                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  54148                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 4874                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1322938                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             7003                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               252666                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              160398                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             36114                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  2483                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1201                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1825                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          4092                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         7875                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               11967                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1188998                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               236221                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            13336                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        18134                       # number of nop insts executed
system.cpu0.iew.exec_refs                      388617                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  199214                       # Number of branches executed
system.cpu0.iew.exec_stores                    152396                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.065553                       # Inst execution rate
system.cpu0.iew.wb_sent                       1183062                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1174577                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   626942                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   844486                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.052629                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.742395                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         219727                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          18095                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            10985                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1077765                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.015623                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.993180                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       707602     65.65%     65.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       153698     14.26%     79.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        67344      6.25%     86.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        36453      3.38%     89.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        30396      2.82%     92.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        19856      1.84%     94.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         7454      0.69%     94.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         8426      0.78%     95.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        46536      4.32%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1077765                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1094603                       # Number of instructions committed
system.cpu0.commit.committedOps               1094603                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        349080                       # Number of memory references committed
system.cpu0.commit.loads                       204032                       # Number of loads committed
system.cpu0.commit.membars                      11205                       # Number of memory barriers committed
system.cpu0.commit.branches                    181544                       # Number of branches committed
system.cpu0.commit.fp_insts                      3618                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1053708                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               38869                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        13479      1.23%      1.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          697343     63.71%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            881      0.08%     65.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     65.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1172      0.11%     65.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     65.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     65.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     65.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           227      0.02%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         215237     19.66%     84.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        145177     13.26%     98.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        21087      1.93%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1094603                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                46536                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     2336354                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2665594                       # The number of ROB writes
system.cpu0.timesIdled                            363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           1258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     1840910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    1081578                       # Number of Instructions Simulated
system.cpu0.committedOps                      1081578                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.031688                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.031688                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.969285                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.969285                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1505258                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 844609                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     2486                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2353                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  61277                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 17956                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3741                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3741                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13298                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13298                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          516                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           72                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9548                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10976                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34078                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4774                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   745020                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               490000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6032000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103757543                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9198000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11583520                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             8736                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.973654                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             220762                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8736                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            25.270375                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.973654                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999949                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999949                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          241                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           484517                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          484517                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       229019                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         229019                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       229019                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          229019                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       229019                       # number of overall hits
system.cpu0.icache.overall_hits::total         229019                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         8871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8871                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         8871                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8871                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         8871                       # number of overall misses
system.cpu0.icache.overall_misses::total         8871                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    842936497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    842936497                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    842936497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    842936497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    842936497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    842936497                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       237890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       237890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       237890                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       237890                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       237890                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       237890                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.037290                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.037290                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.037290                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.037290                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.037290                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.037290                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95021.586856                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95021.586856                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95021.586856                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95021.586856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95021.586856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95021.586856                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          134                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          134                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         8737                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8737                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         8737                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8737                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         8737                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8737                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    612352003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    612352003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    612352003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    612352003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    612352003                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    612352003                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.036727                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.036727                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.036727                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.036727                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.036727                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.036727                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70087.215635                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70087.215635                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70087.215635                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70087.215635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70087.215635                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70087.215635                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            11689                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          740.565141                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             283607                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            11689                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.262726                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   740.565141                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.723208                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.723208                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          658                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           727497                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          727497                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       196197                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         196197                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        88865                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         88865                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3176                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3176                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2405                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2405                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       285062                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          285062                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       285062                       # number of overall hits
system.cpu0.dcache.overall_hits::total         285062                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        14088                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14088                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        52017                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        52017                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          404                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          404                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          303                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          303                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        66105                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66105                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        66105                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66105                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1370040242                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1370040242                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   5102764253                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5102764253                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     31767500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     31767500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     18219944                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18219944                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   6472804495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6472804495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   6472804495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6472804495                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       210285                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       210285                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       140882                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       140882                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         3580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3580                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       351167                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       351167                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       351167                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       351167                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.066995                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066995                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.369224                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369224                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.112849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.112849                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.111891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.111891                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.188244                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.188244                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.188244                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.188244                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 97248.739495                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97248.739495                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 98098.011285                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 98098.011285                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 78632.425743                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 78632.425743                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60131.828383                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60131.828383                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 97917.018304                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97917.018304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 97917.018304                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97917.018304                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3843                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              794                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.840050                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7206                       # number of writebacks
system.cpu0.dcache.writebacks::total             7206                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         8520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8520                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        44659                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44659                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           97                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        53179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        53179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        53179                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        53179                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         5568                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5568                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7358                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          307                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          307                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        12926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12926                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        12926                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12926                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    418775001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    418775001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    536892248                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    536892248                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     15866250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     15866250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     10965056                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10965056                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    955667249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    955667249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    955667249                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    955667249                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    777482000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    777482000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    289521000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    289521000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1067003000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1067003000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.026478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.026478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.052228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.085754                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.085754                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.111521                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.111521                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.036809                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036809                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.036809                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036809                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 75211.027478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75211.027478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 72967.144333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 72967.144333                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 51681.596091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51681.596091                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 36308.132450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36308.132450                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 73933.718784                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73933.718784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 73933.718784                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73933.718784                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  15953                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            12469                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              477                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               11483                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   6041                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            52.608203                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   1290                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                65                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       13209                       # DTB read hits
system.cpu1.dtb.read_misses                        92                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                      92                       # DTB read accesses
system.cpu1.dtb.write_hits                       6870                       # DTB write hits
system.cpu1.dtb.write_misses                       38                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                     38                       # DTB write accesses
system.cpu1.dtb.data_hits                       20079                       # DTB hits
system.cpu1.dtb.data_misses                       130                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                     130                       # DTB accesses
system.cpu1.itb.fetch_hits                       1366                       # ITB hits
system.cpu1.itb.fetch_misses                      580                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                   1946                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                           69760                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             15677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         78493                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      15953                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              7331                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        24986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2274                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 440                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        26696                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          765                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                    10479                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  179                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             69701                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.126139                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.444192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   54601     78.34%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1107      1.59%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    2168      3.11%     83.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    1176      1.69%     84.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    2547      3.65%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     935      1.34%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     882      1.27%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     913      1.31%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5372      7.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               69701                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.228684                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.125186                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   15871                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                39523                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    12317                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  881                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1109                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 871                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 71765                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  161                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1109                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   16891                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1037                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         35102                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    12178                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3384                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 68172                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   156                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                    25                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands              46270                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups                80988                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           80954                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                39826                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6444                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              3324                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           196                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    11677                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13922                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               7758                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             3459                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1974                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     60832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               4767                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    59806                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              225                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          11124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         4419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          3555                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        69701                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.858036                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.453074                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              43334     62.17%     62.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              11763     16.88%     79.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5639      8.09%     87.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               3567      5.12%     92.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               2822      4.05%     96.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               1355      1.94%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                697      1.00%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                373      0.54%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                151      0.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          69701                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     79      4.91%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   957     59.48%     64.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  573     35.61%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                36196     60.52%     60.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 210      0.35%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               13929     23.29%     84.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               7181     12.01%     96.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              2290      3.83%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 59806                       # Type of FU issued
system.cpu1.iq.rate                          0.857311                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1609                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026904                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            191147                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            76860                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        58531                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 61415                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             414                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2030                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         1420                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1109                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    943                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    4                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              66508                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              213                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13922                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                7758                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              4284                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           137                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           312                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          756                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1068                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                58979                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                13301                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              827                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                          909                       # number of nop insts executed
system.cpu1.iew.exec_refs                       20243                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    8256                       # Number of branches executed
system.cpu1.iew.exec_stores                      6942                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.845456                       # Inst execution rate
system.cpu1.iew.wb_sent                         58764                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        58531                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    29291                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    39455                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.839034                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.742390                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          11913                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           1212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1005                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        67658                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.805448                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.675732                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        45774     67.65%     67.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        10938     16.17%     83.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         3645      5.39%     89.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2615      3.87%     93.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1174      1.74%     94.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          952      1.41%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          556      0.82%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          402      0.59%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1602      2.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        67658                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               54495                       # Number of instructions committed
system.cpu1.commit.committedOps                 54495                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         18230                       # Number of memory references committed
system.cpu1.commit.loads                        11892                       # Number of loads committed
system.cpu1.commit.membars                        439                       # Number of memory barriers committed
system.cpu1.commit.branches                      7520                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    51986                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1115                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          407      0.75%      0.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           32949     60.46%     61.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            180      0.33%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          12331     22.63%     84.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          6338     11.63%     95.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         2290      4.20%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            54495                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1602                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                      131988                       # The number of ROB reads
system.cpu1.rob.rob_writes                     134825                       # The number of ROB writes
system.cpu1.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                             59                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     2860340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      54088                       # Number of Instructions Simulated
system.cpu1.committedOps                        54088                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.289750                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.289750                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.775344                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.775344                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   74198                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  43164                       # number of integer regfile writes
system.cpu1.misc_regfile_reads                  36621                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  1575                       # number of misc regfile writes
system.cpu1.icache.tags.replacements              537                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1024                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              537                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             1.906890                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            21495                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           21495                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         9940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           9940                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         9940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            9940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         9940                       # number of overall hits
system.cpu1.icache.overall_hits::total           9940                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          539                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          539                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           539                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          539                       # number of overall misses
system.cpu1.icache.overall_misses::total          539                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     52738750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     52738750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     52738750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     52738750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     52738750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     52738750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        10479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        10479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        10479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        10479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        10479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        10479                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.051436                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.051436                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.051436                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.051436                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.051436                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.051436                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 97845.547310                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97845.547310                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 97845.547310                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97845.547310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 97845.547310                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97845.547310                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          537                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          537                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          537                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          537                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     38798000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38798000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     38798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38798000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     38798000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38798000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.051245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.051245                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.051245                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.051245                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.051245                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.051245                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 72249.534451                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72249.534451                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 72249.534451                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72249.534451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 72249.534451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72249.534451                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements                7                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          659.084700                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                 49                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   659.084700                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.643637                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.643637                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          658                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          650                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.642578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            38367                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           38367                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        12199                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          12199                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         6065                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          6065                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          172                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          112                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          112                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        18264                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           18264                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        18264                       # number of overall hits
system.cpu1.dcache.overall_hits::total          18264                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          404                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           55                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           20                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           36                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          459                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           459                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          459                       # number of overall misses
system.cpu1.dcache.overall_misses::total          459                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     26475250                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     26475250                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      3360705                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3360705                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1207250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1207250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      2042979                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2042979                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     29835955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     29835955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     29835955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     29835955                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        12603                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        12603                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6120                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        18723                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        18723                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        18723                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        18723                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.032056                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.008987                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008987                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.104167                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.104167                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.243243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.024515                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024515                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.024515                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024515                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 65532.797030                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65532.797030                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 61103.727273                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61103.727273                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 60362.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 60362.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 56749.416667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 56749.416667                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 65002.080610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65002.080610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 65002.080610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65002.080610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu1.dcache.writebacks::total                5                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          184                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          184                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          184                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          223                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          223                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           36                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           36                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          275                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          275                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     10407250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     10407250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1354795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1354795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       678750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       678750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1022021                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1022021                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     11762045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     11762045                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     11762045                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     11762045                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      7516000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      7516000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      7516000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      7516000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.017694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017694                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.008497                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008497                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.243243                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243243                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014688                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014688                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014688                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014688                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 46669.282511                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46669.282511                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26053.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26053.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 42421.875000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42421.875000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 28389.472222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 28389.472222                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 42771.072727                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 42771.072727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 42771.072727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 42771.072727                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 526181                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           399944                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            22429                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              393930                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 269663                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            68.454548                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  47891                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               841                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      563256                       # DTB read hits
system.cpu2.dtb.read_misses                      2340                       # DTB read misses
system.cpu2.dtb.read_acv                            6                       # DTB read access violations
system.cpu2.dtb.read_accesses                  276191                       # DTB read accesses
system.cpu2.dtb.write_hits                     323823                       # DTB write hits
system.cpu2.dtb.write_misses                      585                       # DTB write misses
system.cpu2.dtb.write_acv                          45                       # DTB write access violations
system.cpu2.dtb.write_accesses                 154384                       # DTB write accesses
system.cpu2.dtb.data_hits                      887079                       # DTB hits
system.cpu2.dtb.data_misses                      2925                       # DTB misses
system.cpu2.dtb.data_acv                           51                       # DTB access violations
system.cpu2.dtb.data_accesses                  430575                       # DTB accesses
system.cpu2.itb.fetch_hits                     216273                       # ITB hits
system.cpu2.itb.fetch_misses                     5854                       # ITB misses
system.cpu2.itb.fetch_acv                          81                       # ITB acv
system.cpu2.itb.fetch_accesses                 222127                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         1835858                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            682500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       3185190                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     526181                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            317554                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       856873                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  61732                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                         7                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                1777                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       257610                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles         2652                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                   413157                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                12702                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples           1832285                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.738370                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.825660                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1197002     65.33%     65.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   47013      2.57%     67.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  115562      6.31%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   59860      3.27%     77.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   79932      4.36%     81.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   45804      2.50%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   46016      2.51%     86.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   26139      1.43%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  214957     11.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             1832285                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.286613                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.734987                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  609030                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               621495                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   534637                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                39461                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 27662                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved               44657                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 3330                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               2979075                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                10649                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                 27662                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  636433                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  56378                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        466418                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   545798                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                99596                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               2896012                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 4400                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 18346                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  6092                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 21082                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            2035386                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              3719287                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         3349365                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups           369505                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              1657737                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  377651                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             46998                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          6391                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   256314                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              594366                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             340689                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            72126                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           40384                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   2689180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              56789                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  2576023                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2292                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         425552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       235895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         37467                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      1832285                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.405907                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.842852                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             894483     48.82%     48.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             275325     15.03%     63.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             235167     12.83%     76.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             158645      8.66%     85.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             118152      6.45%     91.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              69820      3.81%     95.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              46269      2.53%     98.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              20285      1.11%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              14139      0.77%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        1832285                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   3943      6.16%      6.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      6.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      6.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  634      0.99%      7.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                  132      0.21%      7.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                  166      0.26%      7.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                6254      9.76%     17.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  197      0.31%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 30692     47.92%     65.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                22029     34.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass              224      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1481844     57.52%     57.53% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                4598      0.18%     57.71% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     57.71% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd              83315      3.23%     60.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp               7006      0.27%     61.22% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt              11508      0.45%     61.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult             42984      1.67%     63.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv               3003      0.12%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              584165     22.68%     86.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             328337     12.75%     98.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess             29039      1.13%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               2576023                       # Type of FU issued
system.cpu2.iq.rate                          1.403171                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      64047                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.024863                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           6548068                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          2809203                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      2283463                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads             502603                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes            364054                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses       241774                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               2382623                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                 257223                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           50381                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        94961                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          348                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1801                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        34614                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          281                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         2942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 27662                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  46382                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 1953                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            2814144                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            11476                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               594366                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              340689                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             45897                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   348                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 1534                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1801                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         10373                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        16895                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               27268                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              2548592                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               566922                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            27432                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        68175                       # number of nop insts executed
system.cpu2.iew.exec_refs                      891793                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  384528                       # Number of branches executed
system.cpu2.iew.exec_stores                    324871                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.388229                       # Inst execution rate
system.cpu2.iew.wb_sent                       2533686                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      2525237                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  1338932                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1765803                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.375508                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.758257                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         449010                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          19322                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            25038                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      1759426                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.339261                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.277540                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       999243     56.79%     56.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       304676     17.32%     74.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       153750      8.74%     82.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        65537      3.72%     86.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        48270      2.74%     89.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27262      1.55%     90.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        22524      1.28%     92.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22302      1.27%     93.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       115862      6.59%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      1759426                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             2356331                       # Number of instructions committed
system.cpu2.commit.committedOps               2356331                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        805480                       # Number of memory references committed
system.cpu2.commit.loads                       499405                       # Number of loads committed
system.cpu2.commit.membars                       8436                       # Number of memory barriers committed
system.cpu2.commit.branches                    352787                       # Number of branches committed
system.cpu2.commit.fp_insts                    203312                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  2148984                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               36476                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        54977      2.33%      2.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1326733     56.31%     58.64% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           4393      0.19%     58.82% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     58.82% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd         72175      3.06%     61.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp          5957      0.25%     62.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          8925      0.38%     62.52% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult        37135      1.58%     64.10% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv          2222      0.09%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         507841     21.55%     85.74% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        306934     13.03%     98.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess        29039      1.23%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          2356331                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               115862                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                     4433123                       # The number of ROB reads
system.cpu2.rob.rob_writes                    5683863                       # The number of ROB writes
system.cpu2.timesIdled                            647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                     1023408                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    2301578                       # Number of Instructions Simulated
system.cpu2.committedOps                      2301578                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.797652                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.797652                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.253680                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.253680                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 3094138                       # number of integer regfile reads
system.cpu2.int_regfile_writes                1638981                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                   294263                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  201553                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                 452349                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 25818                       # number of misc regfile writes
system.cpu2.icache.tags.replacements            35326                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.984291                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             391907                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35326                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            11.094010                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.984291                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999969                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          506                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           861642                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          861642                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       377369                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         377369                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       377369                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          377369                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       377369                       # number of overall hits
system.cpu2.icache.overall_hits::total         377369                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        35788                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        35788                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        35788                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         35788                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        35788                       # number of overall misses
system.cpu2.icache.overall_misses::total        35788                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3380096990                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3380096990                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3380096990                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3380096990                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3380096990                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3380096990                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       413157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       413157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       413157                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       413157                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       413157                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       413157                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.086621                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.086621                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.086621                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.086621                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.086621                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.086621                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 94447.775511                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94447.775511                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 94447.775511                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94447.775511                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 94447.775511                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94447.775511                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          462                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          462                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          462                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          462                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          462                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        35326                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35326                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        35326                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35326                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        35326                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35326                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2460138758                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2460138758                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2460138758                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2460138758                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2460138758                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2460138758                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.085503                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.085503                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.085503                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.085503                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.085503                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.085503                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69641.022420                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69641.022420                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69641.022420                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69641.022420                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69641.022420                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69641.022420                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            19492                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          970.721508                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             730523                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            19492                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            37.478094                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   970.721508                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.947970                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.947970                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          760                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          749                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1655007                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1655007                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       475203                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         475203                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       237515                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        237515                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4504                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4504                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         4263                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4263                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       712718                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          712718                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       712718                       # number of overall hits
system.cpu2.dcache.overall_hits::total         712718                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        30693                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        30693                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        63194                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        63194                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          972                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          972                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          508                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          508                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        93887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         93887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        93887                       # number of overall misses
system.cpu2.dcache.overall_misses::total        93887                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   2718298710                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2718298710                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   5951257920                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5951257920                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     78382000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     78382000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     30914947                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     30914947                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   8669556630                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8669556630                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   8669556630                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8669556630                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       505896                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       505896                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       300709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       300709                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         5476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         5476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       806605                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       806605                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       806605                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       806605                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.060671                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060671                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.210150                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.210150                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.177502                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.177502                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.106477                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.106477                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.116398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.116398                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.116398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.116398                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 88564.125696                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88564.125696                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 94174.414027                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94174.414027                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 80639.917695                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 80639.917695                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60856.194882                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60856.194882                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 92340.330717                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92340.330717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 92340.330717                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92340.330717                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3989                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              900                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.432222                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets     3.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11624                       # number of writebacks
system.cpu2.dcache.writebacks::total            11624                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        19238                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        19238                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        53226                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        53226                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        72464                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        72464                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        72464                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        72464                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        11455                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        11455                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         9968                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9968                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          801                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          801                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          507                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          507                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        21423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        21423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        21423                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        21423                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    819442761                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    819442761                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    690859876                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    690859876                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     44375250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     44375250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     19200053                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     19200053                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1510302637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1510302637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1510302637                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1510302637                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     26210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     26210000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     56610000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     56610000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     82820000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     82820000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.022643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022643                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.033148                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.033148                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.146275                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.146275                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.106267                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.106267                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.026559                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.026559                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.026559                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.026559                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 71535.815015                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 71535.815015                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 69307.772472                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69307.772472                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 55399.812734                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55399.812734                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 37869.927022                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37869.927022                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 70499.119498                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 70499.119498                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 70499.119498                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 70499.119498                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 218158                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           180575                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             9014                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              129809                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  82336                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            63.428576                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  13065                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               509                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      158169                       # DTB read hits
system.cpu3.dtb.read_misses                      2559                       # DTB read misses
system.cpu3.dtb.read_acv                           47                       # DTB read access violations
system.cpu3.dtb.read_accesses                   44260                       # DTB read accesses
system.cpu3.dtb.write_hits                     100864                       # DTB write hits
system.cpu3.dtb.write_misses                      654                       # DTB write misses
system.cpu3.dtb.write_acv                          45                       # DTB write access violations
system.cpu3.dtb.write_accesses                  29073                       # DTB write accesses
system.cpu3.dtb.data_hits                      259033                       # DTB hits
system.cpu3.dtb.data_misses                      3213                       # DTB misses
system.cpu3.dtb.data_acv                           92                       # DTB access violations
system.cpu3.dtb.data_accesses                   73333                       # DTB accesses
system.cpu3.itb.fetch_hits                      60016                       # ITB hits
system.cpu3.itb.fetch_misses                     2294                       # ITB misses
system.cpu3.itb.fetch_acv                          65                       # ITB acv
system.cpu3.itb.fetch_accesses                  62310                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                          797347                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            258769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1217683                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     218158                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             95401                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       433232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  27878                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 934                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles        88214                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles         1103                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                   159774                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 4942                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            796191                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.529386                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.760218                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  570590     71.66%     71.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   13639      1.71%     73.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   23766      2.98%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   20492      2.57%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   41440      5.20%     84.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   11521      1.45%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   17334      2.18%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   11605      1.46%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   85804     10.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              796191                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.273605                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.527168                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  224169                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               366063                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   176720                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                16368                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 12871                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved               12047                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1108                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               1071975                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3360                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                 12871                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  236658                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  17374                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        304781                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   181141                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                43366                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               1016264                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  3460                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                  2686                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  5786                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             721912                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              1316530                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1187020                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups           128916                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps               598663                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  123249                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             34474                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          3237                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   126133                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              173814                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             108768                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            28027                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           15536                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    930488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              28868                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   897304                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1372                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         144612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        74931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         19660                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       796191                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.126996                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.740398                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             465623     58.48%     58.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             110652     13.90%     72.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              62027      7.79%     80.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              63738      8.01%     88.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              42452      5.33%     93.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              25581      3.21%     96.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              14645      1.84%     98.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               5983      0.75%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               5490      0.69%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         796191                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                    887      3.68%      3.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  527      2.19%      5.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                 768      3.19%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      9.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 14226     59.09%     68.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 7666     31.84%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              558      0.06%      0.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               549477     61.24%     61.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1058      0.12%     61.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     61.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd              27802      3.10%     64.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.51% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                905      0.10%     64.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult             23040      2.57%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                279      0.03%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              170133     18.96%     86.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             103491     11.53%     97.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess             20561      2.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                897304                       # Type of FU issued
system.cpu3.iq.rate                          1.125362                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      24074                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.026829                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2378119                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           983956                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       757798                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads             238126                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes            120749                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses       114961                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                799215                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                 121605                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            4701                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads        33359                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          765                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        13151                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          990                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 12871                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  15412                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                  573                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             978440                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             6511                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               173814                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              108768                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             23781                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   187                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                  337                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           765                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          4498                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         7702                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               12200                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               883619                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               162211                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            13685                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        19084                       # number of nop insts executed
system.cpu3.iew.exec_refs                      264350                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  119397                       # Number of branches executed
system.cpu3.iew.exec_stores                    102139                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.108199                       # Inst execution rate
system.cpu3.iew.wb_sent                        878356                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       872759                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   418533                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   556967                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.094579                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.751450                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts         150016                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls           9208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            11188                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       768720                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.069782                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.074865                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       498645     64.87%     64.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       108281     14.09%     78.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        49522      6.44%     85.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        33711      4.39%     89.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        16794      2.18%     91.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         9185      1.19%     93.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         6785      0.88%     94.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         6282      0.82%     94.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        39515      5.14%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       768720                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              822363                       # Number of instructions committed
system.cpu3.commit.committedOps                822363                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        236072                       # Number of memory references committed
system.cpu3.commit.loads                       140455                       # Number of loads committed
system.cpu3.commit.membars                       4222                       # Number of memory barriers committed
system.cpu3.commit.branches                    108122                       # Number of branches committed
system.cpu3.commit.fp_insts                    114453                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   741977                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                8677                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        14460      1.76%      1.76% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          494100     60.08%     61.84% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            952      0.12%     61.96% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     61.96% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd         27644      3.36%     65.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt           894      0.11%     65.43% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult        23040      2.80%     68.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv           279      0.03%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.26% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         144677     17.59%     85.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         95756     11.64%     97.50% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess        20561      2.50%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           822363                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                39515                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                     1686914                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1972444                       # The number of ROB writes
system.cpu3.timesIdled                            244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                     2132696                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     808461                       # Number of Instructions Simulated
system.cpu3.committedOps                       808461                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.986253                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.986253                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.013939                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.013939                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1070890                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 561417                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                   125675                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   87468                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                 206334                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 16081                       # number of misc regfile writes
system.cpu3.icache.tags.replacements            12628                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.870894                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             297837                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12628                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            23.585445                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.870894                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           332177                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          332177                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       146964                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         146964                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       146964                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          146964                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       146964                       # number of overall hits
system.cpu3.icache.overall_hits::total         146964                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        12810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12810                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        12810                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12810                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        12810                       # number of overall misses
system.cpu3.icache.overall_misses::total        12810                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1218051237                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1218051237                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1218051237                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1218051237                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1218051237                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1218051237                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       159774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       159774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       159774                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       159774                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       159774                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       159774                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.080176                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.080176                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.080176                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.080176                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.080176                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.080176                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 95085.966979                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95085.966979                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 95085.966979                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95085.966979                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 95085.966979                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95085.966979                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          181                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          181                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          181                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        12629                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12629                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        12629                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12629                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        12629                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12629                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    885370012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    885370012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    885370012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    885370012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    885370012                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    885370012                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.079043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.079043                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.079043                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.079043                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.079043                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.079043                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70106.105947                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70106.105947                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70106.105947                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70106.105947                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70106.105947                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70106.105947                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             7528                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          904.589731                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2319960                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             7528                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           308.177471                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   904.589731                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.883388                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883388                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          921                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          871                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.899414                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           507598                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          507598                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       137010                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         137010                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        74942                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         74942                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2032                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2032                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1879                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1879                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       211952                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          211952                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       211952                       # number of overall hits
system.cpu3.dcache.overall_hits::total         211952                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        14631                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14631                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        18155                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        18155                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          451                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          451                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          279                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        32786                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         32786                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        32786                       # number of overall misses
system.cpu3.dcache.overall_misses::total        32786                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1269156980                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1269156980                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1597132214                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1597132214                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     36620000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     36620000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     16856949                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16856949                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   2866289194                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2866289194                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   2866289194                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2866289194                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       151641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       151641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        93097                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        93097                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       244738                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       244738                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       244738                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       244738                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.096484                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.096484                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.195012                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.195012                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.181635                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.181635                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.129286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.129286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.133964                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.133964                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.133964                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.133964                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 86744.377008                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86744.377008                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 87972.030515                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87972.030515                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 81197.339246                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 81197.339246                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 60419.172043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 60419.172043                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 87424.180870                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87424.180870                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 87424.180870                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87424.180870                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1266                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              343                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.690962                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets     1.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3941                       # number of writebacks
system.cpu3.dcache.writebacks::total             3941                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         8979                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8979                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        14614                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        14614                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          114                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        23593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        23593                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        23593                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        23593                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         5652                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5652                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         3541                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3541                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          337                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          337                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          279                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          279                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         9193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         9193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         9193                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         9193                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    391637006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    391637006                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    219922761                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    219922761                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     18173750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18173750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     10181051                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     10181051                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    611559767                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    611559767                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    611559767                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    611559767                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1800000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     19754000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     19754000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     21554000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21554000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.037272                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.037272                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.038036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.038036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.135723                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.135723                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.129286                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.129286                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.037563                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.037563                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.037563                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037563                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 69291.756192                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 69291.756192                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 62107.529229                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 62107.529229                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 53928.041543                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53928.041543                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 36491.222222                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 36491.222222                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 66524.504188                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66524.504188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 66524.504188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66524.504188                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     139                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4195                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1533     44.76%     44.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      9      0.26%     45.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     30      0.88%     45.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      4      0.12%     46.01% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1849     53.99%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3425                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1531     49.37%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       9      0.29%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      30      0.97%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       4      0.13%     50.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1527     49.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3101                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             24087620000     81.51%     81.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               20990000      0.07%     81.58% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               48880000      0.17%     81.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               17910000      0.06%     81.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             5377110000     18.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         29552510000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998695                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.825852                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.905401                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      1.51%      1.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3240     92.10%     93.69% # number of callpals executed
system.cpu0.kern.callpal::rdps                     62      1.76%     95.45% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     95.48% # number of callpals executed
system.cpu0.kern.callpal::rti                     142      4.04%     99.52% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.43%     99.94% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3518                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              194                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 99                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 98                      
system.cpu0.kern.mode_good::user                   99                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.505155                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.672355                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       33002580000     95.01%     95.01% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          1733670000      4.99%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      33                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       556                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     124     25.00%     25.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     30      6.05%     31.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      4      0.81%     31.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    338     68.15%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 496                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      124     44.60%     44.60% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      30     10.79%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       4      1.44%     56.83% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     120     43.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  278                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             28784520000     98.24%     98.24% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               47140000      0.16%     98.40% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               19070000      0.07%     98.46% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              450270000      1.54%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         29301000000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.355030                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.560484                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  428     81.99%     81.99% # number of callpals executed
system.cpu1.kern.callpal::rdps                     60     11.49%     93.49% # number of callpals executed
system.cpu1.kern.callpal::rti                      34      6.51%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   522                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 34                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      74                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      5813                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1588     39.37%     39.37% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.42%     39.79% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     30      0.74%     40.53% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     17      0.42%     40.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2382     59.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4034                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1587     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.53%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      30      0.93%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      17      0.53%     51.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1572     48.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3223                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             23099270000     80.75%     80.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               47610000      0.17%     80.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               53900000      0.19%     81.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               61930000      0.22%     81.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             5344310000     18.68%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         28607020000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999370                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.659950                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.798959                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         2      3.85%      3.85% # number of syscalls executed
system.cpu2.kern.syscall::3                         2      3.85%      7.69% # number of syscalls executed
system.cpu2.kern.syscall::4                        30     57.69%     65.38% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      9.62%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        2      3.85%     78.85% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.92%     80.77% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      7.69%     88.46% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      5.77%     94.23% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.92%     96.15% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.92%     98.08% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.92%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    52                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   18      0.39%      0.39% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  110      2.39%      2.78% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.09%      2.87% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3704     80.45%     83.32% # number of callpals executed
system.cpu2.kern.callpal::rdps                    138      3.00%     86.32% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     86.34% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     2      0.04%     86.38% # number of callpals executed
system.cpu2.kern.callpal::rti                     267      5.80%     92.18% # number of callpals executed
system.cpu2.kern.callpal::callsys                 118      2.56%     94.74% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.02%     94.77% # number of callpals executed
system.cpu2.kern.callpal::rdunique                240      5.21%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4604                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              377                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                212                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                213                      
system.cpu2.kern.mode_good::user                  212                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.564987                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.721562                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       16024850000     69.59%     69.59% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          7001490000     30.41%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     110                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      43                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3242                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     701     39.56%     39.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     30      1.69%     41.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     18      1.02%     42.27% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1023     57.73%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1772                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      701     48.75%     48.75% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      30      2.09%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      18      1.25%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     689     47.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1438                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             27083280000     92.43%     92.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               50430000      0.17%     92.61% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               68170000      0.23%     92.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2098550000      7.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         29300430000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.673509                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.811512                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         3     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         2     22.22%     55.56% # number of syscalls executed
system.cpu3.kern.syscall::48                        2     22.22%     77.78% # number of syscalls executed
system.cpu3.kern.syscall::59                        2     22.22%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     9                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   18      0.85%      0.85% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  168      7.94%      8.79% # number of callpals executed
system.cpu3.kern.callpal::tbi                       9      0.43%      9.21% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1467     69.30%     78.51% # number of callpals executed
system.cpu3.kern.callpal::rdps                     77      3.64%     82.14% # number of callpals executed
system.cpu3.kern.callpal::rti                     260     12.28%     94.43% # number of callpals executed
system.cpu3.kern.callpal::callsys                  97      4.58%     99.01% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.14%     99.15% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 18      0.85%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  2117                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              429                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                217                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                217                      
system.cpu3.kern.mode_good::user                  217                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.505828                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.671827                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       38701850000     93.77%     93.77% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          2573250000      6.23%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     168                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054900                       # Number of seconds simulated
sim_ticks                                 54899930000                       # Number of ticks simulated
final_tick                               3411638750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3748997                       # Simulator instruction rate (inst/s)
host_op_rate                                  3748996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1145483201                       # Simulator tick rate (ticks/s)
host_mem_usage                                 474352                       # Number of bytes of host memory used
host_seconds                                    47.93                       # Real time elapsed on the host
sim_insts                                   179679252                       # Number of instructions simulated
sim_ops                                     179679252                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         919552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        1046272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         535232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         344000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2067904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1243584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         814272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         711744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7682560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       919552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       535232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2067904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       814272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4336960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1846272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2550784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           14368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           16348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            8363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            5375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           32311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           19431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           12723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           11121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              120040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         28848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          16749602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          19057802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           9749229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           6265946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          37666788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          22651832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          14831931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          12964388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139937519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     16749602                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      9749229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     37666788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     14831931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78997551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        33629770                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide       12832658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46462427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        33629770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         16749602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         19057802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide       12832658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          9749229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          6265946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         37666788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         22651832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         14831931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         12964388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186399946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      120041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      39856                       # Number of write requests accepted
system.mem_ctrls.readBursts                    120041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    39856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7581056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  101568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2530944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7682624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2550784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1587                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   297                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2500                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2559                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   54900070000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                120041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                39856                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.055200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   133.800930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.115179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22601     46.73%     46.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13579     28.07%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4617      9.55%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2198      4.54%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1327      2.74%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          764      1.58%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          512      1.06%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          368      0.76%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2404      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48370                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.118009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.943605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1567     74.27%     74.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          291     13.79%     88.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          124      5.88%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           67      3.18%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           25      1.18%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           10      0.47%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           12      0.57%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            5      0.24%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.05%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2110                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.742180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.040534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.104338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1015     48.10%     48.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           831     39.38%     87.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           104      4.93%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            22      1.04%     93.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            31      1.47%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            13      0.62%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.38%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            21      1.00%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             9      0.43%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            10      0.47%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.09%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.05%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             7      0.33%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             5      0.24%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.05%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.14%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.05%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.05%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.05%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.05%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.05%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.05%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.05%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             4      0.19%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.05%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.05%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.05%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.05%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.14%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.05%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             2      0.09%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.05%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            1      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.05%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            2      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2110                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1466847997                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3687860497                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  592270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12383.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31133.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       138.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    139.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    79094                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30534                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     343346.47                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    21791982750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1833000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     31268427250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5839706880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7563953880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3186348000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4127157375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            21293477400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            24414655200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2093376960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2598227280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        222831158160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        222831158160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        625056181155                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        643534412085                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1498683912000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1482474937500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2378984160555                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2387544501480                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.315718                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           699.824881                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              115575                       # Transaction distribution
system.membus.trans_dist::ReadResp             115570                       # Transaction distribution
system.membus.trans_dist::WriteReq               2097                       # Transaction distribution
system.membus.trans_dist::WriteResp              2097                       # Transaction distribution
system.membus.trans_dist::Writeback             28848                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4435                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1914                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6349                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19515                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19515                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        28737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        28737                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        10554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        45909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        56463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        16726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        16726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        16913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        17153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        64626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        64626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        56549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        57581                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        25454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        25454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        33904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        34232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 323016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       919488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       919488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         5872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      1695424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      1701296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       535232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       535232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       484800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       485628                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2067904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2067904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         1800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1926720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1928520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       814272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      1084928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      1086008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10242860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14918                       # Total snoops (count)
system.membus.snoop_fanout::samples            177325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                  177325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total              177325                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8175995                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           496294378                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11271491                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          134507495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy          174092047                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy           78289243                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy           75319695                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy          302040994                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer7.occupancy          223101070                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer8.occupancy          119218996                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer9.occupancy          133135685                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3616984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3616984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3616984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3616984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3616984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3616984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       129178                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       129178                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       129178                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       129178                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       129178                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       129178                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2160984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2160984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    706193133                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    706193133                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2160984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2160984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2160984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2160984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        77178                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        77178                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 64152.719204                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 64152.719204                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        77178                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        77178                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        77178                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        77178                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                 426326                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           285866                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            12088                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              301631                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 200568                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            66.494492                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  59758                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               442                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      400319                       # DTB read hits
system.cpu0.dtb.read_misses                      2202                       # DTB read misses
system.cpu0.dtb.read_acv                            3                       # DTB read access violations
system.cpu0.dtb.read_accesses                  156431                       # DTB read accesses
system.cpu0.dtb.write_hits                     260638                       # DTB write hits
system.cpu0.dtb.write_misses                      993                       # DTB write misses
system.cpu0.dtb.write_acv                          37                       # DTB write access violations
system.cpu0.dtb.write_accesses                  89411                       # DTB write accesses
system.cpu0.dtb.data_hits                      660957                       # DTB hits
system.cpu0.dtb.data_misses                      3195                       # DTB misses
system.cpu0.dtb.data_acv                           40                       # DTB access violations
system.cpu0.dtb.data_accesses                  245842                       # DTB accesses
system.cpu0.itb.fetch_hits                     113831                       # ITB hits
system.cpu0.itb.fetch_misses                     6514                       # ITB misses
system.cpu0.itb.fetch_acv                          40                       # ITB acv
system.cpu0.itb.fetch_accesses                 120345                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         1579376                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            467552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2353465                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     426326                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            260326                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       718658                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  41810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        21                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles                1153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       358778                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles        10389                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                   352835                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 7142                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           1577456                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.491937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.626694                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1093278     69.31%     69.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   41918      2.66%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   70640      4.48%     76.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   55645      3.53%     79.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   74022      4.69%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   40834      2.59%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   40489      2.57%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   24900      1.58%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  135730      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             1577456                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.269933                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.490123                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  413476                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               729674                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   374939                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                39741                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                 19626                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               38120                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 1361                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               2210179                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 3952                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                 19626                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  439115                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  85229                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        523043                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   388776                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               121667                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2135528                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  329                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                 49072                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  3556                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 22296                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1476652                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              2666089                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         2662820                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups             2833                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1251129                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  225529                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             44275                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          4645                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   293562                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              426285                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             274271                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           131347                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           58039                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1988561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded              62420                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1917553                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             2219                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined         284348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       158258                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved         39644                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      1577456                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.215598                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.756228                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             838098     53.13%     53.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             275628     17.47%     70.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             152946      9.70%     80.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             107717      6.83%     87.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              96818      6.14%     93.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              48395      3.07%     96.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              32925      2.09%     98.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              13347      0.85%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11582      0.73%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        1577456                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   8036     13.82%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 27426     47.15%     60.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                22703     39.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              454      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1199444     62.55%     62.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1426      0.07%     62.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     62.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1211      0.06%     62.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     62.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     62.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     62.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                227      0.01%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              421996     22.01%     84.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             264554     13.80%     98.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess             28241      1.47%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1917553                       # Type of FU issued
system.cpu0.iq.rate                          1.214121                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      58165                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.030333                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5464259                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2333454                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1879911                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads               8687                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              4297                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         4125                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1970728                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   4536                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           29518                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        65204                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         2454                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores        22696                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3822                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         1580                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                 19626                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  60381                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 3782                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2083177                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            11457                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               426285                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              274271                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts             45001                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  1785                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  710                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          2454                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          6279                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect        11685                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts               17964                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1901855                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               403200                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            15698                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                        32196                       # number of nop insts executed
system.cpu0.iew.exec_refs                      665152                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  302388                       # Number of branches executed
system.cpu0.iew.exec_stores                    261952                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.204181                       # Inst execution rate
system.cpu0.iew.wb_sent                       1894218                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1884036                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   982672                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1316445                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.192899                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.746459                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts         291009                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          22776                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts            16472                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      1530323                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.164125                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.133669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       943433     61.65%     61.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       247777     16.19%     77.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        95182      6.22%     84.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        57403      3.75%     87.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        47567      3.11%     90.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        29198      1.91%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        14054      0.92%     93.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        15116      0.99%     94.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        80593      5.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      1530323                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1781488                       # Number of instructions committed
system.cpu0.commit.committedOps               1781488                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        612656                       # Number of memory references committed
system.cpu0.commit.loads                       361081                       # Number of loads committed
system.cpu0.commit.membars                      13196                       # Number of memory barriers committed
system.cpu0.commit.branches                    280031                       # Number of branches committed
system.cpu0.commit.fp_insts                      4019                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1719664                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               51341                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        24682      1.39%      1.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1099529     61.72%     63.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1290      0.07%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1202      0.07%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           227      0.01%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         374277     21.01%     84.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        252040     14.15%     98.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess        28241      1.59%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1781488                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                80593                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                     3509375                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4192267                       # The number of ROB writes
system.cpu0.timesIdled                            557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           1920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     3910617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                    1757260                       # Number of Instructions Simulated
system.cpu0.committedOps                      1757260                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.898772                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.898772                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.112629                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.112629                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 2453572                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1349870                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     2738                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2455                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  72425                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 23527                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4005                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4005                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13105                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13105                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34220                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5166                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   714316                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               918000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6541000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99142608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            10051000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11065509                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            14366                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.986178                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             334941                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            14366                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            23.314841                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.986178                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           720038                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          720038                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       338253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         338253                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       338253                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          338253                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       338253                       # number of overall hits
system.cpu0.icache.overall_hits::total         338253                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        14582                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        14582                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        14582                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         14582                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        14582                       # number of overall misses
system.cpu0.icache.overall_misses::total        14582                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   1379288995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1379288995                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   1379288995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1379288995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   1379288995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1379288995                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       352835                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       352835                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       352835                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       352835                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       352835                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       352835                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.041328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.041328                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.041328                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.041328                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.041328                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.041328                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 94588.464888                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94588.464888                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 94588.464888                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94588.464888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 94588.464888                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94588.464888                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          212                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          212                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          212                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        14370                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        14370                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        14370                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        14370                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        14370                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        14370                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1000769505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1000769505                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1000769505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1000769505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1000769505                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1000769505                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.040727                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.040727                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.040727                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.040727                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.040727                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.040727                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69642.971816                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69642.971816                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69642.971816                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69642.971816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69642.971816                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69642.971816                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            16631                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          786.533529                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             518497                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16631                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            31.176538                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   786.533529                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.768099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.768099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          342                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          657                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1243112                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1243112                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       337042                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         337042                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       179821                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        179821                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         3979                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3979                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3328                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3328                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       516863                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          516863                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       516863                       # number of overall hits
system.cpu0.dcache.overall_hits::total         516863                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        21307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        21307                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        66407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        66407                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          541                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          541                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          347                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          347                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        87714                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         87714                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        87714                       # number of overall misses
system.cpu0.dcache.overall_misses::total        87714                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1862370977                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1862370977                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6271386580                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6271386580                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     47070750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47070750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     20669904                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20669904                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   8133757557                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8133757557                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   8133757557                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8133757557                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       358349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       358349                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       246228                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       246228                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         4520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         3675                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3675                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       604577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       604577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       604577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       604577                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.059459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059459                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.269697                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.269697                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.119690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.119690                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.094422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094422                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.145083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.145083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.145083                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.145083                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 87406.531985                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87406.531985                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 94438.637192                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94438.637192                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 87006.931608                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 87006.931608                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59567.446686                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59567.446686                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 92730.437068                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92730.437068                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 92730.437068                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92730.437068                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3835                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              728                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.267857                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10143                       # number of writebacks
system.cpu0.dcache.writebacks::total            10143                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        12855                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12855                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        56900                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        56900                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          134                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        69755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        69755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        69755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        69755                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         8452                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         8452                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9507                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          407                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          347                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          347                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        17959                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        17959                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        17959                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        17959                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    601812503                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    601812503                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    660891053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    660891053                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     23901750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     23901750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     11987096                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11987096                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1262703556                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1262703556                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1262703556                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1262703556                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    838425000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    838425000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    322523000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    322523000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1160948000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1160948000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.023586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023586                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038611                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.090044                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.090044                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.094422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094422                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.029705                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.029705                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.029705                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.029705                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 71203.561642                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71203.561642                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 69516.256758                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69516.256758                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 58726.658477                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58726.658477                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 34544.945245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34544.945245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 70310.348906                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70310.348906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 70310.348906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70310.348906                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 341686                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           315825                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect            16303                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              295997                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 254369                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.936344                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   9395                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               357                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      481548                       # DTB read hits
system.cpu1.dtb.read_misses                      1536                       # DTB read misses
system.cpu1.dtb.read_acv                           24                       # DTB read access violations
system.cpu1.dtb.read_accesses                  395850                       # DTB read accesses
system.cpu1.dtb.write_hits                     224464                       # DTB write hits
system.cpu1.dtb.write_misses                      318                       # DTB write misses
system.cpu1.dtb.write_acv                          19                       # DTB write access violations
system.cpu1.dtb.write_accesses                 174635                       # DTB write accesses
system.cpu1.dtb.data_hits                      706012                       # DTB hits
system.cpu1.dtb.data_misses                      1854                       # DTB misses
system.cpu1.dtb.data_acv                           43                       # DTB access violations
system.cpu1.dtb.data_accesses                  570485                       # DTB accesses
system.cpu1.itb.fetch_hits                     382508                       # ITB hits
system.cpu1.itb.fetch_misses                     2141                       # ITB misses
system.cpu1.itb.fetch_acv                          30                       # ITB acv
system.cpu1.itb.fetch_accesses                 384649                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         1380847                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            516912                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2830307                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     341686                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            263764                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       752857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  39926                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                       177                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                1749                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        86825                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1587                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                   449023                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 4378                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes                      2                       # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples           1380070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.050843                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.744723                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  827386     59.95%     59.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   10426      0.76%     60.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   37593      2.72%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   12754      0.92%     64.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  199321     14.44%     78.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   19863      1.44%     80.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  182591     13.23%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6800      0.49%     93.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   83336      6.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             1380070                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.247447                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.049689                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  414970                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               469560                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   402654                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                73549                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                 19337                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                7094                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  647                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               2677809                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2344                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                 19337                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  452295                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  26212                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        221052                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   436419                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               224755                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2595068                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                 5508                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  8548                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                172041                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  2332                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            2022431                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              3561473                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         2581024                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups           979973                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              1785711                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  236720                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             23639                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1927                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   428470                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              510002                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             239525                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           200663                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          184322                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2463065                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded              21527                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2395260                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1151                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined         216236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       141118                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         14758                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      1380070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.735608                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.683228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             433775     31.43%     31.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             279973     20.29%     51.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             248607     18.01%     69.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             197651     14.32%     84.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             138631     10.05%     94.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              41675      3.02%     97.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              23611      1.71%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               8621      0.62%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               7526      0.55%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        1380070                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    695      3.96%      3.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      3.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      3.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3427     19.54%     23.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                   81      0.46%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  8243     47.01%     70.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5089     29.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass              384      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1302285     54.37%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1316      0.05%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     54.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd             183031      7.64%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                607      0.03%     62.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            172682      7.21%     69.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               1846      0.08%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              491954     20.54%     89.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             226253      9.45%     99.38% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess             14902      0.62%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2395260                       # Type of FU issued
system.cpu1.iq.rate                          1.734631                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      17535                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007321                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           4370415                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1684908                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1462875                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads            1818861                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           1016520                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses       889118                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1500931                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                 911480                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads            3755                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        57079                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          623                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        19303                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          542                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                 19337                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  19352                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 1556                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2498248                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             4288                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               510002                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              239525                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts             18062                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   235                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 1229                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           623                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         16815                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         5284                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts               22099                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2372197                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               483942                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            23063                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        13656                       # number of nop insts executed
system.cpu1.iew.exec_refs                      709168                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  264400                       # Number of branches executed
system.cpu1.iew.exec_stores                    225226                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.717929                       # Inst execution rate
system.cpu1.iew.wb_sent                       2358901                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2351993                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1235034                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1374446                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.703297                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.898569                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts         220804                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           6769                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts            18278                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      1342008                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.694117                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.429964                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       719310     53.60%     53.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       210905     15.72%     69.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        30085      2.24%     71.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        16726      1.25%     72.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       132787      9.89%     82.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       140955     10.50%     93.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         4926      0.37%     93.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3726      0.28%     93.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        82588      6.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      1342008                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2273518                       # Number of instructions committed
system.cpu1.commit.committedOps               2273518                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        673145                       # Number of memory references committed
system.cpu1.commit.loads                       452923                       # Number of loads committed
system.cpu1.commit.membars                       2896                       # Number of memory barriers committed
system.cpu1.commit.branches                    253786                       # Number of branches committed
system.cpu1.commit.fp_insts                    886184                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1897132                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                6615                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        10302      0.45%      0.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1215196     53.45%     53.90% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1213      0.05%     53.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     53.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd        182982      8.05%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt           600      0.03%     62.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       170376      7.49%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          1832      0.08%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         455819     20.05%     89.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        220296      9.69%     99.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess        14902      0.66%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2273518                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                82588                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                     3745428                       # The number of ROB reads
system.cpu1.rob.rob_writes                    5026784                       # The number of ROB writes
system.cpu1.timesIdled                            208                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                            777                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     4089317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    2263600                       # Number of Instructions Simulated
system.cpu1.committedOps                      2263600                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.610023                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.610023                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.639284                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.639284                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 2397622                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1146301                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                   883739                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  717851                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                1317005                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 11370                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             8363                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             445105                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8363                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            53.223126                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           906409                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          906409                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       440580                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         440580                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       440580                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          440580                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       440580                       # number of overall hits
system.cpu1.icache.overall_hits::total         440580                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         8443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8443                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         8443                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8443                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         8443                       # number of overall misses
system.cpu1.icache.overall_misses::total         8443                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    803644743                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    803644743                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    803644743                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    803644743                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    803644743                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    803644743                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       449023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       449023                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       449023                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       449023                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       449023                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       449023                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.018803                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018803                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.018803                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018803                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.018803                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018803                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95184.738008                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95184.738008                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95184.738008                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95184.738008                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95184.738008                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95184.738008                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           80                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           80                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         8363                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8363                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         8363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         8363                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8363                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    587017757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    587017757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    587017757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    587017757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    587017757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    587017757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.018625                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018625                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.018625                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018625                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.018625                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018625                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70192.246443                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70192.246443                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70192.246443                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70192.246443                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70192.246443                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70192.246443                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             5975                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          882.437926                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             519661                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5975                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            86.972552                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   882.437926                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.861756                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.861756                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          650                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          620                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1404067                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1404067                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       465304                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         465304                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       211658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        211658                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1141                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          948                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          948                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       676962                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          676962                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       676962                       # number of overall hits
system.cpu1.dcache.overall_hits::total         676962                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        11363                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11363                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         6929                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6929                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          353                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          353                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          339                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          339                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        18292                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18292                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        18292                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18292                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    945153729                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    945153729                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    576126199                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    576126199                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     25925000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25925000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     20538939                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20538939                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1521279928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1521279928                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1521279928                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1521279928                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       476667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       476667                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       218587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       218587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       695254                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       695254                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       695254                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       695254                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023838                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.031699                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.031699                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.236278                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.236278                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.263403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.263403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026310                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026310                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026310                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026310                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 83178.186130                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83178.186130                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 83147.091788                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83147.091788                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 73441.926346                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73441.926346                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60586.840708                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60586.840708                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 83166.407610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83166.407610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 83166.407610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83166.407610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          494                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              153                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.228758                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2200                       # number of writebacks
system.cpu1.dcache.writebacks::total             2200                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         4725                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4725                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         5183                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5183                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         9908                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9908                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         9908                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9908                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         6638                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6638                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1746                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1746                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          295                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          295                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          339                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          339                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         8384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         8384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         8384                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         8384                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    405467001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    405467001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     95430233                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     95430233                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     14349750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14349750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     12413061                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12413061                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    500897234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    500897234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    500897234                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    500897234                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     24204000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     24204000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     24804000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     24804000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.007988                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007988                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.197456                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.197456                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.263403                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.263403                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012059                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012059                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012059                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012059                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 61082.705785                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61082.705785                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 54656.490836                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54656.490836                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 48643.220339                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48643.220339                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 36616.699115                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36616.699115                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 59744.421994                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59744.421994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 59744.421994                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59744.421994                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 799184                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           621472                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            28729                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              639348                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 499121                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            78.067187                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  78485                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               775                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1046636                       # DTB read hits
system.cpu2.dtb.read_misses                      2098                       # DTB read misses
system.cpu2.dtb.read_acv                            4                       # DTB read access violations
system.cpu2.dtb.read_accesses                  781886                       # DTB read accesses
system.cpu2.dtb.write_hits                     535562                       # DTB write hits
system.cpu2.dtb.write_misses                      599                       # DTB write misses
system.cpu2.dtb.write_acv                          12                       # DTB write access violations
system.cpu2.dtb.write_accesses                 368585                       # DTB write accesses
system.cpu2.dtb.data_hits                     1582198                       # DTB hits
system.cpu2.dtb.data_misses                      2697                       # DTB misses
system.cpu2.dtb.data_acv                           16                       # DTB access violations
system.cpu2.dtb.data_accesses                 1150471                       # DTB accesses
system.cpu2.itb.fetch_hits                     668116                       # ITB hits
system.cpu2.itb.fetch_misses                     5385                       # ITB misses
system.cpu2.itb.fetch_acv                          67                       # ITB acv
system.cpu2.itb.fetch_accesses                 673501                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         2868817                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           1106596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       5796569                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     799184                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            577606                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      1466622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  73466                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                        19                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                2666                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       249944                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles         3213                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                   856231                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                11109                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           2865793                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.022675                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.859425                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1712702     59.76%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   63578      2.22%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  144860      5.05%     67.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  103390      3.61%     70.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  251971      8.79%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   46150      1.61%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  198157      6.91%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   54355      1.90%     89.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  290630     10.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             2865793                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.278576                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.020543                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  944997                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               871049                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   892240                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               123204                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                 34303                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved               73320                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 2505                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               5538662                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 8028                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                 34303                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 1004959                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  45970                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        474319                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   952551                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               353691                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               5411785                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 7779                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 23464                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                236026                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 18709                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            3981336                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              7112586                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         5981975                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups          1129903                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              3589476                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  391860                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             47346                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          5852                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   700193                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1089263                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             558789                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           303296                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          255578                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   5033630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              54764                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  4923064                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2413                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         393420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       235351                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         36153                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      2865793                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.717871                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.694509                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             973023     33.95%     33.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             510001     17.80%     51.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             481769     16.81%     68.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             447011     15.60%     84.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             275385      9.61%     93.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             104124      3.63%     97.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              46190      1.61%     99.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              17128      0.60%     99.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              11162      0.39%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        2865793                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   3589      8.21%      8.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      8.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      8.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   12      0.03%      8.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    1      0.00%      8.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      8.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                3688      8.44%     16.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                  138      0.32%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     16.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19624     44.89%     61.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                16660     38.11%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass              572      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2796866     56.81%     56.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               52972      1.08%     57.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     57.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd             222319      4.52%     62.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                 94      0.00%     62.42% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt              17339      0.35%     62.77% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            177913      3.61%     66.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv              18726      0.38%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 1      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1067781     21.69%     88.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             539562     10.96%     99.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess             28919      0.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4923064                       # Type of FU issued
system.cpu2.iq.rate                          1.716061                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      43712                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008879                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          10609740                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          4297759                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      3800635                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads            2148306                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           1185467                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      1052848                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               3889626                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                1076578                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          129554                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        96840                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1484                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        34268                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          311                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1097                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                 34303                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  36696                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 2265                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            5271359                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            12019                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1089263                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              558789                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             45003                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   274                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 1858                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1484                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         23839                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        13909                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts               37748                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              4884935                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1050089                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            38129                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                       182965                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1586795                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  639854                       # Number of branches executed
system.cpu2.iew.exec_stores                    536706                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.702770                       # Inst execution rate
system.cpu2.iew.wb_sent                       4864215                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      4853483                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  2662748                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  3136320                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.691806                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.849004                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         410925                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          18611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts            32210                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      2795972                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.735646                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.591559                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1517456     54.27%     54.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       400847     14.34%     68.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       150503      5.38%     73.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        77191      2.76%     76.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       159564      5.71%     82.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       194607      6.96%     89.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        14375      0.51%     89.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        29581      1.06%     90.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       251848      9.01%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      2795972                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             4852818                       # Number of instructions committed
system.cpu2.commit.committedOps               4852818                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1516944                       # Number of memory references committed
system.cpu2.commit.loads                       992423                       # Number of loads committed
system.cpu2.commit.membars                       7796                       # Number of memory barriers committed
system.cpu2.commit.branches                    614568                       # Number of branches committed
system.cpu2.commit.fp_insts                   1049578                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  4233688                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               70454                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       173705      3.58%      3.58% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2638655     54.37%     57.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          52375      1.08%     59.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     59.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd        222182      4.58%     63.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp            66      0.00%     63.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt         17312      0.36%     63.97% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       175584      3.62%     67.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv         18678      0.38%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            1      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.97% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1000219     20.61%     88.58% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        525123     10.82%     99.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess        28918      0.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          4852818                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               251848                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                     7795630                       # The number of ROB reads
system.cpu2.rob.rob_writes                   10597431                       # The number of ROB writes
system.cpu2.timesIdled                            613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                     2604917                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    4679684                       # Number of Instructions Simulated
system.cpu2.committedOps                      4679684                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.613036                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.613036                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.631224                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.631224                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 5653921                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2895452                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                  1029432                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                  841053                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                1547638                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                 25811                       # number of misc regfile writes
system.cpu2.icache.tags.replacements            32312                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.637842                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             824065                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            32312                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            25.503373                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.637842                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999293                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999293                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          428                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1744777                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1744777                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       823535                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         823535                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       823535                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          823535                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       823535                       # number of overall hits
system.cpu2.icache.overall_hits::total         823535                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        32696                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32696                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        32696                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32696                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        32696                       # number of overall misses
system.cpu2.icache.overall_misses::total        32696                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3084782993                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3084782993                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3084782993                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3084782993                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3084782993                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3084782993                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       856231                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       856231                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       856231                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       856231                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       856231                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       856231                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.038186                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.038186                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.038186                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.038186                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.038186                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.038186                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 94347.412313                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94347.412313                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 94347.412313                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94347.412313                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 94347.412313                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94347.412313                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          381                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          381                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          381                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          381                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          381                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          381                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        32315                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        32315                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        32315                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        32315                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        32315                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        32315                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2246911006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2246911006                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2246911006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2246911006                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2246911006                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2246911006                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.037741                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.037741                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.037741                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.037741                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.037741                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.037741                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69531.518057                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69531.518057                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69531.518057                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69531.518057                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69531.518057                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69531.518057                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            20692                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          927.868956                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1359646                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            20692                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            65.708776                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   927.868956                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.906122                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.906122                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          716                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          637                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2905663                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2905663                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       884084                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         884084                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       462492                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        462492                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         4037                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4037                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3715                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3715                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1346576                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1346576                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1346576                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1346576                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        28098                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28098                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        56926                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        56926                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          953                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          953                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          672                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          672                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        85024                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85024                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        85024                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85024                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   2343201935                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2343201935                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   5215448167                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5215448167                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     71017250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     71017250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     40799925                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     40799925                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   7558650102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7558650102                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   7558650102                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7558650102                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       912182                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       912182                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       519418                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       519418                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         4990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1431600                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1431600                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1431600                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1431600                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.030803                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030803                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.109596                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.109596                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.190982                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.190982                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.153180                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.153180                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.059391                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.059391                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.059391                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.059391                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 83393.904726                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 83393.904726                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 91618.033359                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91618.033359                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 74519.674711                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 74519.674711                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60714.174107                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60714.174107                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 88900.194086                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 88900.194086                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 88900.194086                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 88900.194086                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         2581                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              523                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.934990                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets     3.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10674                       # number of writebacks
system.cpu2.dcache.writebacks::total            10674                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        13128                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13128                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        47621                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        47621                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        60749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        60749                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        60749                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        60749                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        14970                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        14970                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         9305                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9305                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          831                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          831                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          668                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          668                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        24275                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        24275                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        24275                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        24275                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    973662258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    973662258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    600108819                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    600108819                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     42299750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     42299750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     25290075                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     25290075                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1573771077                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1573771077                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1573771077                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1573771077                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     24640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     24640000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     65374000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     65374000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     90014000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     90014000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.016411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.017914                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017914                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.166533                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.166533                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.152268                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.152268                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.016957                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016957                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.016957                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016957                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 65040.898998                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65040.898998                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 64493.156260                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64493.156260                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 50902.226233                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50902.226233                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 37859.393713                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37859.393713                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 64830.940350                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 64830.940350                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 64830.940350                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64830.940350                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 705822                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           664475                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect            30964                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              573007                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 518792                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.538510                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  15145                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               568                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      929141                       # DTB read hits
system.cpu3.dtb.read_misses                      2001                       # DTB read misses
system.cpu3.dtb.read_acv                           22                       # DTB read access violations
system.cpu3.dtb.read_accesses                  798535                       # DTB read accesses
system.cpu3.dtb.write_hits                     434731                       # DTB write hits
system.cpu3.dtb.write_misses                      436                       # DTB write misses
system.cpu3.dtb.write_acv                          22                       # DTB write access violations
system.cpu3.dtb.write_accesses                 354901                       # DTB write accesses
system.cpu3.dtb.data_hits                     1363872                       # DTB hits
system.cpu3.dtb.data_misses                      2437                       # DTB misses
system.cpu3.dtb.data_acv                           44                       # DTB access violations
system.cpu3.dtb.data_accesses                 1153436                       # DTB accesses
system.cpu3.itb.fetch_hits                     728022                       # ITB hits
system.cpu3.itb.fetch_misses                     3060                       # ITB misses
system.cpu3.itb.fetch_acv                         102                       # ITB acv
system.cpu3.itb.fetch_accesses                 731082                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         2570014                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            934302                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       5596367                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     705822                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            533937                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      1454336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                  72448                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                       524                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                2659                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles       139633                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles         1229                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                   830316                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 7374                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           2568907                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.178501                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.785728                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1473041     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   20471      0.80%     58.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   89288      3.48%     61.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   27147      1.06%     62.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  368005     14.33%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   60737      2.36%     79.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  344134     13.40%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   13302      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  172782      6.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             2568907                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.274637                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.177563                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  731753                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               873650                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   769566                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               158741                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                 35197                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved               12838                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1047                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               5294518                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2968                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                 35197                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  808336                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  55168                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        349180                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   845171                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               475855                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               5125976                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                16907                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  7139                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                380339                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  3880                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            3988483                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              7077997                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         5084951                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups          1991974                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              3515241                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  473242                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             37310                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          3301                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   906233                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              980416                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             461842                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           391894                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          369512                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   4864873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded              33225                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  4717286                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1629                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined         427911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       290310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         22661                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      2568907                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.836301                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.708650                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             735655     28.64%     28.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             533614     20.77%     49.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             473613     18.44%     67.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             377687     14.70%     82.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             264951     10.31%     92.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             101852      3.96%     96.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              50307      1.96%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              17345      0.68%     99.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              13883      0.54%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        2568907                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1649      5.68%      5.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.68% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    1      0.00%      5.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                6876     23.70%     29.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                  313      1.08%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     30.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 12041     41.51%     71.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 8130     28.02%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass             1236      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2580040     54.69%     54.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                2106      0.04%     54.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     54.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd             372609      7.90%     62.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     62.66% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               1924      0.04%     62.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            349989      7.42%     70.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv               5111      0.11%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              945852     20.05%     90.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             437340      9.27%     99.55% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess             21079      0.45%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4717286                       # Type of FU issued
system.cpu3.iq.rate                          1.835510                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      29010                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.006150                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           8334006                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          3261408                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      2825004                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads            3700112                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           2065334                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      1809461                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               2890846                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                1854214                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads            6603                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       102928                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          770                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        33007                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          550                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                 35197                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                  39882                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 4780                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            4929354                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             8859                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               980416                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              461842                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             28128                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   165                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 4512                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           770                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         34965                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         7837                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts               42802                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              4671375                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               932289                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            45911                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                        31256                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1368076                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  537272                       # Number of branches executed
system.cpu3.iew.exec_stores                    435787                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.817646                       # Inst execution rate
system.cpu3.iew.wb_sent                       4646497                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      4634465                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  2464528                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  2759698                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.803284                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.893043                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts         437005                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          10564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts            33749                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      2494589                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.798964                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.482824                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1296040     51.95%     51.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       390352     15.65%     67.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        46177      1.85%     69.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        27710      1.11%     70.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       261845     10.50%     81.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       293009     11.75%     92.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         9979      0.40%     93.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         6275      0.25%     93.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       163202      6.54%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      2494589                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             4487676                       # Number of instructions committed
system.cpu3.commit.committedOps               4487676                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1306323                       # Number of memory references committed
system.cpu3.commit.loads                       877488                       # Number of loads committed
system.cpu3.commit.membars                       4213                       # Number of memory barriers committed
system.cpu3.commit.branches                    514333                       # Number of branches committed
system.cpu3.commit.fp_insts                   1802586                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  3722743                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               11052                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        25854      0.58%      0.58% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         2403580     53.56%     54.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1951      0.04%     54.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     54.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd        372406      8.30%     62.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.48% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          1911      0.04%     62.52% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       345048      7.69%     70.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv          5090      0.11%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         881701     19.65%     89.97% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        429056      9.56%     99.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess        21079      0.47%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          4487676                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               163202                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                     7246853                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9923767                       # The number of ROB writes
system.cpu3.timesIdled                            229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                     2898697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    4463058                       # Number of Instructions Simulated
system.cpu3.committedOps                      4463058                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.575841                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.575841                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.736589                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.736589                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 4698512                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2206838                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                  1797433                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 1460272                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                2631878                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                 17715                       # number of misc regfile writes
system.cpu3.icache.tags.replacements            12723                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.175487                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             815493                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12723                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.095968                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.175487                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.998390                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998390                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1673363                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1673363                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       817450                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         817450                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       817450                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          817450                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       817450                       # number of overall hits
system.cpu3.icache.overall_hits::total         817450                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        12866                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12866                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        12866                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12866                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        12866                       # number of overall misses
system.cpu3.icache.overall_misses::total        12866                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1225809496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1225809496                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1225809496                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1225809496                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1225809496                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1225809496                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       830316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       830316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       830316                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       830316                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       830316                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       830316                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.015495                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.015495                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.015495                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.015495                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.015495                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.015495                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 95275.104617                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95275.104617                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 95275.104617                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95275.104617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 95275.104617                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95275.104617                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          135                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          135                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          135                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        12731                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12731                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        12731                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12731                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        12731                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12731                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    893887004                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    893887004                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    893887004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    893887004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    893887004                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    893887004                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.015333                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.015333                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.015333                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.015333                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.015333                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.015333                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70213.416385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70213.416385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70213.416385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70213.416385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70213.416385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70213.416385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            11669                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          931.885830                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1286315                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            11669                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           110.233525                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   931.885830                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.910045                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.910045                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          760                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2716967                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2716967                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       902064                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         902064                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       413731                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        413731                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1900                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1900                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1665                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1665                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1315795                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1315795                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1315795                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1315795                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        18545                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18545                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        12360                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        12360                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          641                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          641                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          563                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          563                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        30905                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         30905                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        30905                       # number of overall misses
system.cpu3.dcache.overall_misses::total        30905                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1569896926                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1569896926                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1044474969                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1044474969                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     47550498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     47550498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     34082916                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34082916                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   2614371895                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2614371895                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   2614371895                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2614371895                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       920609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       920609                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       426091                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       426091                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2228                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2228                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1346700                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1346700                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1346700                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1346700                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.020144                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020144                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.029008                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029008                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.252263                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.252263                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.252693                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.252693                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.022949                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022949                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.022949                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022949                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 84653.379671                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84653.379671                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 84504.447330                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84504.447330                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 74181.744150                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 74181.744150                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 60538.039076                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 60538.039076                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 84593.816373                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84593.816373                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 84593.816373                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84593.816373                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          719                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              167                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.305389                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets     3.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         5831                       # number of writebacks
system.cpu3.dcache.writebacks::total             5831                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         6887                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6887                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         8975                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         8975                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data           95                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           95                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        15862                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        15862                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        15862                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        15862                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        11658                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        11658                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         3385                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3385                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          546                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          546                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          560                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          560                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        15043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        15043                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        15043                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        15043                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    745038262                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    745038262                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    174233209                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    174233209                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     26589502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     26589502                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     20850084                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20850084                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    919271471                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    919271471                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    919271471                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    919271471                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     32584000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     32584000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     33784000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     33784000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.012663                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012663                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.007944                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007944                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.214876                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.214876                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.251346                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.251346                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011170                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011170                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011170                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011170                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 63907.896895                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 63907.896895                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 51472.144461                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 51472.144461                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 48698.721612                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48698.721612                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 37232.292857                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37232.292857                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 61109.583926                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 61109.583926                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 61109.583926                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 61109.583926                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     199                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5663                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1944     43.00%     43.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.22%     43.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     56      1.24%     44.46% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      5      0.11%     44.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2506     55.43%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4521                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1942     49.16%     49.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.25%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      56      1.42%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       5      0.13%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1937     49.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3950                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             48126450000     87.66%     87.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               24660000      0.04%     87.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               91480000      0.17%     87.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               22630000      0.04%     87.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             6635360000     12.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         54900580000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998971                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.772945                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.873701                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1      6.25%      6.25% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     12.50%     18.75% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      6.25%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      6.25%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      6.25%     43.75% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      6.25%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     18.75%     68.75% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     25.00%     93.75% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      6.25%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    16                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   66      1.41%      1.50% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.06%      1.56% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4245     90.71%     92.26% # number of callpals executed
system.cpu0.kern.callpal::rdps                    112      2.39%     94.66% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.02%     94.68% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     94.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     205      4.38%     99.08% # number of callpals executed
system.cpu0.kern.callpal::callsys                  40      0.85%     99.94% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.06%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4680                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              271                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                135                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                135                      
system.cpu0.kern.mode_good::user                  135                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.498155                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.665025                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       50944290000     92.79%     92.79% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user          3956290000      7.21%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      66                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      73                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2601                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     606     35.63%     35.63% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     56      3.29%     38.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     28      1.65%     40.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1011     59.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1701                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      606     47.79%     47.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      56      4.42%     52.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      28      2.21%     54.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     578     45.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1268                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             52445190000     95.87%     95.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               90570000      0.17%     96.04% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              100350000      0.18%     96.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2065530000      3.78%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         54701640000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.571711                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.745444                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   17      0.86%      0.86% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  106      5.39%      6.25% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.25%      6.50% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1383     70.27%     76.78% # number of callpals executed
system.cpu1.kern.callpal::rdps                    128      6.50%     83.28% # number of callpals executed
system.cpu1.kern.callpal::rti                     234     11.89%     95.17% # number of callpals executed
system.cpu1.kern.callpal::callsys                  91      4.62%     99.80% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.10%     99.90% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  2      0.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1968                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              243                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                161                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 97                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                186                      
system.cpu1.kern.mode_good::user                  161                      
system.cpu1.kern.mode_good::idle                   25                      
system.cpu1.kern.mode_switch_good::kernel     0.765432                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.257732                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.742515                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2725820000      3.58%      3.58% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          9771600000     12.84%     16.42% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         63595340000     83.58%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     106                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     105                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      5911                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1642     38.25%     38.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      0.37%     38.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     56      1.30%     39.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     37      0.86%     40.79% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2542     59.21%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                4293                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1641     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      0.48%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      56      1.67%     51.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      37      1.10%     52.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1606     47.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 3356                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             48780060000     89.12%     89.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               43880000      0.08%     89.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               94830000      0.17%     89.37% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              131500000      0.24%     89.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             5687070000     10.39%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         54737340000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999391                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.631786                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.781738                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      2.27%      2.27% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.27%      4.55% # number of syscalls executed
system.cpu2.kern.syscall::4                        25     56.82%     61.36% # number of syscalls executed
system.cpu2.kern.syscall::17                        5     11.36%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.27%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.27%     77.27% # number of syscalls executed
system.cpu2.kern.syscall::71                        4      9.09%     86.36% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      6.82%     93.18% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.27%     95.45% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.27%     97.73% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.27%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    44                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   26      0.52%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  130      2.61%      3.13% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.02%      3.15% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3836     77.06%     80.21% # number of callpals executed
system.cpu2.kern.callpal::rdps                    191      3.84%     84.05% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     84.07% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     84.09% # number of callpals executed
system.cpu2.kern.callpal::rti                     349      7.01%     91.10% # number of callpals executed
system.cpu2.kern.callpal::callsys                 162      3.25%     94.36% # number of callpals executed
system.cpu2.kern.callpal::rdunique                280      5.62%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  4978                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              478                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                258                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                258                      
system.cpu2.kern.mode_good::user                  258                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.539749                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.701087                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       36447760000     67.52%     67.52% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         17535390000     32.48%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     130                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      51                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3812                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     988     37.40%     37.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     56      2.12%     39.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     30      1.14%     40.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1568     59.35%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2642                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      988     48.22%     48.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      56      2.73%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      30      1.46%     52.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     975     47.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2049                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             51278660000     93.77%     93.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               92210000      0.17%     93.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              104820000      0.19%     94.13% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             3211420000      5.87%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         54687110000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.621811                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.775549                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   48      1.54%      1.54% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  155      4.96%      6.49% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.13%      6.62% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2201     70.41%     77.03% # number of callpals executed
system.cpu3.kern.callpal::rdps                    124      3.97%     81.00% # number of callpals executed
system.cpu3.kern.callpal::rti                     359     11.48%     92.48% # number of callpals executed
system.cpu3.kern.callpal::callsys                 218      6.97%     99.46% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.03%     99.49% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 16      0.51%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3126                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              515                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                308                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                308                      
system.cpu3.kern.mode_good::user                  308                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.598058                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.748481                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       34431210000     63.78%     63.78% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         19550730000     36.22%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     155                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.351292                       # Number of seconds simulated
sim_ticks                                351291770000                       # Number of ticks simulated
final_tick                               3762930520000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 593773                       # Simulator instruction rate (inst/s)
host_op_rate                                   593773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              876261114                       # Simulator tick rate (ticks/s)
host_mem_usage                                 474352                       # Number of bytes of host memory used
host_seconds                                   400.90                       # Real time elapsed on the host
sim_insts                                   238042608                       # Number of instructions simulated
sim_ops                                     238042608                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst        1647296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        9064640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         853696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        7856576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2655296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        9538304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        1086720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        9091776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41794304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      1647296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       853696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2655296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      1086720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6243008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23064960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23765376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst           25739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          141635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           13339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          122759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           41489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          149036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           16980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          142059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              653036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        360390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371334                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           4689253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          25803736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2430162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          22364817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           7558663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          27152085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           3093497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          25880982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118973194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      4689253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2430162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      7558663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      3093497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17771575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        65657559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1993830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67651388                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        65657559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          4689253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         25803736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1993830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2430162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         22364817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          7558663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         27152085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          3093497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         25880982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186624583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      653036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371334                       # Number of write requests accepted
system.mem_ctrls.readBursts                    653036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371334                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               41080064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  714240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23690944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41794304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23765376                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  11160                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1175                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         3472                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             42312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             59989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             47713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            21457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20074                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  351291770000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                653036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371334                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  523233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   80453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     39                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       639629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    101.262100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.813033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   143.111063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       536778     83.92%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69582     10.88%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11037      1.73%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4384      0.69%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2912      0.46%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2181      0.34%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1461      0.23%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1045      0.16%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10249      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       639629                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.563300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.690602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         20681     98.47%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          220      1.05%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           38      0.18%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           13      0.06%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           13      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            5      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.624673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.522263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.673111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          7609     36.23%     36.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         12487     59.45%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           698      3.32%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            64      0.30%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            20      0.10%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            24      0.11%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            14      0.07%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            24      0.11%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            11      0.05%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.02%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             4      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             5      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             4      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::126-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21003                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  13418518735                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25453693735                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3209380000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20905.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39655.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       116.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        67.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   236805                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  135613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     342934.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    36.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   143509060500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     11730420000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    196052250750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8242962840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              9996300720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4497648375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5454330750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            23754190200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            26960598600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3295293840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3795018480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        245775859680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        245775859680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        756400027725                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        773930298780                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1594245356250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1578867925500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2636211338910                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2644780332510                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.575305                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.852522                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              354653                       # Transaction distribution
system.membus.trans_dist::ReadResp             354649                       # Transaction distribution
system.membus.trans_dist::WriteReq               3062                       # Transaction distribution
system.membus.trans_dist::WriteResp              3062                       # Transaction distribution
system.membus.trans_dist::Writeback            360390                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5685                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3991                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            9676                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           39                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           39                       # Transaction distribution
system.membus.trans_dist::ReadExReq            316222                       # Transaction distribution
system.membus.trans_dist::ReadExResp           316222                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        51486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        51486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave         9372                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       386570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       395944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        26683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        26683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       331001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       331819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        82984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        82984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       402188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       403906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        33962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        33962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       379258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       380126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1728827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port      1647296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total      1647296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         7619                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port     15047296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total     15054915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       853696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       853696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         3156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     12967232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     12970388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2655296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2655296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         4200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     15756480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     15760680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      1086720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      1086720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port     14845248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total     14848472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65577879                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20755                       # Total snoops (count)
system.membus.snoop_fanout::samples           1048613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                 1048613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total             1048613                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9447999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4019730062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11225484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          241345692                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1388836031                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer4.occupancy          125034697                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy         1199737208                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy          388064679                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1448136532                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer8.occupancy          159164187                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1373205694                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.4                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98773                       # Number of tag accesses
system.iocache.tags.data_accesses               98773                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            2                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            2                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3750982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3750982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3750982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3750982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3750982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3750982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10946                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10946                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000183                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000183                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129344.206897                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129344.206897                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129344.206897                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129344.206897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129344.206897                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129344.206897                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2242982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2242982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    699710147                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    699710147                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2242982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2242982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2242982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2242982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999817                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999817                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77344.206897                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77344.206897                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 63935.503198                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 63935.503198                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77344.206897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77344.206897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77344.206897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77344.206897                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                4272303                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          4081315                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect            18455                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             3006549                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1272313                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            42.318053                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  75316                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect              1135                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     5876529                       # DTB read hits
system.cpu0.dtb.read_misses                     59020                       # DTB read misses
system.cpu0.dtb.read_acv                            5                       # DTB read access violations
system.cpu0.dtb.read_accesses                 5485020                       # DTB read accesses
system.cpu0.dtb.write_hits                    1443422                       # DTB write hits
system.cpu0.dtb.write_misses                   311817                       # DTB write misses
system.cpu0.dtb.write_acv                          31                       # DTB write access violations
system.cpu0.dtb.write_accesses                1324878                       # DTB write accesses
system.cpu0.dtb.data_hits                     7319951                       # DTB hits
system.cpu0.dtb.data_misses                    370837                       # DTB misses
system.cpu0.dtb.data_acv                           36                       # DTB access violations
system.cpu0.dtb.data_accesses                 6809898                       # DTB accesses
system.cpu0.itb.fetch_hits                    2804196                       # ITB hits
system.cpu0.itb.fetch_misses                    12978                       # ITB misses
system.cpu0.itb.fetch_acv                          58                       # ITB acv
system.cpu0.itb.fetch_accesses                2817174                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        33527555                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           3627337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      34959677                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    4272303                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1347629                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     28902722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 510546                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles                        70                       # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles               40217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles       691524                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles         7670                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                  3191024                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                10575                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes                      2                       # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples          33524813                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.042800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.504589                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                27774398     82.85%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  208987      0.62%     83.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  356895      1.06%     84.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  964902      2.88%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  284101      0.85%     88.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  299323      0.89%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  198313      0.59%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  183855      0.55%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3254039      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            33524813                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.127427                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.042715                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 2795451                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             26434244                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  2478887                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1562905                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                253326                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved               50080                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                 2011                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              27346602                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 7158                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                253326                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 3169269                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                9327069                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       9417833                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  3188629                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              8168687                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              26189310                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  206                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents               4735244                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               1435798                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 71952                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           20130010                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             33607929                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        22764284                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups         10842700                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             13056184                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 7073826                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts           1425424                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          8867                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 10073246                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             6064559                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1973348                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads           712562                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          471721                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  23888644                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded            1065584                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 23233146                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             8223                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9501065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      1996222                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved       1027213                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     33524813                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.693013                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.360570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           21824993     65.10%     65.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6667984     19.89%     84.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2705754      8.07%     93.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             813880      2.43%     95.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             361799      1.08%     96.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             427244      1.27%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             221247      0.66%     98.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             214180      0.64%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             287732      0.86%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       33524813                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   8712      4.12%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    2      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      4.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  16      0.01%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      4.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                153502     72.61%     76.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                49162     23.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              455      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              8101649     34.87%     34.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5606      0.02%     34.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     34.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3213813     13.83%     48.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     48.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  9      0.00%     48.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           3015741     12.98%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                227      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             5973807     25.71%     87.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1766656      7.60%     95.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess           1155183      4.97%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              23233146                       # Type of FU issued
system.cpu0.iq.rate                          0.692957                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     211394                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.009099                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          67479540                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         28069728                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     16314516                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads           12731182                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes           6389943                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6364795                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              17078162                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                6365923                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           47374                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      3457562                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         4426                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       990159                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads         3147                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         5483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                253326                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                3167763                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               927580                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           25268445                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            15289                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              6064559                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             1973348                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts           1041886                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                347792                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 6460                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          4426                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         10040                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       132133                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              142173                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             23173499                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              5946352                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            59647                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                       314217                       # number of nop insts executed
system.cpu0.iew.exec_refs                     7702307                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1312036                       # Number of branches executed
system.cpu0.iew.exec_stores                   1755955                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.691178                       # Inst execution rate
system.cpu0.iew.wb_sent                      23085616                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     22679311                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 16797164                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 20456501                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.676438                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.821116                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts        7131825                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls          38371                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           138545                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     32454958                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.484739                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.140224                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     23261418     71.67%     71.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      6467080     19.93%     91.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1665686      5.13%     96.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       182860      0.56%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       160734      0.50%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       177672      0.55%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       218327      0.67%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        25562      0.08%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       295619      0.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     32454958                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            15732176                       # Number of instructions committed
system.cpu0.commit.committedOps              15732176                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       3590186                       # Number of memory references committed
system.cpu0.commit.loads                      2606997                       # Number of loads committed
system.cpu0.commit.membars                      17565                       # Number of memory barriers committed
system.cpu0.commit.branches                    867595                       # Number of branches committed
system.cpu0.commit.fp_insts                   6362820                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  9042059                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               63257                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       291572      1.85%      1.85% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         4443804     28.25%     30.10% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4776      0.03%     30.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     30.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3212753     20.42%     50.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     50.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             5      0.00%     50.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3014841     19.16%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           227      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2624562     16.68%     86.40% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        984453      6.26%     92.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess      1155183      7.34%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         15732176                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               295619                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                    53579716                       # The number of ROB reads
system.cpu0.rob.rob_writes                   46798067                       # The number of ROB writes
system.cpu0.timesIdled                            661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           2742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                     1601622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                   15441059                       # Number of Instructions Simulated
system.cpu0.committedOps                     15441059                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.171325                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.171325                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.460548                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.460548                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                21420332                       # number of integer regfile reads
system.cpu0.int_regfile_writes               13128657                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                 10820559                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 6296897                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                7425026                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                491304                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3352                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3352                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14004                       # Transaction distribution
system.iobus.trans_dist::WriteResp              14006                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            2                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        12770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        18199                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   718847                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3277000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               77000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5367000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98573613                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9708000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11005516                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements            25739                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.972165                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3168379                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            25739                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           123.096430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.972165                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6407795                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6407795                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      3165013                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3165013                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3165013                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3165013                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3165013                       # number of overall hits
system.cpu0.icache.overall_hits::total        3165013                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        26011                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        26011                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        26011                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         26011                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        26011                       # number of overall misses
system.cpu0.icache.overall_misses::total        26011                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2522193441                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2522193441                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2522193441                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2522193441                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2522193441                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2522193441                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3191024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3191024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3191024                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3191024                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3191024                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3191024                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008151                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008151                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008151                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008151                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008151                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 96966.415786                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 96966.415786                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 96966.415786                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 96966.415786                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 96966.415786                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 96966.415786                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          264                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          264                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          264                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          264                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          264                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          264                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        25747                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        25747                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        25747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        25747                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        25747                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        25747                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1846914308                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1846914308                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1846914308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1846914308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1846914308                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1846914308                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.008069                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008069                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.008069                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008069                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.008069                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008069                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 71733.184759                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71733.184759                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 71733.184759                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71733.184759                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 71733.184759                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71733.184759                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           142926                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1014.742943                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6428683                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           142926                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            44.979101                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1014.742943                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.990960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13768590                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13768590                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      5714151                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5714151                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       697934                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        697934                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         6367                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6367                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         5464                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5464                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      6412085                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         6412085                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      6412085                       # number of overall hits
system.cpu0.dcache.overall_hits::total        6412085                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       108412                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       108412                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       276136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       276136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         1596                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1596                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1399                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1399                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       384548                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        384548                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       384548                       # number of overall misses
system.cpu0.dcache.overall_misses::total       384548                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  10071380026                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10071380026                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  27978826942                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  27978826942                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    128740750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    128740750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     82385570                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     82385570                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       720000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       720000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  38050206968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38050206968                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  38050206968                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38050206968                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5822563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5822563                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       974070                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       974070                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         7963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         6863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6863                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      6796633                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6796633                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      6796633                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6796633                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.018619                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018619                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.283487                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283487                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.200427                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.200427                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.203847                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.203847                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.056579                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056579                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.056579                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056579                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 92899.125798                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92899.125798                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 101322.634289                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 101322.634289                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 80664.630326                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 80664.630326                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 58888.899214                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 58888.899214                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 98947.873784                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98947.873784                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 98947.873784                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98947.873784                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        14057                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2688                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.229539                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     3.875000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        93479                       # number of writebacks
system.cpu0.dcache.writebacks::total            93479                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        47999                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        47999                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       189852                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       189852                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data          221                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          221                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       237851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       237851                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       237851                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       237851                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        60413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        60413                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        86284                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        86284                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         1375                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1375                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1393                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1393                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       146697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       146697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       146697                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       146697                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4696256086                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4696256086                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6881027649                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6881027649                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     76292250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     76292250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     47241430                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     47241430                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       500000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       500000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  11577283735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11577283735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  11577283735                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11577283735                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    689700000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    689700000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    341234000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    341234000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1030934000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1030934000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.010376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010376                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.088581                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.088581                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.172674                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.172674                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.202972                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.202972                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.021584                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.021584                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.021584                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.021584                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 77735.852979                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77735.852979                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 79748.593586                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79748.593586                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 55485.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55485.272727                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 33913.445800                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33913.445800                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 78919.703436                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78919.703436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 78919.703436                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78919.703436                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3934859                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3873378                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             7181                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1428347                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1097750                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            76.854574                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  21212                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               852                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     5518125                       # DTB read hits
system.cpu1.dtb.read_misses                     58954                       # DTB read misses
system.cpu1.dtb.read_acv                           24                       # DTB read access violations
system.cpu1.dtb.read_accesses                 5339998                       # DTB read accesses
system.cpu1.dtb.write_hits                    1188451                       # DTB write hits
system.cpu1.dtb.write_misses                   316707                       # DTB write misses
system.cpu1.dtb.write_acv                          19                       # DTB write access violations
system.cpu1.dtb.write_accesses                1246038                       # DTB write accesses
system.cpu1.dtb.data_hits                     6706576                       # DTB hits
system.cpu1.dtb.data_misses                    375661                       # DTB misses
system.cpu1.dtb.data_acv                           43                       # DTB access violations
system.cpu1.dtb.data_accesses                 6586036                       # DTB accesses
system.cpu1.itb.fetch_hits                    2699152                       # ITB hits
system.cpu1.itb.fetch_misses                     7968                       # ITB misses
system.cpu1.itb.fetch_acv                          20                       # ITB acv
system.cpu1.itb.fetch_accesses                2707120                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        32467362                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           3211649                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      32874208                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3934859                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1118962                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     28600664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 474744                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                         3                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles               38748                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles       376517                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles         1197                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                  2873486                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3695                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          32466150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.012569                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.486543                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                27148210     83.62%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  160681      0.49%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  306516      0.94%     85.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  911603      2.81%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  221130      0.68%     88.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  262303      0.81%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  155078      0.48%     89.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  165849      0.51%     90.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 3134780      9.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            32466150                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.121194                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.012531                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 2424312                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             26130341                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  2162894                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1512039                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                236564                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved               15421                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  819                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              25352227                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3923                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                236564                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2784061                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                9250238                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       9045824                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  2836094                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8313369                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              24257225                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents               4691608                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents               1684798                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                 50264                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           18802332                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             31157747                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        20316362                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups         10840745                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps             11958763                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 6843569                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1396476                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          4889                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9981864                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             5667030                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1692546                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           500769                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          360593                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  22081243                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1017780                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 21550253                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3702                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        9210663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      1771772                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        998067                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     32466150                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.663776                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.319918                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           21268807     65.51%     65.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            6585856     20.29%     85.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2580987      7.95%     93.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             735118      2.26%     96.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             269119      0.83%     96.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             392650      1.21%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             170327      0.52%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             170907      0.53%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             292379      0.90%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       32466150                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1862      1.22%      1.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      1.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    2      0.00%      1.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      1.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   9      0.01%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      1.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                124814     81.89%     83.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                25729     16.88%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                7      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              7070217     32.81%     32.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3720      0.02%     32.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     32.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3212624     14.91%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  9      0.00%     47.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           3015776     13.99%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  3      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5599330     25.98%     87.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1511061      7.01%     94.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess           1137506      5.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21550253                       # Type of FU issued
system.cpu1.iq.rate                          0.663751                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     152416                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007073                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          62999364                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         25924990                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     14673476                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads           12723410                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes           6386609                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses      6361062                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              15340805                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                6361857                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           14391                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      3387121                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1926                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       958367                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked         2158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                236564                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                3112461                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               923134                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           23385490                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             4812                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              5667030                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1692546                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1009242                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                346661                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 3964                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1926                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          3924                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       122082                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              126006                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             21514660                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5587791                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            35593                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                       286467                       # number of nop insts executed
system.cpu1.iew.exec_refs                     7093600                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1052045                       # Number of branches executed
system.cpu1.iew.exec_stores                   1505809                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.662655                       # Inst execution rate
system.cpu1.iew.wb_sent                      21433522                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     21034538                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 15874493                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 19206422                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.647867                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.826520                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        6829936                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls          19713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           124441                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     31442827                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.450185                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.045451                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22630289     71.97%     71.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6377464     20.28%     92.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1594208      5.07%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       192641      0.61%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       116469      0.37%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        95510      0.30%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       205512      0.65%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11089      0.04%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       219645      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     31442827                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            14155084                       # Number of instructions committed
system.cpu1.commit.committedOps              14155084                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       3014088                       # Number of memory references committed
system.cpu1.commit.loads                      2279909                       # Number of loads committed
system.cpu1.commit.membars                       7356                       # Number of memory barriers committed
system.cpu1.commit.branches                    628522                       # Number of branches committed
system.cpu1.commit.fp_insts                   6359227                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  7516420                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               17114                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       271078      1.92%      1.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         3495084     24.69%     26.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3284      0.02%     26.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     26.63% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3211620     22.69%     49.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     49.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             5      0.00%     49.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      3014860     21.30%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             3      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2287265     16.16%     86.78% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        734379      5.19%     91.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess      1137506      8.04%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14155084                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               219645                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                    50768771                       # The number of ROB reads
system.cpu1.rob.rob_writes                   42993442                       # The number of ROB writes
system.cpu1.timesIdled                            297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                     2687234                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   13884013                       # Number of Instructions Simulated
system.cpu1.committedOps                     13884013                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.338471                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.338471                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.427630                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.427630                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                19271341                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11960364                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                 10818010                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 6294646                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                7404096                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                473847                       # number of misc regfile writes
system.cpu1.icache.tags.replacements            13339                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.891710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1082335                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13339                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.140640                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.891710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999788                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999788                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5760316                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5760316                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2860071                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2860071                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2860071                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2860071                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2860071                       # number of overall hits
system.cpu1.icache.overall_hits::total        2860071                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        13415                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13415                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        13415                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13415                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        13415                       # number of overall misses
system.cpu1.icache.overall_misses::total        13415                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1314182197                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1314182197                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1314182197                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1314182197                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1314182197                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1314182197                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2873486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2873486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2873486                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2873486                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2873486                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2873486                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004669                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004669                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004669                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004669                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004669                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004669                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 97963.637495                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97963.637495                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 97963.637495                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97963.637495                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 97963.637495                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97963.637495                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           71                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           71                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           71                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        13344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13344                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        13344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        13344                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13344                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    969186303                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    969186303                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    969186303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    969186303                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    969186303                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    969186303                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004644                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004644                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004644                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004644                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004644                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004644                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 72630.868031                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72630.868031                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 72630.868031                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72630.868031                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 72630.868031                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72630.868031                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           122441                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1003.314452                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4652794                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           122441                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.000294                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data  1003.314452                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.979799                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979799                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          852                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.864258                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12620472                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12620472                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      5432778                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5432778                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       525564                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        525564                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         2795                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2795                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2715                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2715                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5958342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5958342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5958342                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5958342                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        77216                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        77216                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       204090                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       204090                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          972                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          972                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          787                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          787                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       281306                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        281306                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       281306                       # number of overall misses
system.cpu1.dcache.overall_misses::total       281306                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   7342595157                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7342595157                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  21164458005                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21164458005                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     71318498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     71318498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     47729950                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     47729950                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1296000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1296000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  28507053162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28507053162                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  28507053162                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28507053162                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5509994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5509994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       729654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       729654                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         3767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         3502                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3502                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6239648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6239648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6239648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6239648                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.014014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014014                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.279708                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.279708                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.258030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.258030                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.224729                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.224729                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.045084                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045084                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.045084                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045084                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 95091.628121                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95091.628121                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 103701.592459                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 103701.592459                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 73372.940329                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73372.940329                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60647.966963                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60647.966963                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 101338.233674                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101338.233674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 101338.233674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101338.233674                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         9410                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1737                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.417386                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets     4.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        79854                       # number of writebacks
system.cpu1.dcache.writebacks::total            79854                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        25228                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        25228                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       129571                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       129571                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       154799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       154799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       154799                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       154799                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        51988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51988                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        74519                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        74519                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          846                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          846                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       126507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       126507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       126507                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       126507                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3979306298                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3979306298                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6081610926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6081610926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     41435750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     41435750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     30358050                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     30358050                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       900000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       900000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  10060917224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10060917224                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  10060917224                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10060917224                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     88228000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     88228000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     88828000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     88828000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009435                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009435                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.102129                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102129                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.224582                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.224582                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.223587                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.223587                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.020275                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.020275                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.020275                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.020275                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 76542.784835                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76542.784835                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 81611.547740                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81611.547740                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 48978.427896                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48978.427896                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 38771.455939                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 38771.455939                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 79528.541693                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79528.541693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 79528.541693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79528.541693                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                4289062                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          4155837                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect            22023                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1667823                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1246947                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            74.764948                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  46555                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              1333                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5786154                       # DTB read hits
system.cpu2.dtb.read_misses                     59159                       # DTB read misses
system.cpu2.dtb.read_acv                            6                       # DTB read access violations
system.cpu2.dtb.read_accesses                 5361902                       # DTB read accesses
system.cpu2.dtb.write_hits                    1362185                       # DTB write hits
system.cpu2.dtb.write_misses                   312295                       # DTB write misses
system.cpu2.dtb.write_acv                          14                       # DTB write access violations
system.cpu2.dtb.write_accesses                1251510                       # DTB write accesses
system.cpu2.dtb.data_hits                     7148339                       # DTB hits
system.cpu2.dtb.data_misses                    371454                       # DTB misses
system.cpu2.dtb.data_acv                           20                       # DTB access violations
system.cpu2.dtb.data_accesses                 6613412                       # DTB accesses
system.cpu2.itb.fetch_hits                    2755801                       # ITB hits
system.cpu2.itb.fetch_misses                    11320                       # ITB misses
system.cpu2.itb.fetch_acv                          74                       # ITB acv
system.cpu2.itb.fetch_accesses                2767121                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        33443876                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           3657119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      34701985                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    4289062                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           1293502                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     28939035                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 517184                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                        78                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles               40734                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles       540985                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles         2927                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                  3107259                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                15311                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          33439470                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.037755                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.504229                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                27754952     83.00%     83.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  196219      0.59%     83.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  372416      1.11%     84.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  941201      2.81%     87.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  266836      0.80%     88.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  286760      0.86%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  179761      0.54%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  172979      0.52%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                 3268346      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            33439470                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.128247                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.037619                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2831407                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             26367849                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  2434436                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1550133                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                255645                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved               36726                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 3039                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              27002866                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                10919                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                255645                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3200990                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                9271276                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       9438067                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  3135830                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8137662                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              25850182                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                 1048                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents               4703382                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents               1435735                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 70189                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           19913598                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             33223337                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        22381007                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups         10841543                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps             12885584                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 7028014                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           1429773                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         10164                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 10004356                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             5954721                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1883438                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           510275                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          345963                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  23559369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1064108                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 22953666                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             6097                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        9426137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      1917135                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved       1029152                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     33439470                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.686424                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.356653                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           21857521     65.36%     65.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6648113     19.88%     85.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2621071      7.84%     93.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             842528      2.52%     95.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             323314      0.97%     96.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             426942      1.28%     97.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             220423      0.66%     98.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             211141      0.63%     99.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             288417      0.86%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       33439470                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   9237      4.87%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    5      0.00%      4.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   8      0.00%      4.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                   18      0.01%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                140125     73.94%     78.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                40128     21.17%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass               88      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7997233     34.84%     34.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                7367      0.03%     34.87% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     34.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3213162     14.00%     48.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                 52      0.00%     48.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                148      0.00%     48.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           3015759     13.14%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                 33      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.01% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5879294     25.61%     87.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1683301      7.33%     94.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess           1157229      5.04%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              22953666                       # Type of FU issued
system.cpu2.iq.rate                          0.686334                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     189521                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008257                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          66813628                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         27664402                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     16042419                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads           12728792                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes           6388619                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses      6363616                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              16778420                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                6364679                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           27935                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      3432016                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          167                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         3453                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       977298                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          417                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         3289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                255645                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                3132923                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               923912                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           24931450                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            13004                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              5954721                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1883438                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts           1047945                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                346605                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                 4784                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          3453                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         11175                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       133443                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              144618                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             22896903                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              5856431                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            56763                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                       307973                       # number of nop insts executed
system.cpu2.iew.exec_refs                     7531621                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1271476                       # Number of branches executed
system.cpu2.iew.exec_stores                   1675190                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.684637                       # Inst execution rate
system.cpu2.iew.wb_sent                      22808290                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     22406035                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 16675094                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 20265882                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.669959                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.822816                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        7069480                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          34956                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           141747                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     32375687                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.477654                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.119974                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     23230090     71.75%     71.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6441732     19.90%     91.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1702332      5.26%     96.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       165427      0.51%     97.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       149097      0.46%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       171925      0.53%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       216293      0.67%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22395      0.07%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       276396      0.85%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     32375687                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            15464381                       # Number of instructions committed
system.cpu2.commit.committedOps              15464381                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3428845                       # Number of memory references committed
system.cpu2.commit.loads                      2522705                       # Number of loads committed
system.cpu2.commit.membars                      13268                       # Number of memory barriers committed
system.cpu2.commit.branches                    830951                       # Number of branches committed
system.cpu2.commit.fp_insts                   6361639                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  8787973                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               36276                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       285510      1.85%      1.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         4344864     28.10%     29.94% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           6769      0.04%     29.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     29.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3212105     20.77%     50.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp            39      0.00%     50.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt           135      0.00%     50.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      3014850     19.50%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv            31      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.25% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2535973     16.40%     86.65% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        906876      5.86%     92.52% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess      1157229      7.48%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         15464381                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               276396                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                    53188495                       # The number of ROB reads
system.cpu2.rob.rob_writes                   46131777                       # The number of ROB writes
system.cpu2.timesIdled                            803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                     1707231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   15178959                       # Number of Instructions Simulated
system.cpu2.committedOps                     15178959                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.203305                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.203305                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.453864                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.453864                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                21120359                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12953309                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                 10819652                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 6295803                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                7435035                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                493264                       # number of misc regfile writes
system.cpu2.icache.tags.replacements            41490                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.282446                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3064559                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            41490                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            73.862593                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.282446                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.998599                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998599                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6256013                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6256013                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      3065349                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3065349                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      3065349                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3065349                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      3065349                       # number of overall hits
system.cpu2.icache.overall_hits::total        3065349                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        41910                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        41910                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        41910                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         41910                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        41910                       # number of overall misses
system.cpu2.icache.overall_misses::total        41910                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   4004924677                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4004924677                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   4004924677                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4004924677                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   4004924677                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4004924677                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      3107259                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3107259                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      3107259                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3107259                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      3107259                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3107259                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.013488                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013488                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.013488                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013488                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.013488                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013488                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95560.121141                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95560.121141                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95560.121141                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95560.121141                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95560.121141                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95560.121141                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          415                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          415                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          415                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          415                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          415                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          415                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        41495                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        41495                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        41495                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        41495                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        41495                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        41495                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2929137321                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2929137321                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2929137321                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2929137321                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2929137321                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2929137321                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.013354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.013354                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013354                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.013354                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013354                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70590.127027                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70590.127027                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70590.127027                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70590.127027                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70590.127027                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70590.127027                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           149277                       # number of replacements
system.cpu2.dcache.tags.tagsinuse         1007.706583                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6288138                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           149277                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            42.123957                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data  1007.706583                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.984088                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.984088                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          746                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          743                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13497148                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13497148                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      5645797                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5645797                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       631859                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        631859                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         7017                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7017                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         6777                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6777                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      6277656                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6277656                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      6277656                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6277656                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       113033                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       113033                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       265064                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       265064                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1576                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1576                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1038                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1038                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       378097                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        378097                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       378097                       # number of overall misses
system.cpu2.dcache.overall_misses::total       378097                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  10608685111                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10608685111                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  26972857595                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  26972857595                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    117735746                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    117735746                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     63561924                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     63561924                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       576000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       576000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  37581542706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  37581542706                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  37581542706                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  37581542706                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      5758830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5758830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       896923                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       896923                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         8593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8593                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         7815                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7815                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6655753                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6655753                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6655753                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6655753                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.019628                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019628                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.295526                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295526                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.183405                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.183405                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.132821                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.132821                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.056808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.056808                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.056808                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.056808                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 93854.760212                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93854.760212                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 101759.792333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101759.792333                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 74705.422589                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 74705.422589                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 61234.994220                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 61234.994220                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 99396.564125                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99396.564125                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 99396.564125                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99396.564125                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        12521                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2261                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.537815                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        97159                       # number of writebacks
system.cpu2.dcache.writebacks::total            97159                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        44887                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        44887                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       180309                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       180309                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data          212                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       225196                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       225196                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       225196                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       225196                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        68146                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        68146                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        84755                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        84755                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1364                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1364                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1036                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1036                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       152901                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       152901                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       152901                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       152901                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   5277647065                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5277647065                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   6803370528                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6803370528                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     69378003                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     69378003                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     40112076                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     40112076                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  12081017593                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  12081017593                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  12081017593                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  12081017593                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     28221000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     28221000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    133898000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    133898000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    162119000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    162119000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.011833                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011833                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.094495                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.094495                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.158734                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.158734                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.132566                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.132566                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.022973                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.022973                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.022973                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.022973                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 77446.175344                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77446.175344                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 80271.022689                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 80271.022689                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 50863.638563                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50863.638563                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 38718.220077                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 38718.220077                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 79012.024728                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79012.024728                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 79012.024728                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79012.024728                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                3988736                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          3922177                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             9579                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1277971                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                1089725                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            85.269932                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  22815                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               948                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     5466763                       # DTB read hits
system.cpu3.dtb.read_misses                     55546                       # DTB read misses
system.cpu3.dtb.read_acv                           24                       # DTB read access violations
system.cpu3.dtb.read_accesses                 5278285                       # DTB read accesses
system.cpu3.dtb.write_hits                    1162803                       # DTB write hits
system.cpu3.dtb.write_misses                   294298                       # DTB write misses
system.cpu3.dtb.write_acv                          23                       # DTB write access violations
system.cpu3.dtb.write_accesses                1180450                       # DTB write accesses
system.cpu3.dtb.data_hits                     6629566                       # DTB hits
system.cpu3.dtb.data_misses                    349844                       # DTB misses
system.cpu3.dtb.data_acv                           47                       # DTB access violations
system.cpu3.dtb.data_accesses                 6458735                       # DTB accesses
system.cpu3.itb.fetch_hits                    2688327                       # ITB hits
system.cpu3.itb.fetch_misses                     8910                       # ITB misses
system.cpu3.itb.fetch_acv                          25                       # ITB acv
system.cpu3.itb.fetch_accesses                2697237                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        32319350                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           3246712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      32897524                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    3988736                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           1112540                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     28395936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 478862                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                        17                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles               40068                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles       394130                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles         1345                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                  2879958                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 4886                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          32317639                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.017943                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.492445                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                26996098     83.53%     83.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  171085      0.53%     84.06% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  294909      0.91%     84.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  911817      2.82%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  218741      0.68%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  263778      0.82%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  160379      0.50%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  161614      0.50%     90.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                 3139218      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            32317639                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.123416                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.017889                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2451771                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             25956446                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  2140393                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1530649                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                238380                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved               16640                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                 1074                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              25358466                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 4703                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                238380                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 2803687                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                9257073                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       9109840                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  2840595                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8068064                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              24230753                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents               4689747                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents               1432978                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                 53908                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           18775742                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             31131670                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        20290479                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups         10840528                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps             11933728                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 6842014                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           1399248                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          5028                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9847829                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             5641974                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1699929                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           660165                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          409558                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  22049837                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            1020396                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 21400102                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             4436                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        9204720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      1915939                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved       1001567                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     32317639                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.662180                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.319543                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           21278494     65.84%     65.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            6462188     20.00%     85.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2493025      7.71%     93.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             759190      2.35%     95.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             317911      0.98%     96.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             341579      1.06%     97.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             190884      0.59%     98.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             245493      0.76%     99.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             228875      0.71%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       32317639                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1973      1.20%      1.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      1.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      1.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    2      0.00%      1.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      1.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      1.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   5      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      1.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                134712     82.14%     83.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                27319     16.66%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                7      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              7022765     32.82%     32.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3928      0.02%     32.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     32.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3212459     15.01%     47.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     47.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  9      0.00%     47.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           3015613     14.09%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  3      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5545311     25.91%     87.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1464823      6.84%     94.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess           1135184      5.30%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              21400102                       # Type of FU issued
system.cpu3.iq.rate                          0.662145                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     164011                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007664                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          62561243                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         25889591                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     14510056                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads           12725047                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes           6387389                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses      6361763                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              15201336                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                6362770                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           17188                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      3378363                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         2060                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       956080                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked         2369                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                238380                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                3119338                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               924557                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           23356722                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts             6356                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              5641974                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1699929                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts           1012889                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                346445                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                 5785                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          2060                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          5296                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       122745                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              128041                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             21334349                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              5533088                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            65753                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                       286489                       # number of nop insts executed
system.cpu3.iew.exec_refs                     6990912                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1045166                       # Number of branches executed
system.cpu3.iew.exec_stores                   1457824                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.660111                       # Inst execution rate
system.cpu3.iew.wb_sent                      21260172                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     20871819                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 15818388                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 19159501                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.645799                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.825616                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        6864317                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls          18829                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           126514                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     31285098                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.451629                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.058726                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     22599592     72.24%     72.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6259890     20.01%     92.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1583883      5.06%     97.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       138314      0.44%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       113755      0.36%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       153820      0.49%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       206046      0.66%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        12125      0.04%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       217673      0.70%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     31285098                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            14129253                       # Number of instructions committed
system.cpu3.commit.committedOps              14129253                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       3007460                       # Number of memory references committed
system.cpu3.commit.loads                      2263611                       # Number of loads committed
system.cpu3.commit.membars                       6071                       # Number of memory barriers committed
system.cpu3.commit.branches                    621849                       # Number of branches committed
system.cpu3.commit.fp_insts                   6359816                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7492928                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               18010                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       269935      1.91%      1.91% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         3480838     24.64%     26.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3467      0.02%     26.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     26.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3211422     22.73%     49.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     49.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             5      0.00%     49.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      3014669     21.34%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             3      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2269682     16.06%     86.70% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        744048      5.27%     91.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess      1135184      8.03%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         14129253                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               217673                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                    50626181                       # The number of ROB reads
system.cpu3.rob.rob_writes                   43019799                       # The number of ROB writes
system.cpu3.timesIdled                            372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                     2837240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   13859325                       # Number of Instructions Simulated
system.cpu3.committedOps                     13859325                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.331957                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.331957                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.428824                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.428824                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                19002981                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11847913                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                 10817982                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 6294812                       # number of floating regfile writes
system.cpu3.misc_regfile_reads                7403490                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                473326                       # number of misc regfile writes
system.cpu3.icache.tags.replacements            16980                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999761                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2863585                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16980                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           168.644582                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.999761                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          464                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5776898                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5776898                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2862862                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2862862                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2862862                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2862862                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2862862                       # number of overall hits
system.cpu3.icache.overall_hits::total        2862862                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        17096                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17096                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        17096                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17096                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        17096                       # number of overall misses
system.cpu3.icache.overall_misses::total        17096                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1674486437                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1674486437                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1674486437                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1674486437                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1674486437                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1674486437                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2879958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2879958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2879958                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2879958                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2879958                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2879958                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.005936                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005936                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.005936                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005936                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.005936                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005936                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 97946.094818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 97946.094818                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 97946.094818                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 97946.094818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 97946.094818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 97946.094818                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          114                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          114                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          114                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        16982                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16982                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        16982                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16982                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        16982                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16982                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1234047813                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1234047813                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1234047813                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1234047813                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1234047813                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1234047813                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.005897                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005897                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.005897                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005897                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.005897                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005897                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 72667.990402                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72667.990402                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 72667.990402                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72667.990402                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 72667.990402                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72667.990402                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           142100                       # number of replacements
system.cpu3.dcache.tags.tagsinuse         1007.813844                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5935800                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           142100                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            41.771992                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data  1007.813844                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.984193                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.984193                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          637                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          520                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.622070                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12549472                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12549472                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      5345861                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5345861                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       526361                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        526361                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2712                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2712                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2778                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2778                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      5872222                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5872222                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      5872222                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5872222                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       109796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       109796                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       212835                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       212835                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1144                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1144                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          822                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          822                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       322631                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        322631                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       322631                       # number of overall misses
system.cpu3.dcache.overall_misses::total       322631                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  10359518344                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10359518344                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  22055536986                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  22055536986                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     87359245                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     87359245                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     50687942                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     50687942                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       216000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       216000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  32415055330                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  32415055330                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  32415055330                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  32415055330                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      5455657                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5455657                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       739196                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       739196                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         3856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         3600                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3600                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      6194853                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6194853                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      6194853                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6194853                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.020125                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.020125                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.287928                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.287928                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.296680                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.296680                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.228333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.228333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.052080                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.052080                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.052080                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.052080                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 94352.420343                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 94352.420343                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 103627.396744                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103627.396744                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 76362.976399                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 76362.976399                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 61664.163017                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 61664.163017                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 100470.988002                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100470.988002                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 100470.988002                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100470.988002                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         9653                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1737                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     5.557283                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        89898                       # number of writebacks
system.cpu3.dcache.writebacks::total            89898                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        41209                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        41209                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       136493                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       136493                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       177702                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       177702                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       177702                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       177702                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        68587                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        68587                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        76342                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        76342                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         1018                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1018                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          818                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          818                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       144929                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       144929                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       144929                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       144929                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   5280128827                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5280128827                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   6218754148                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6218754148                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     53606753                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     53606753                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     32122058                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     32122058                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  11498882975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  11498882975                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  11498882975                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  11498882975                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     91534000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     91534000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     92734000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     92734000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.012572                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012572                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.103277                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.103277                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.264004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.264004                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.227222                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.227222                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.023395                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023395                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.023395                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023395                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 76984.396854                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76984.396854                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 81459.146315                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 81459.146315                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 52658.892927                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52658.892927                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 39269.019560                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 39269.019560                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 79341.491178                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 79341.491178                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 79341.491178                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 79341.491178                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     148                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    122037                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3376     32.20%     32.20% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     11      0.10%     32.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    360      3.43%     35.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     16      0.15%     35.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6721     64.11%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               10484                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3374     47.39%     47.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      11      0.15%     47.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     360      5.06%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      16      0.22%     52.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3358     47.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7119                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            337988910000     96.21%     96.21% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               26980000      0.01%     96.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              603080000      0.17%     96.39% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               63920000      0.02%     96.41% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            12608800000      3.59%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        351291690000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999408                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.499628                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.679035                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      5.88%     11.76% # number of syscalls executed
system.cpu0.kern.syscall::3                         2     11.76%     23.53% # number of syscalls executed
system.cpu0.kern.syscall::4                         1      5.88%     29.41% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      5.88%     35.29% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      5.88%     41.18% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      5.88%     47.06% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      5.88%     52.94% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     17.65%     70.59% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     23.53%     94.12% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      5.88%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    17                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   21      0.19%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   86      0.78%      0.97% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.03%      1.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 9403     85.33%     86.32% # number of callpals executed
system.cpu0.kern.callpal::rdps                    724      6.57%     92.89% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     92.90% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     92.91% # number of callpals executed
system.cpu0.kern.callpal::rti                     694      6.30%     99.21% # number of callpals executed
system.cpu0.kern.callpal::callsys                  71      0.64%     99.85% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.02%     99.87% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 14      0.13%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11020                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              780                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                632                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                632                      
system.cpu0.kern.mode_good::user                  632                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.810256                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.895184                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       37388820000     10.64%     10.64% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        313902870000     89.36%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      86                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    118068                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1964     28.65%     28.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    360      5.25%     33.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     18      0.26%     34.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4513     65.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                6855                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1964     45.80%     45.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     360      8.40%     54.20% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      18      0.42%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1946     45.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4288                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            344228040000     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              589240000      0.17%     98.09% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               75320000      0.02%     98.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             6653360000      1.89%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        351545960000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.431199                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.625529                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   14      0.19%      0.19% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   79      1.07%      1.26% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.07%      1.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 5864     79.53%     80.86% # number of callpals executed
system.cpu1.kern.callpal::rdps                    725      9.83%     90.70% # number of callpals executed
system.cpu1.kern.callpal::rti                     613      8.31%     99.01% # number of callpals executed
system.cpu1.kern.callpal::callsys                  41      0.56%     99.57% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     99.58% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 31      0.42%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  7373                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              634                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                560                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 58                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                572                      
system.cpu1.kern.mode_good::user                  560                      
system.cpu1.kern.mode_good::idle                   12                      
system.cpu1.kern.mode_switch_good::kernel     0.902208                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.206897                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.913738                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       10914110000      3.11%      3.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        312957800000     89.27%     92.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         26706150000      7.62%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      79                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      82                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    122671                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3598     33.63%     33.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.17%     33.80% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    360      3.37%     37.17% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     19      0.18%     37.34% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6703     62.66%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               10698                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3597     47.48%     47.48% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.24%     47.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     360      4.75%     52.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      19      0.25%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3582     47.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7576                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            339358180000     96.54%     96.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               49000000      0.01%     96.56% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              610610000      0.17%     96.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               74090000      0.02%     96.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            11419190000      3.25%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        351511070000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999722                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.534388                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.708170                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.85%      1.85% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.85%      3.70% # number of syscalls executed
system.cpu2.kern.syscall::4                        27     50.00%     53.70% # number of syscalls executed
system.cpu2.kern.syscall::17                        6     11.11%     64.81% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.85%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.85%     68.52% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     14.81%     83.33% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      3.70%     87.04% # number of syscalls executed
system.cpu2.kern.syscall::74                        4      7.41%     94.44% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.85%     96.30% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.85%     98.15% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.85%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    54                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   24      0.21%      0.21% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   93      0.80%      1.01% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      1.03% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9591     82.84%     83.87% # number of callpals executed
system.cpu2.kern.callpal::rdps                    799      6.90%     90.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     90.78% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     90.78% # number of callpals executed
system.cpu2.kern.callpal::rti                     712      6.15%     96.93% # number of callpals executed
system.cpu2.kern.callpal::callsys                  97      0.84%     97.77% # number of callpals executed
system.cpu2.kern.callpal::rdunique                257      2.22%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11578                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              804                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                643                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                643                      
system.cpu2.kern.mode_good::user                  643                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.799751                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.888735                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       39111750000     11.11%     11.11% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        313066330000     88.89%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      93                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      56                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    117986                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2086     29.33%     29.33% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    360      5.06%     34.39% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     27      0.38%     34.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   4640     65.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                7113                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2086     45.92%     45.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     360      7.92%     53.84% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      27      0.59%     54.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2070     45.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4543                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            344261420000     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              595350000      0.17%     98.09% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               97010000      0.03%     98.12% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             6612120000      1.88%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        351565900000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.446121                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.638690                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   15      0.20%      0.20% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   99      1.29%      1.49% # number of callpals executed
system.cpu3.kern.callpal::tbi                       6      0.08%      1.57% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 6109     79.89%     81.46% # number of callpals executed
system.cpu3.kern.callpal::rdps                    733      9.59%     91.04% # number of callpals executed
system.cpu3.kern.callpal::rti                     621      8.12%     99.16% # number of callpals executed
system.cpu3.kern.callpal::callsys                  42      0.55%     99.71% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.03%     99.74% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 20      0.26%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  7647                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              721                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                563                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                563                      
system.cpu3.kern.mode_good::user                  563                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.780860                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.876947                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       41379310000     11.75%     11.75% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        310872050000     88.25%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      99                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007523                       # Number of seconds simulated
sim_ticks                                  7522750000                       # Number of ticks simulated
final_tick                               3770453270000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               65450764                       # Simulator instruction rate (inst/s)
host_op_rate                                 65450523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2061450927                       # Simulator tick rate (ticks/s)
host_mem_usage                                 474352                       # Number of bytes of host memory used
host_seconds                                     3.65                       # Real time elapsed on the host
sim_insts                                   238844499                       # Number of instructions simulated
sim_ops                                     238844499                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         247488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         272704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         138496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          99584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         442304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1952128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       247488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       138496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       442304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        833600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       684416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          684416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            3867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            6911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           11650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10694                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10694                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          32898608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          36250573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          18410289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          13237712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          58795520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          99112692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            706125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             85075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             259496594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     32898608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     18410289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     58795520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       706125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110810541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        90979496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90979496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        90979496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         32898608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         36250573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         18410289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         13237712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         58795520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         99112692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           706125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            85075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            350476089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       30501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10694                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1937472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  683712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1952064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               684416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    228                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          108                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              506                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7522580000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.669744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.265591                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.792056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6328     50.36%     50.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3282     26.12%     76.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          993      7.90%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          484      3.85%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          314      2.50%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.48%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          154      1.23%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          103      0.82%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          722      5.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12566                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.993661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.932627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     50.177051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             16      2.54%      2.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           342     54.20%     56.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            84     13.31%     70.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            56      8.87%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            28      4.44%     83.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      4.12%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      2.85%     90.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      1.90%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      1.58%     93.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            9      1.43%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            6      0.95%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      1.11%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.63%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.48%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.63%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           631                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.930269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.883899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.287875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              379     60.06%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      4.75%     64.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              154     24.41%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      4.44%     93.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      6.02%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           631                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    431562251                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               999181001                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  151365000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14255.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33005.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       257.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    259.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    20367                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8024                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.12                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     182609.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      782668750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       251420000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT      6495215000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8286667200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10047580200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4521495000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5482310625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            23863234200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            27087785400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3326009040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3833529120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        246267637200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        246267637200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        760533957855                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        777841299630                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1595136684000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1579954805250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2641935684495                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2650514947425                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           700.694522                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.969915                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               22166                       # Transaction distribution
system.membus.trans_dist::ReadResp              22168                       # Transaction distribution
system.membus.trans_dist::WriteReq                 38                       # Transaction distribution
system.membus.trans_dist::WriteResp                38                       # Transaction distribution
system.membus.trans_dist::Writeback             10694                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              204                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            116                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             320                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9167                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9167                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         7734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         7734                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        12072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        12090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         4328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         4328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         4065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         4085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        13823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        13823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        30709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        30731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total           77                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       247552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       247552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       454912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       454984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       138496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       138496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       146432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       146512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port       442304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total       442304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave           88                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      1200960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      1201048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total         5312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2636912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1044                       # Total snoops (count)
system.membus.snoop_fanout::samples             42347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    8                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                   42347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               8                       # Request fanout histogram
system.membus.snoop_fanout::max_value               8                       # Request fanout histogram
system.membus.snoop_fanout::total               42347                       # Request fanout histogram
system.membus.reqLayer0.occupancy               76000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           127904994                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy           36165999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           44761703                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer4.occupancy           20293248                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer5.occupancy           15758727                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy           64639499                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer7.occupancy          109885224                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer8.occupancy             780750                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             233237                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.branchPred.lookups                  49583                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            37886                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2988                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               37030                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  20176                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            54.485552                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   4176                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               102                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       48047                       # DTB read hits
system.cpu0.dtb.read_misses                       410                       # DTB read misses
system.cpu0.dtb.read_acv                            2                       # DTB read access violations
system.cpu0.dtb.read_accesses                   13440                       # DTB read accesses
system.cpu0.dtb.write_hits                      35357                       # DTB write hits
system.cpu0.dtb.write_misses                       72                       # DTB write misses
system.cpu0.dtb.write_acv                          23                       # DTB write access violations
system.cpu0.dtb.write_accesses                   7350                       # DTB write accesses
system.cpu0.dtb.data_hits                       83404                       # DTB hits
system.cpu0.dtb.data_misses                       482                       # DTB misses
system.cpu0.dtb.data_acv                           25                       # DTB access violations
system.cpu0.dtb.data_accesses                   20790                       # DTB accesses
system.cpu0.itb.fetch_hits                      13140                       # ITB hits
system.cpu0.itb.fetch_misses                      759                       # ITB misses
system.cpu0.itb.fetch_acv                          16                       # ITB acv
system.cpu0.itb.fetch_accesses                  13899                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                          199126                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             69997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        300565                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      49583                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             24352                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        92732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   8406                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 182                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        31446                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles          154                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.CacheLines                    41510                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1764                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            198714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.512551                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.745880                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  141948     71.43%     71.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    4410      2.22%     73.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6515      3.28%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    4657      2.34%     79.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   10147      5.11%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    3374      1.70%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    3745      1.88%     87.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    2118      1.07%     89.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   21800     10.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              198714                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.249003                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.509421                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   61901                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                84239                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    44171                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 4624                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3779                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                3245                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  454                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                272520                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1380                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  3779                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   65408                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   5969                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         64073                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    45192                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                14293                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                260807                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  309                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   456                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  2731                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4510                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             176761                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               331119                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          330929                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups              161                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               134283                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   42480                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts              6302                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           993                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    31584                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               52154                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              38155                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             9046                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4200                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    237440                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               7871                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   224336                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              342                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          48915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        27079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          5210                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       198714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.128939                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.716004                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             114358     57.55%     57.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              28649     14.42%     71.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              17954      9.04%     81.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              13645      6.87%     87.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              11504      5.79%     93.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               5964      3.00%     96.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               4346      2.19%     98.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               1420      0.71%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                874      0.44%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         198714                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    458      5.81%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  4391     55.70%     61.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3035     38.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               133198     59.37%     59.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 266      0.12%     59.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     59.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 31      0.01%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               50682     22.59%     82.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              36255     16.16%     98.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess              3904      1.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                224336                       # Type of FU issued
system.cpu0.iq.rate                          1.126603                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       7884                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.035144                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            655025                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           294252                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       217163                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                588                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes               291                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses          268                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                231907                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                    313                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads            2371                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        11203                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         5003                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3779                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   5187                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  247                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             249836                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts             1556                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                52154                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               38155                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              6260                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  208                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           334                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1217                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2396                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3613                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               220825                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                48587                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             3512                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                         4525                       # number of nop insts executed
system.cpu0.iew.exec_refs                       84084                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   29904                       # Number of branches executed
system.cpu0.iew.exec_stores                     35497                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.108971                       # Inst execution rate
system.cpu0.iew.wb_sent                        218633                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       217431                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   106831                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   139841                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.091927                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.763946                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          51203                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           2661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             3310                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       189961                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.037450                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.055832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       124229     65.40%     65.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        29385     15.47%     80.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        10512      5.53%     86.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         5157      2.71%     89.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         4822      2.54%     91.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2864      1.51%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         2230      1.17%     94.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1889      0.99%     95.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         8873      4.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       189961                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              197075                       # Number of instructions committed
system.cpu0.commit.committedOps                197075                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         74103                       # Number of memory references committed
system.cpu0.commit.loads                        40951                       # Number of loads committed
system.cpu0.commit.membars                       1081                       # Number of memory barriers committed
system.cpu0.commit.branches                     26364                       # Number of branches committed
system.cpu0.commit.fp_insts                       261                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   190224                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2676                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass         3054      1.55%      1.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          114366     58.03%     59.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            242      0.12%     59.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     59.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            30      0.02%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.72% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          42032     21.33%     81.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         33447     16.97%     98.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess         3904      1.98%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           197075                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 8873                       # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads                      426680                       # The number of ROB reads
system.cpu0.rob.rob_writes                     505375                       # The number of ROB writes
system.cpu0.timesIdled                             66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                            412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles                      463546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts                     194021                       # Number of Instructions Simulated
system.cpu0.committedOps                       194021                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.026312                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.026312                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.974363                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.974363                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  292210                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 153002                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      141                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     102                       # number of floating regfile writes
system.cpu0.misc_regfile_reads                  12796                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  3360                       # number of misc regfile writes
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  38                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 38                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                76000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               38000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             3868                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              52150                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             4380                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.906393                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          495                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86888                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86888                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        37576                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37576                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        37576                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37576                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        37576                       # number of overall hits
system.cpu0.icache.overall_hits::total          37576                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3934                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3934                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3934                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3934                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3934                       # number of overall misses
system.cpu0.icache.overall_misses::total         3934                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    370308249                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    370308249                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    370308249                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    370308249                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    370308249                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    370308249                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        41510                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41510                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        41510                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41510                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        41510                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41510                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.094772                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.094772                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.094772                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.094772                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.094772                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.094772                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 94130.210727                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94130.210727                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 94130.210727                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94130.210727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 94130.210727                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94130.210727                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           68                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         3866                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3866                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         3866                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3866                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         3866                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3866                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    268977001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    268977001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    268977001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    268977001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    268977001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    268977001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.093134                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.093134                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.093134                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.093134                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.093134                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.093134                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69575.013192                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69575.013192                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69575.013192                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69575.013192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69575.013192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69575.013192                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             4755                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          944.750273                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              88053                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5574                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.797094                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   944.750273                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.922608                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.922608                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          818                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           161413                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          161413                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        36276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          36276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        18199                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         18199                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          585                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          585                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          654                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          654                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        54475                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           54475                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        54475                       # number of overall hits
system.cpu0.dcache.overall_hits::total          54475                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         8170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8170                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        14232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14232                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           32                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        22402                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         22402                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        22402                       # number of overall misses
system.cpu0.dcache.overall_misses::total        22402                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    716784240                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    716784240                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1346750992                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1346750992                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     14897000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14897000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1884989                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1884989                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2063535232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2063535232                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2063535232                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2063535232                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        44446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        44446                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        32431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        32431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          686                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        76877                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        76877                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        76877                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        76877                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.183819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.183819                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.438839                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.438839                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.214765                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.214765                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.046647                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046647                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.291401                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.291401                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.291401                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.291401                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 87733.689106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87733.689106                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 94628.372119                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 94628.372119                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 93106.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 93106.250000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 58905.906250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 58905.906250                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 92113.884117                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92113.884117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 92113.884117                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92113.884117                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          995                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              251                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     3.964143                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2847                       # number of writebacks
system.cpu0.dcache.writebacks::total             2847                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         5513                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5513                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        12115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12115                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           48                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        17628                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17628                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        17628                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17628                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         2657                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2657                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         2117                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2117                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          112                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           32                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4774                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4774                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4774                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    189896251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    189896251                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    152396775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    152396775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      7789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7789500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1060011                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1060011                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    342293026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    342293026                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    342293026                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    342293026                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      1980000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      1980000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      1980000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1980000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.059780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.059780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.065277                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065277                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.150336                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.150336                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.046647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.062099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.062099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.062099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.062099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 71470.173504                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71470.173504                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 71987.139821                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71987.139821                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 69549.107143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69549.107143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 33125.343750                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33125.343750                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71699.418936                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71699.418936                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71699.418936                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71699.418936                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  45546                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            38300                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1368                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               29290                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  17867                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            61.000341                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   2563                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               121                       # Number of incorrect RAS predictions.
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       29647                       # DTB read hits
system.cpu1.dtb.read_misses                      1027                       # DTB read misses
system.cpu1.dtb.read_acv                           26                       # DTB read access violations
system.cpu1.dtb.read_accesses                    3252                       # DTB read accesses
system.cpu1.dtb.write_hits                      15110                       # DTB write hits
system.cpu1.dtb.write_misses                      296                       # DTB write misses
system.cpu1.dtb.write_acv                          20                       # DTB write access violations
system.cpu1.dtb.write_accesses                   1395                       # DTB write accesses
system.cpu1.dtb.data_hits                       44757                       # DTB hits
system.cpu1.dtb.data_misses                      1323                       # DTB misses
system.cpu1.dtb.data_acv                           46                       # DTB access violations
system.cpu1.dtb.data_accesses                    4647                       # DTB accesses
system.cpu1.itb.fetch_hits                       7389                       # ITB hits
system.cpu1.itb.fetch_misses                      621                       # ITB misses
system.cpu1.itb.fetch_acv                           5                       # ITB acv
system.cpu1.itb.fetch_accesses                   8010                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                          187752                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             49214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        236761                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      45546                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             20430                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       115945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5998                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles                        59                       # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles                 220                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        18939                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles          155                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.CacheLines                    30874                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  722                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            187531                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.262517                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.553695                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  142217     75.84%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2712      1.45%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    7698      4.10%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    2470      1.32%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    7706      4.11%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1783      0.95%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    5310      2.83%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1436      0.77%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   16199      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              187531                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.242586                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.261031                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   44086                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               103555                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    33145                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3868                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2877                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                1973                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  130                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                196114                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  367                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2877                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   46959                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   3616                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         87881                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    34345                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                11853                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                184062                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   306                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   106                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                  1402                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             125880                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               217477                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          217210                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups              185                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps               102538                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   23342                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             10514                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           780                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    30855                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               33263                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              16753                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             6541                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2926                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    165325                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               7315                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   158643                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              380                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          30868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        16402                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          5087                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       187531                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.845956                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.459618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             123559     65.89%     65.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              22093     11.78%     77.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              13660      7.28%     84.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              13145      7.01%     91.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               9726      5.19%     97.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               2622      1.40%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1736      0.93%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                555      0.30%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                435      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         187531                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                    111      2.26%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      2.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  2986     60.67%     62.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1825     37.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                6      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               102623     64.69%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 138      0.09%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     64.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 26      0.02%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  3      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               33056     20.84%     85.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              15844      9.99%     95.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess              6947      4.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                158643                       # Type of FU issued
system.cpu1.iq.rate                          0.844960                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       4922                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031026                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            509377                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           203347                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       153144                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                742                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes               401                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses          313                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                163167                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                    392                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             652                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         7622                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         2492                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          519                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2877                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   2995                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  123                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             176862                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts             1271                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                33263                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               16753                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              6013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    69                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   50                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           241                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           797                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         1586                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2383                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               156684                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                31258                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1959                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                         4222                       # number of nop insts executed
system.cpu1.iew.exec_refs                       46870                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   23537                       # Number of branches executed
system.cpu1.iew.exec_stores                     15612                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.834526                       # Inst execution rate
system.cpu1.iew.wb_sent                        155423                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       153457                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    71739                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    90517                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.817339                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.792547                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          30500                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2173                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       181859                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.790503                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.816094                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       128894     70.88%     70.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        25785     14.18%     85.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        11486      6.32%     91.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3150      1.73%     93.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1794      0.99%     94.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1409      0.77%     94.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1277      0.70%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          842      0.46%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         7222      3.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       181859                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              143760                       # Number of instructions committed
system.cpu1.commit.committedOps                143760                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         39902                       # Number of memory references committed
system.cpu1.commit.loads                        25641                       # Number of loads committed
system.cpu1.commit.membars                       1144                       # Number of memory barriers committed
system.cpu1.commit.branches                     21083                       # Number of branches committed
system.cpu1.commit.fp_insts                       296                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   137511                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                1582                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass         2897      2.02%      2.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           92712     64.49%     66.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            121      0.08%     66.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     66.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd            25      0.02%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             3      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          26785     18.63%     85.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         14270      9.93%     95.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess         6947      4.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           143760                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 7222                       # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads                      342152                       # The number of ROB reads
system.cpu1.rob.rob_writes                     354286                       # The number of ROB writes
system.cpu1.timesIdled                             53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                            221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      496247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     140869                       # Number of Instructions Simulated
system.cpu1.committedOps                       140869                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.332813                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.332813                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.750293                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.750293                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  196639                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 112222                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                      164                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                     171                       # number of floating regfile writes
system.cpu1.misc_regfile_reads                  16459                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  4702                       # number of misc regfile writes
system.cpu1.icache.tags.replacements             2164                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1817936                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2676                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           679.348281                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          448                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            63912                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           63912                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        28689                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          28689                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        28689                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           28689                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        28689                       # number of overall hits
system.cpu1.icache.overall_hits::total          28689                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2185                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2185                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2185                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2185                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2185                       # number of overall misses
system.cpu1.icache.overall_misses::total         2185                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    212114498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    212114498                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    212114498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    212114498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    212114498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    212114498                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        30874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        30874                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        30874                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        30874                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        30874                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        30874                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.070772                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.070772                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.070772                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.070772                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.070772                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.070772                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 97077.573455                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97077.573455                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 97077.573455                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97077.573455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 97077.573455                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97077.573455                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2164                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2164                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2164                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    155024752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    155024752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    155024752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    155024752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    155024752                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    155024752                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.070091                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.070091                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.070091                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.070091                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.070091                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.070091                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71638.055453                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71638.055453                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71638.055453                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71638.055453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71638.055453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71638.055453                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             1486                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          925.126454                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1549417                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2396                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           646.668197                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   925.126454                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.903444                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903444                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          815                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            88254                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           88254                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        24555                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24555                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        10348                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         10348                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          518                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          518                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          476                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          476                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        34903                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34903                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        34903                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34903                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3965                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3965                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         3320                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3320                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           74                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           31                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         7285                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7285                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         7285                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7285                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    361117249                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    361117249                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    310977894                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    310977894                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      6916500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6916500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      1859992                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1859992                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    672095143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    672095143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    672095143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    672095143                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        28520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        28520                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        13668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          507                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          507                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        42188                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42188                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        42188                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42188                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.139025                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.139025                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.242903                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.242903                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.061144                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061144                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.172679                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172679                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.172679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172679                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 91076.229256                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91076.229256                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 93668.040361                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93668.040361                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 93466.216216                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 93466.216216                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 59999.741935                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 59999.741935                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 92257.397804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92257.397804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 92257.397804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92257.397804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          402                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              119                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.378151                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          732                       # number of writebacks
system.cpu1.dcache.writebacks::total              732                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         2774                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2774                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2825                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2825                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5599                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5599                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5599                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5599                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1191                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          495                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          495                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           31                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1686                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     86173751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     86173751                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     35070004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35070004                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      2494750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2494750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1091008                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1091008                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    121243755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    121243755                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    121243755                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    121243755                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      2206000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2206000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      2206000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2206000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.041760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041760                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036216                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036216                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.064189                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.064189                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.061144                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.061144                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.039964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.039964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 72354.115029                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 72354.115029                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 70848.492929                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70848.492929                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 65651.315789                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65651.315789                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 35193.806452                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 35193.806452                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 71912.072954                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71912.072954                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 71912.072954                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71912.072954                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 118935                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            96853                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             6134                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               80965                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  54076                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            66.789353                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   7447                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               175                       # Number of incorrect RAS predictions.
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      102655                       # DTB read hits
system.cpu2.dtb.read_misses                      1639                       # DTB read misses
system.cpu2.dtb.read_acv                            2                       # DTB read access violations
system.cpu2.dtb.read_accesses                   42690                       # DTB read accesses
system.cpu2.dtb.write_hits                      93965                       # DTB write hits
system.cpu2.dtb.write_misses                      965                       # DTB write misses
system.cpu2.dtb.write_acv                           8                       # DTB write access violations
system.cpu2.dtb.write_accesses                  17928                       # DTB write accesses
system.cpu2.dtb.data_hits                      196620                       # DTB hits
system.cpu2.dtb.data_misses                      2604                       # DTB misses
system.cpu2.dtb.data_acv                           10                       # DTB access violations
system.cpu2.dtb.data_accesses                   60618                       # DTB accesses
system.cpu2.itb.fetch_hits                      34509                       # ITB hits
system.cpu2.itb.fetch_misses                      818                       # ITB misses
system.cpu2.itb.fetch_acv                           9                       # ITB acv
system.cpu2.itb.fetch_accesses                  35327                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                          450352                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            146977                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        727989                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     118935                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             61523                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       265881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                  17234                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 340                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles        27918                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles           71                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.CacheLines                    94617                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 3427                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            449804                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.618458                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.793598                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  311035     69.15%     69.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    9306      2.07%     71.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   17985      4.00%     75.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   11846      2.63%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   26133      5.81%     83.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6519      1.45%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    9882      2.20%     87.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6028      1.34%     88.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   51070     11.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              449804                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.264093                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.616489                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  113481                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               217310                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    92740                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                18323                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  7950                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                6608                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  706                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                645966                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2196                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  7950                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  124177                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  18227                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        147959                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   100295                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                51196                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                617826                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 15435                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   164                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                 17970                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             407525                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               817241                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          814364                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups             2541                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps               303324                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  104193                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             15830                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          1883                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   114238                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              114007                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             100289                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            25812                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           16460                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    566721                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              12909                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   526162                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1051                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined         118995                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        80080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          8306                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       449804                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.169758                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.737710                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             254149     56.50%     56.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              66354     14.75%     71.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              37769      8.40%     79.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              34355      7.64%     87.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              26998      6.00%     93.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              13856      3.08%     96.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              11912      2.65%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2827      0.63%     99.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1584      0.35%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         449804                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                    851      4.86%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  8126     46.43%     51.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 8523     48.70%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass              456      0.09%      0.09% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               308364     58.61%     58.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 592      0.11%     58.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     58.81% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1176      0.22%     59.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     59.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     59.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     59.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                228      0.04%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.07% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              109777     20.86%     79.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              96073     18.26%     98.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess              9496      1.80%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                526162                       # Type of FU issued
system.cpu2.iq.rate                          1.168335                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      17500                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.033260                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1512882                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           695248                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       505334                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads               7796                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes              3879                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         3720                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                539145                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   4061                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads            4610                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads        27672                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          526                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         9978                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked         1484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  7950                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                  13430                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                  946                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             591023                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             3743                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               114007                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              100289                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             10124                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   129                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                  768                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           526                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          3052                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         4545                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                7597                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               518378                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               104786                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             7783                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        11393                       # number of nop insts executed
system.cpu2.iew.exec_refs                      199914                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   69911                       # Number of branches executed
system.cpu2.iew.exec_stores                     95128                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.151051                       # Inst execution rate
system.cpu2.iew.wb_sent                        513549                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       509054                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   256103                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   360052                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.130347                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.711294                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts         117012                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           4603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             6797                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       430122                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.082435                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.030778                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       272055     63.25%     63.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        66523     15.47%     78.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        28311      6.58%     85.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        13324      3.10%     88.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        15618      3.63%     92.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         6101      1.42%     93.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         6036      1.40%     94.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         3963      0.92%     95.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        18191      4.23%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       430122                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              465579                       # Number of instructions committed
system.cpu2.commit.committedOps                465579                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        176646                       # Number of memory references committed
system.cpu2.commit.loads                        86335                       # Number of loads committed
system.cpu2.commit.membars                       2317                       # Number of memory barriers committed
system.cpu2.commit.branches                     60120                       # Number of branches committed
system.cpu2.commit.fp_insts                      3618                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   447596                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                4554                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass         9835      2.11%      2.11% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          265253     56.97%     59.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            564      0.12%     59.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     59.21% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1172      0.25%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     59.46% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv           227      0.05%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead          88652     19.04%     78.55% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         90380     19.41%     97.96% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess         9496      2.04%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           465579                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                18191                       # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads                      986045                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1185119                       # The number of ROB writes
system.cpu2.timesIdled                             91                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                            548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      323288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     456198                       # Number of Instructions Simulated
system.cpu2.committedOps                       456198                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.987185                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.987185                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.012981                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.012981                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  708645                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 342738                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     2463                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    2359                       # number of floating regfile writes
system.cpu2.misc_regfile_reads                  17921                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  7814                       # number of misc regfile writes
system.cpu2.icache.tags.replacements             6911                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.905953                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              94794                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             7422                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.772029                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.905953                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999816                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999816                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           196146                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          196146                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        87596                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          87596                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        87596                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           87596                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        87596                       # number of overall hits
system.cpu2.icache.overall_hits::total          87596                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         7021                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7021                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         7021                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7021                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         7021                       # number of overall misses
system.cpu2.icache.overall_misses::total         7021                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    660458499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    660458499                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    660458499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    660458499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    660458499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    660458499                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        94617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        94617                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        94617                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        94617                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        94617                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        94617                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.074204                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.074204                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.074204                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.074204                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.074204                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.074204                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 94069.007121                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 94069.007121                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 94069.007121                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 94069.007121                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 94069.007121                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 94069.007121                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          109                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          109                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          109                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         6912                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         6912                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         6912                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         6912                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         6912                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         6912                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    478296501                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    478296501                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    478296501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    478296501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    478296501                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    478296501                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.073052                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.073052                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.073052                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.073052                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.073052                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.073052                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69197.989149                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69197.989149                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69197.989149                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69197.989149                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69197.989149                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69197.989149                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            11379                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          868.360247                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             142003                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            12403                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.449085                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   868.360247                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.848008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.848008                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          655                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           387372                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          387372                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data        82898                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          82898                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        37765                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         37765                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1277                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1277                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         1266                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1266                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       120663                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          120663                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       120663                       # number of overall hits
system.cpu2.dcache.overall_hits::total         120663                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        13216                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13216                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        51117                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51117                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          198                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          198                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           44                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        64333                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64333                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        64333                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1245777500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1245777500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   4944618657                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4944618657                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     18457750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     18457750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      2692995                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2692995                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   6190396157                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6190396157                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   6190396157                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6190396157                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data        96114                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        96114                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        88882                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        88882                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       184996                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       184996                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       184996                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       184996                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.137503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.137503                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.575111                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.575111                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.134237                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.134237                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.033588                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.033588                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.347753                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.347753                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.347753                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.347753                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 94262.825363                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 94262.825363                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 96731.393802                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 96731.393802                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 93220.959596                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 93220.959596                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 61204.431818                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 61204.431818                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 96224.273033                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96224.273033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 96224.273033                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96224.273033                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3371                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              643                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     5.242613                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets     3.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7115                       # number of writebacks
system.cpu2.dcache.writebacks::total             7115                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         8202                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8202                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        44366                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        44366                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           90                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           90                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        52568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52568                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        52568                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52568                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         5014                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5014                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         6751                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6751                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           44                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        11765                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        11765                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        11765                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        11765                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    371886250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    371886250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    508241996                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    508241996                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      7252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      7252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      1670005                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1670005                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    880128246                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    880128246                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    880128246                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    880128246                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data      2422000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      2422000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data      2422000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2422000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.052167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.052167                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.075955                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.075955                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.073220                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.073220                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.033588                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.033588                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.063596                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063596                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.063596                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063596                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 74169.575189                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74169.575189                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 75283.957340                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75283.957340                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 67148.148148                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67148.148148                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 37954.659091                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37954.659091                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 74809.030684                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74809.030684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 74809.030684                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74809.030684                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4236                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             3492                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect               91                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                3506                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   1159                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            33.057616                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    268                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                15                       # Number of incorrect RAS predictions.
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                        2609                       # DTB read hits
system.cpu3.dtb.read_misses                        36                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                      36                       # DTB read accesses
system.cpu3.dtb.write_hits                       1485                       # DTB write hits
system.cpu3.dtb.write_misses                       14                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                     14                       # DTB write accesses
system.cpu3.dtb.data_hits                        4094                       # DTB hits
system.cpu3.dtb.data_misses                        50                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                      50                       # DTB accesses
system.cpu3.itb.fetch_hits                        397                       # ITB hits
system.cpu3.itb.fetch_misses                      128                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                    525                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                           14963                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3134                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         17147                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4236                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              1427                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         4936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    504                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         6353                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles          184                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.CacheLines                     2274                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   44                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             14963                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.145960                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.499983                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   11793     78.81%     78.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     254      1.70%     80.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     357      2.39%     82.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     216      1.44%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     538      3.60%     87.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     159      1.06%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     184      1.23%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     216      1.44%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1246      8.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               14963                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.283098                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.145960                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2827                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 9147                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     2487                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  255                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   247                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 191                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                    5                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 15263                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                   32                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   247                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3056                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    291                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          8073                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     2518                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  778                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 14040                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                    12                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                     6                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands               9348                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups                16226                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           16218                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                 7897                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1451                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               862                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     3036                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                2799                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1718                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              639                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             411                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     12376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               1171                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    12034                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               64                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           2640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         1116                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           922                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        14963                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.804250                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.416566                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               9542     63.77%     63.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2533     16.93%     80.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1123      7.51%     88.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                702      4.69%     92.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                592      3.96%     96.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                217      1.45%     98.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                123      0.82%     99.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 90      0.60%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                 41      0.27%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          14963                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     15      4.26%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      4.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   203     57.67%     61.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  134     38.07%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 7134     59.28%     59.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  42      0.35%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                2741     22.78%     82.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1569     13.04%     95.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess               548      4.55%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 12034                       # Type of FU issued
system.cpu3.iq.rate                          0.804250                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                        352                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029250                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             39447                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            16226                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        11679                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 12386                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              98                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          394                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          369                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   247                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    293                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              13745                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               23                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 2799                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1718                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              1094                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            57                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          169                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 226                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                11775                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 2645                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              259                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                          198                       # number of nop insts executed
system.cpu3.iew.exec_refs                        4152                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    1590                       # Number of branches executed
system.cpu3.iew.exec_stores                      1507                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.786941                       # Inst execution rate
system.cpu3.iew.wb_sent                         11740                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        11679                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                     5602                       # num instructions producing a value
system.cpu3.iew.wb_consumers                     7617                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.780525                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.735460                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           2853                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            249                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              219                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        14415                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.753937                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.619103                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         9957     69.07%     69.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2293     15.91%     84.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          730      5.06%     90.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          516      3.58%     93.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          225      1.56%     95.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          193      1.34%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          112      0.78%     97.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           82      0.57%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          307      2.13%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        14415                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               10868                       # Number of instructions committed
system.cpu3.commit.committedOps                 10868                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          3754                       # Number of memory references committed
system.cpu3.commit.loads                         2405                       # Number of loads committed
system.cpu3.commit.membars                         69                       # Number of memory barriers committed
system.cpu3.commit.branches                      1460                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    10358                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 235                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass           65      0.60%      0.60% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            6397     58.86%     59.46% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             35      0.32%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.78% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           2474     22.76%     82.55% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1349     12.41%     94.96% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess          548      5.04%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            10868                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  307                       # number cycles where commit BW limit reached
system.cpu3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.cpu3.rob.rob_reads                       27717                       # The number of ROB reads
system.cpu3.rob.rob_writes                      27990                       # The number of ROB writes
system.cpu3.timesIdled                              8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.quiesceCycles                      668192                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      10803                       # Number of Instructions Simulated
system.cpu3.committedOps                        10803                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.385078                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.385078                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.721981                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.721981                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   14513                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   8524                       # number of integer regfile writes
system.cpu3.misc_regfile_reads                  10213                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                   364                       # number of misc regfile writes
system.cpu3.icache.tags.replacements               83                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              10046                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              595                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            16.884034                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4631                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4631                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         2191                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2191                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         2191                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2191                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         2191                       # number of overall hits
system.cpu3.icache.overall_hits::total           2191                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           83                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           83                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           83                       # number of overall misses
system.cpu3.icache.overall_misses::total           83                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      7909750                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7909750                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      7909750                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7909750                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      7909750                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7909750                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2274                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2274                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2274                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2274                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2274                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2274                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.036500                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.036500                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.036500                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.036500                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.036500                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.036500                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 95298.192771                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 95298.192771                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 95298.192771                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 95298.192771                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 95298.192771                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 95298.192771                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           83                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           83                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           83                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           83                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           83                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5759250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5759250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5759250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5759250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5759250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5759250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.036500                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.036500                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.036500                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.036500                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.036500                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.036500                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 69388.554217                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69388.554217                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 69388.554217                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69388.554217                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 69388.554217                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69388.554217                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          621.121402                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              17426                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.334959                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   621.121402                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.606564                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.606564                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          615                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          603                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.600586                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             7707                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            7707                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         2457                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           2457                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1294                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1294                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data           29                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data           22                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data         3751                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            3751                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         3751                       # number of overall hits
system.cpu3.dcache.overall_hits::total           3751                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           21                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            9                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           29                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           29                       # number of overall misses
system.cpu3.dcache.overall_misses::total           29                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1748750                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1748750                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data       423992                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       423992                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       226500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       226500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       512995                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       512995                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      2172742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      2172742                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      2172742                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      2172742                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         2478                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         2478                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data           31                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           31                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         3780                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         3780                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         3780                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         3780                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.008475                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.008475                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.006144                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006144                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.290323                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.290323                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.007672                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007672                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.007672                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007672                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 83273.809524                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83273.809524                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data        52999                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        52999                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        75500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        75500                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 56999.444444                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 56999.444444                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 74922.137931                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74922.137931                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 74922.137931                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74922.137931                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data            3                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data            3                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           18                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            9                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           26                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           26                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1097250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1097250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       161008                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       161008                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       152500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       261005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       261005                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1258258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1258258                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1258258                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1258258                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data      1780000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1780000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data      1780000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1780000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.007264                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007264                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.006144                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006144                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.093750                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.290323                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.290323                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.006878                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006878                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.006878                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006878                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 60958.333333                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 60958.333333                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        20126                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        20126                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 50833.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50833.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 29000.555556                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 29000.555556                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 48394.538462                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48394.538462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 48394.538462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48394.538462                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       746                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     208     40.86%     40.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      7      1.38%     42.24% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.20%     42.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    293     57.56%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 509                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      208     49.17%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       7      1.65%     50.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.24%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     207     48.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  423                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              6122060000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               12540000      0.19%     92.37% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5610000      0.08%     92.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              501040000      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          6641250000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.706485                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.831041                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     2                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.19%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.22%      2.41% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.19%      2.59% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  475     87.96%     90.56% # number of callpals executed
system.cpu0.kern.callpal::rdps                     14      2.59%     93.15% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.19%     93.33% # number of callpals executed
system.cpu0.kern.callpal::rti                      26      4.81%     98.15% # number of callpals executed
system.cpu0.kern.callpal::callsys                  10      1.85%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   540                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               39                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.538462                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.694915                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1235980000     68.47%     68.47% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           569160000     31.53%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       927                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     127     38.72%     38.72% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      7      2.13%     40.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      0.91%     41.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    191     58.23%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 328                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      127     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       7      2.66%     50.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.14%     52.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     126     47.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  263                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              6513120000     95.22%     95.22% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               11240000      0.16%     95.39% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               13630000      0.20%     95.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              302000000      4.42%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          6839990000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.659686                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.801829                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     14.18%     14.43% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.22%     15.65% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  243     59.41%     75.06% # number of callpals executed
system.cpu1.kern.callpal::rdps                     15      3.67%     78.73% # number of callpals executed
system.cpu1.kern.callpal::rti                      76     18.58%     97.31% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.20%     99.51% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.49%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   409                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              125                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 68                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  9                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 69                      
system.cpu1.kern.mode_good::user                   68                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.111111                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.683168                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1070460000      6.71%      6.71% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           655380000      4.11%     10.82% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         14226170000     89.18%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      1330                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     272     44.96%     44.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      7      1.16%     46.12% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.17%     46.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    325     53.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 605                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      270     49.36%     49.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       7      1.28%     50.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.18%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     269     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  547                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              7234480000     93.68%     93.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               13080000      0.17%     93.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                3440000      0.04%     93.89% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              471570000      6.11%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          7722570000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.992647                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.827692                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.904132                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    12                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    3      0.44%      0.44% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   53      7.70%      8.14% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.15%      8.28% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  490     71.22%     79.51% # number of callpals executed
system.cpu2.kern.callpal::rdps                     15      2.18%     81.69% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.15%     81.83% # number of callpals executed
system.cpu2.kern.callpal::rti                     107     15.55%     97.38% # number of callpals executed
system.cpu2.kern.callpal::callsys                  15      2.18%     99.56% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.44%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   688                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              159                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 99                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 98                      
system.cpu2.kern.mode_good::user                   99                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.616352                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.763566                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       11656620000     87.05%     87.05% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          1733810000     12.95%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       133                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      29     24.37%     24.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      7      5.88%     30.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.84%     31.09% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     82     68.91%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 119                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       29     44.62%     44.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       7     10.77%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      1.54%     56.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      28     43.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   65                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              6717610000     98.33%     98.33% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               10700000      0.16%     98.49% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4950000      0.07%     98.56% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               98290000      1.44%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          6831550000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.341463                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.546218                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                  103     82.40%     82.40% # number of callpals executed
system.cpu3.kern.callpal::rdps                     14     11.20%     93.60% # number of callpals executed
system.cpu3.kern.callpal::rti                       8      6.40%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   125                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                8                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
