{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 16:20:56 2023 " "Info: Processing started: Wed Dec 20 16:20:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "f_div:inst1\|clkout " "Info: Detected ripple clock \"f_div:inst1\|clkout\" as buffer" {  } { { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_div:inst1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div_two:inst17\|clk_int " "Info: Detected ripple clock \"clk_div_two:inst17\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div_two:inst17\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register square:inst21\|x_out\[0\] memory ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg5 49.11 MHz 20.363 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 49.11 MHz between source register \"square:inst21\|x_out\[0\]\" and destination memory \"ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg5\" (period= 20.363 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.162 ns + Longest register memory " "Info: + Longest register to memory delay is 20.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns square:inst21\|x_out\[0\] 1 REG LCFF_X31_Y34_N7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y34_N7; Fanout = 9; REG Node = 'square:inst21\|x_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { square:inst21|x_out[0] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.393 ns) 2.373 ns inverse_square_map:inst23\|Add1~1 2 COMB LCCOMB_X44_Y21_N0 2 " "Info: 2: + IC(1.980 ns) + CELL(0.393 ns) = 2.373 ns; Loc. = LCCOMB_X44_Y21_N0; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.373 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add1~1 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.444 ns inverse_square_map:inst23\|Add1~3 3 COMB LCCOMB_X44_Y21_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 2.444 ns; Loc. = LCCOMB_X44_Y21_N2; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add1~1 inverse_square_map:inst23|Add1~3 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.515 ns inverse_square_map:inst23\|Add1~5 4 COMB LCCOMB_X44_Y21_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.515 ns; Loc. = LCCOMB_X44_Y21_N4; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add1~3 inverse_square_map:inst23|Add1~5 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.586 ns inverse_square_map:inst23\|Add1~7 5 COMB LCCOMB_X44_Y21_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.586 ns; Loc. = LCCOMB_X44_Y21_N6; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add1~5 inverse_square_map:inst23|Add1~7 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.657 ns inverse_square_map:inst23\|Add1~9 6 COMB LCCOMB_X44_Y21_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.657 ns; Loc. = LCCOMB_X44_Y21_N8; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add1~7 inverse_square_map:inst23|Add1~9 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.728 ns inverse_square_map:inst23\|Add1~11 7 COMB LCCOMB_X44_Y21_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.728 ns; Loc. = LCCOMB_X44_Y21_N10; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add1~9 inverse_square_map:inst23|Add1~11 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.799 ns inverse_square_map:inst23\|Add1~13 8 COMB LCCOMB_X44_Y21_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.799 ns; Loc. = LCCOMB_X44_Y21_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|Add1~11 inverse_square_map:inst23|Add1~13 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.209 ns inverse_square_map:inst23\|Add1~14 9 COMB LCCOMB_X44_Y21_N14 15 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.209 ns; Loc. = LCCOMB_X44_Y21_N14; Fanout = 15; COMB Node = 'inverse_square_map:inst23\|Add1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|Add1~13 inverse_square_map:inst23|Add1~14 } "NODE_NAME" } } { "inverse_square_map.vhd" "" { Text "L:/Documentos/Github/Restored/inverse_square_map.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.149 ns) 3.756 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[0\]~0 10 COMB LCCOMB_X45_Y21_N16 2 " "Info: 10: + IC(0.398 ns) + CELL(0.149 ns) = 3.756 ns; Loc. = LCCOMB_X45_Y21_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { inverse_square_map:inst23|Add1~14 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[0]~0 } "NODE_NAME" } } { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.414 ns) 4.616 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~2 11 COMB LCCOMB_X44_Y21_N16 2 " "Info: 11: + IC(0.446 ns) + CELL(0.414 ns) = 4.616 ns; Loc. = LCCOMB_X44_Y21_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[0]~0 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~2 } "NODE_NAME" } } { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.687 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~4 12 COMB LCCOMB_X44_Y21_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.687 ns; Loc. = LCCOMB_X44_Y21_N18; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~2 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~4 } "NODE_NAME" } } { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.758 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~6 13 COMB LCCOMB_X44_Y21_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.758 ns; Loc. = LCCOMB_X44_Y21_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~4 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~6 } "NODE_NAME" } } { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.829 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~8 14 COMB LCCOMB_X44_Y21_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.829 ns; Loc. = LCCOMB_X44_Y21_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~6 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~8 } "NODE_NAME" } } { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.900 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~10 15 COMB LCCOMB_X44_Y21_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.900 ns; Loc. = LCCOMB_X44_Y21_N24; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~8 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~10 } "NODE_NAME" } } { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.310 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~11 16 COMB LCCOMB_X44_Y21_N26 4 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 5.310 ns; Loc. = LCCOMB_X44_Y21_N26; Fanout = 4; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|lpm_abs_kq9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_kq9.tdf" "" { Text "L:/Documentos/Github/Restored/db/lpm_abs_kq9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.485 ns) 6.775 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3 17 COMB LCCOMB_X45_Y17_N14 2 " "Info: 17: + IC(0.980 ns) + CELL(0.485 ns) = 6.775 ns; Loc. = LCCOMB_X45_Y17_N14; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~11 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.846 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5 18 COMB LCCOMB_X45_Y17_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.846 ns; Loc. = LCCOMB_X45_Y17_N16; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.917 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7 19 COMB LCCOMB_X45_Y17_N18 1 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 6.917 ns; Loc. = LCCOMB_X45_Y17_N18; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.327 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8 20 COMB LCCOMB_X45_Y17_N20 12 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 7.327 ns; Loc. = LCCOMB_X45_Y17_N20; Fanout = 12; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_4_result_int\[5\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 46 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.150 ns) 7.967 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[24\]~55 21 COMB LCCOMB_X44_Y17_N12 2 " "Info: 21: + IC(0.490 ns) + CELL(0.150 ns) = 7.967 ns; Loc. = LCCOMB_X44_Y17_N12; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[24\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[24]~55 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.414 ns) 8.646 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[1\]~1 22 COMB LCCOMB_X44_Y17_N18 2 " "Info: 22: + IC(0.265 ns) + CELL(0.414 ns) = 8.646 ns; Loc. = LCCOMB_X44_Y17_N18; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[24]~55 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.717 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[2\]~3 23 COMB LCCOMB_X44_Y17_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.717 ns; Loc. = LCCOMB_X44_Y17_N20; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.788 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[3\]~5 24 COMB LCCOMB_X44_Y17_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.788 ns; Loc. = LCCOMB_X44_Y17_N22; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.198 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[4\]~6 25 COMB LCCOMB_X44_Y17_N24 1 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 9.198 ns; Loc. = LCCOMB_X44_Y17_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_5_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 51 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.275 ns) 10.123 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[34\]~57 26 COMB LCCOMB_X45_Y17_N26 1 " "Info: 26: + IC(0.650 ns) + CELL(0.275 ns) = 10.123 ns; Loc. = LCCOMB_X45_Y17_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[34\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[4]~6 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[34]~57 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.393 ns) 11.193 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9 27 COMB LCCOMB_X43_Y17_N24 1 " "Info: 27: + IC(0.677 ns) + CELL(0.393 ns) = 11.193 ns; Loc. = LCCOMB_X43_Y17_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[34]~57 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.603 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~10 28 COMB LCCOMB_X43_Y17_N26 15 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 11.603 ns; Loc. = LCCOMB_X43_Y17_N26; Fanout = 15; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_6_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 56 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.150 ns) 12.440 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[40\]~64 29 COMB LCCOMB_X45_Y17_N24 1 " "Info: 29: + IC(0.687 ns) + CELL(0.150 ns) = 12.440 ns; Loc. = LCCOMB_X45_Y17_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[40\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[40]~64 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.414 ns) 13.521 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_7_result_int\[5\]~9 30 COMB LCCOMB_X42_Y17_N26 1 " "Info: 30: + IC(0.667 ns) + CELL(0.414 ns) = 13.521 ns; Loc. = LCCOMB_X42_Y17_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_7_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[40]~64 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.931 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_7_result_int\[6\]~10 31 COMB LCCOMB_X42_Y17_N28 13 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 13.931 ns; Loc. = LCCOMB_X42_Y17_N28; Fanout = 13; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_7_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 61 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 14.540 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[44\]~86 32 COMB LCCOMB_X43_Y17_N30 1 " "Info: 32: + IC(0.459 ns) + CELL(0.150 ns) = 14.540 ns; Loc. = LCCOMB_X43_Y17_N30; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|StageOut\[44\]~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[44]~86 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 83 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.393 ns) 15.594 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[3\]~5 33 COMB LCCOMB_X41_Y17_N24 1 " "Info: 33: + IC(0.661 ns) + CELL(0.393 ns) = 15.594 ns; Loc. = LCCOMB_X41_Y17_N24; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[44]~86 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.665 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[4\]~7 34 COMB LCCOMB_X41_Y17_N26 1 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 15.665 ns; Loc. = LCCOMB_X41_Y17_N26; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[4]~7 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.736 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[5\]~9 35 COMB LCCOMB_X41_Y17_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 15.736 ns; Loc. = LCCOMB_X41_Y17_N28; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[5\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[5]~9 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.146 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[6\]~10 36 COMB LCCOMB_X41_Y17_N30 3 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 16.146 ns; Loc. = LCCOMB_X41_Y17_N30; Fanout = 3; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|alt_u_div_sve:divider\|add_sub_8_result_int\[6\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[6]~10 } "NODE_NAME" } } { "db/alt_u_div_sve.tdf" "" { Text "L:/Documentos/Github/Restored/db/alt_u_div_sve.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 16.792 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|op_1~1 37 COMB LCCOMB_X41_Y17_N10 2 " "Info: 37: + IC(0.253 ns) + CELL(0.393 ns) = 16.792 ns; Loc. = LCCOMB_X41_Y17_N10; Fanout = 2; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|op_1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.863 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|op_1~3 38 COMB LCCOMB_X41_Y17_N12 1 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 16.863 ns; Loc. = LCCOMB_X41_Y17_N12; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|op_1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.273 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|op_1~4 39 COMB LCCOMB_X41_Y17_N14 1 " "Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 17.273 ns; Loc. = LCCOMB_X41_Y17_N14; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|op_1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 17.800 ns inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|quotient\[2\]~2 40 COMB LCCOMB_X41_Y17_N2 1 " "Info: 40: + IC(0.252 ns) + CELL(0.275 ns) = 17.800 ns; Loc. = LCCOMB_X41_Y17_N2; Fanout = 1; COMB Node = 'inverse_square_map:inst23\|lpm_divide:Div1\|lpm_divide_rqo:auto_generated\|abs_divider_8ag:divider\|quotient\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|quotient[2]~2 } "NODE_NAME" } } { "db/abs_divider_8ag.tdf" "" { Text "L:/Documentos/Github/Restored/db/abs_divider_8ag.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.220 ns) + CELL(0.142 ns) 20.162 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg5 41 MEM M4K_X26_Y34 3 " "Info: 41: + IC(2.220 ns) + CELL(0.142 ns) = 20.162 ns; Loc. = M4K_X26_Y34; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.077 ns ( 45.02 % ) " "Info: Total cell delay = 9.077 ns ( 45.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.085 ns ( 54.98 % ) " "Info: Total interconnect delay = 11.085 ns ( 54.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.162 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add1~1 inverse_square_map:inst23|Add1~3 inverse_square_map:inst23|Add1~5 inverse_square_map:inst23|Add1~7 inverse_square_map:inst23|Add1~9 inverse_square_map:inst23|Add1~11 inverse_square_map:inst23|Add1~13 inverse_square_map:inst23|Add1~14 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[0]~0 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~2 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~4 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~6 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~8 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~11 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[24]~55 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[4]~6 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[34]~57 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[40]~64 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[44]~86 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.162 ns" { square:inst21|x_out[0] {} inverse_square_map:inst23|Add1~1 {} inverse_square_map:inst23|Add1~3 {} inverse_square_map:inst23|Add1~5 {} inverse_square_map:inst23|Add1~7 {} inverse_square_map:inst23|Add1~9 {} inverse_square_map:inst23|Add1~11 {} inverse_square_map:inst23|Add1~13 {} inverse_square_map:inst23|Add1~14 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[0]~0 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~2 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~4 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~6 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~8 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[24]~55 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[4]~6 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[34]~57 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[40]~64 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[44]~86 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~3 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~4 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|quotient[2]~2 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 1.980ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.398ns 0.446ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.980ns 0.000ns 0.000ns 0.000ns 0.490ns 0.265ns 0.000ns 0.000ns 0.000ns 0.650ns 0.677ns 0.000ns 0.687ns 0.667ns 0.000ns 0.459ns 0.661ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.252ns 2.220ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.084 ns - Smallest " "Info: - Smallest clock skew is 0.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.782 ns + Shortest memory " "Info: + Shortest clock path from clock \"OSC_50\" to destination memory is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 477 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 477; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.689 ns) 2.782 ns ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg5 3 MEM M4K_X26_Y34 3 " "Info: 3: + IC(0.976 ns) + CELL(0.689 ns) = 2.782 ns; Loc. = M4K_X26_Y34; Fanout = 3; MEM Node = 'ram64:inst14\|altsyncram:altsyncram_component\|altsyncram_5h72:auto_generated\|ram_block1a0~portb_address_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 60.68 % ) " "Info: Total cell delay = 1.688 ns ( 60.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.094 ns ( 39.32 % ) " "Info: Total interconnect delay = 1.094 ns ( 39.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 2.698 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 477 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 477; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns square:inst21\|x_out\[0\] 3 REG LCFF_X31_Y34_N7 9 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y34_N7; Fanout = 9; REG Node = 'square:inst21\|x_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5h72.tdf" "" { Text "L:/Documentos/Github/Restored/db/altsyncram_5h72.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.162 ns" { square:inst21|x_out[0] inverse_square_map:inst23|Add1~1 inverse_square_map:inst23|Add1~3 inverse_square_map:inst23|Add1~5 inverse_square_map:inst23|Add1~7 inverse_square_map:inst23|Add1~9 inverse_square_map:inst23|Add1~11 inverse_square_map:inst23|Add1~13 inverse_square_map:inst23|Add1~14 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[0]~0 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~2 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~4 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~6 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~8 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~11 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[24]~55 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[1]~1 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[2]~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[4]~6 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[34]~57 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[40]~64 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[44]~86 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[3]~5 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[4]~7 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[5]~9 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[6]~10 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~1 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~3 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~4 inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|quotient[2]~2 ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.162 ns" { square:inst21|x_out[0] {} inverse_square_map:inst23|Add1~1 {} inverse_square_map:inst23|Add1~3 {} inverse_square_map:inst23|Add1~5 {} inverse_square_map:inst23|Add1~7 {} inverse_square_map:inst23|Add1~9 {} inverse_square_map:inst23|Add1~11 {} inverse_square_map:inst23|Add1~13 {} inverse_square_map:inst23|Add1~14 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[0]~0 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~2 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~4 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~6 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~8 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|lpm_abs_kq9:my_abs_num|cs1a[1]~11 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_4_result_int[5]~8 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[24]~55 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[1]~1 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[2]~3 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_5_result_int[4]~6 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[34]~57 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_6_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[40]~64 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_7_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|StageOut[44]~86 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[3]~5 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[4]~7 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[5]~9 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|alt_u_div_sve:divider|add_sub_8_result_int[6]~10 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~1 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~3 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|op_1~4 {} inverse_square_map:inst23|lpm_divide:Div1|lpm_divide_rqo:auto_generated|abs_divider_8ag:divider|quotient[2]~2 {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 1.980ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.398ns 0.446ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.980ns 0.000ns 0.000ns 0.000ns 0.490ns 0.265ns 0.000ns 0.000ns 0.000ns 0.650ns 0.677ns 0.000ns 0.687ns 0.667ns 0.000ns 0.459ns 0.661ns 0.000ns 0.000ns 0.000ns 0.253ns 0.000ns 0.000ns 0.252ns 2.220ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { OSC_50 OSC_50~clkctrl ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} ram64:inst14|altsyncram:altsyncram_component|altsyncram_5h72:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.976ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { OSC_50 OSC_50~clkctrl square:inst21|x_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} square:inst21|x_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "wr_memory:inst16\|address_t\[2\] KEY\[0\] OSC_50 6.927 ns register " "Info: tsu for register \"wr_memory:inst16\|address_t\[2\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 6.927 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.657 ns + Longest pin register " "Info: + Longest pin to register delay is 9.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 152 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 152; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1248 792 960 1264 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.672 ns) + CELL(0.150 ns) 7.684 ns wr_memory:inst16\|address_t\[14\]~19 2 COMB LCCOMB_X28_Y21_N8 8 " "Info: 2: + IC(6.672 ns) + CELL(0.150 ns) = 7.684 ns; Loc. = LCCOMB_X28_Y21_N8; Fanout = 8; COMB Node = 'wr_memory:inst16\|address_t\[14\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { KEY[0] wr_memory:inst16|address_t[14]~19 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 8.354 ns wr_memory:inst16\|address_t\[0\]~22 3 COMB LCCOMB_X28_Y21_N6 8 " "Info: 3: + IC(0.251 ns) + CELL(0.419 ns) = 8.354 ns; Loc. = LCCOMB_X28_Y21_N6; Fanout = 8; COMB Node = 'wr_memory:inst16\|address_t\[0\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { wr_memory:inst16|address_t[14]~19 wr_memory:inst16|address_t[0]~22 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.660 ns) 9.657 ns wr_memory:inst16\|address_t\[2\] 4 REG LCFF_X30_Y21_N1 26 " "Info: 4: + IC(0.643 ns) + CELL(0.660 ns) = 9.657 ns; Loc. = LCFF_X30_Y21_N1; Fanout = 26; REG Node = 'wr_memory:inst16\|address_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { wr_memory:inst16|address_t[0]~22 wr_memory:inst16|address_t[2] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 21.65 % ) " "Info: Total cell delay = 2.091 ns ( 21.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.566 ns ( 78.35 % ) " "Info: Total interconnect delay = 7.566 ns ( 78.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { KEY[0] wr_memory:inst16|address_t[14]~19 wr_memory:inst16|address_t[0]~22 wr_memory:inst16|address_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { KEY[0] {} KEY[0]~combout {} wr_memory:inst16|address_t[14]~19 {} wr_memory:inst16|address_t[0]~22 {} wr_memory:inst16|address_t[2] {} } { 0.000ns 0.000ns 6.672ns 0.251ns 0.643ns } { 0.000ns 0.862ns 0.150ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.694 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 477 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 477; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns wr_memory:inst16\|address_t\[2\] 3 REG LCFF_X30_Y21_N1 26 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X30_Y21_N1; Fanout = 26; REG Node = 'wr_memory:inst16\|address_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { OSC_50~clkctrl wr_memory:inst16|address_t[2] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { OSC_50 OSC_50~clkctrl wr_memory:inst16|address_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} wr_memory:inst16|address_t[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.657 ns" { KEY[0] wr_memory:inst16|address_t[14]~19 wr_memory:inst16|address_t[0]~22 wr_memory:inst16|address_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.657 ns" { KEY[0] {} KEY[0]~combout {} wr_memory:inst16|address_t[14]~19 {} wr_memory:inst16|address_t[0]~22 {} wr_memory:inst16|address_t[2] {} } { 0.000ns 0.000ns 6.672ns 0.251ns 0.643ns } { 0.000ns 0.862ns 0.150ns 0.419ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { OSC_50 OSC_50~clkctrl wr_memory:inst16|address_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} wr_memory:inst16|address_t[2] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 VGA_SYNC VGA_SYNC:inst19\|video_on_h 12.955 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"VGA_SYNC\" through register \"VGA_SYNC:inst19\|video_on_h\" is 12.955 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 6.942 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 6.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.481 ns) + CELL(0.787 ns) 3.267 ns clk_div_two:inst17\|clk_int 2 REG LCFF_X32_Y20_N23 2 " "Info: 2: + IC(1.481 ns) + CELL(0.787 ns) = 3.267 ns; Loc. = LCFF_X32_Y20_N23; Fanout = 2; REG Node = 'clk_div_two:inst17\|clk_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.268 ns" { OSC_50 clk_div_two:inst17|clk_int } "NODE_NAME" } } { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.000 ns) 5.390 ns clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G1 393 " "Info: 3: + IC(2.123 ns) + CELL(0.000 ns) = 5.390 ns; Loc. = CLKCTRL_G1; Fanout = 393; COMB Node = 'clk_video:inst20\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 6.942 ns VGA_SYNC:inst19\|video_on_h 4 REG LCFF_X22_Y25_N17 1 " "Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 6.942 ns; Loc. = LCFF_X22_Y25_N17; Fanout = 1; REG Node = 'VGA_SYNC:inst19\|video_on_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.46 % ) " "Info: Total cell delay = 2.323 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.619 ns ( 66.54 % ) " "Info: Total interconnect delay = 4.619 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.942 ns" { OSC_50 clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.942 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst17|clk_int {} clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst19|video_on_h {} } { 0.000ns 0.000ns 1.481ns 2.123ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.763 ns + Longest register pin " "Info: + Longest register to pin delay is 5.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst19\|video_on_h 1 REG LCFF_X22_Y25_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N17; Fanout = 1; REG Node = 'VGA_SYNC:inst19\|video_on_h'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.271 ns) 0.980 ns VGA_SYNC:inst19\|vga_sync 2 COMB LCCOMB_X24_Y25_N16 4 " "Info: 2: + IC(0.709 ns) + CELL(0.271 ns) = 0.980 ns; Loc. = LCCOMB_X24_Y25_N16; Fanout = 4; COMB Node = 'VGA_SYNC:inst19\|vga_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { VGA_SYNC:inst19|video_on_h VGA_SYNC:inst19|vga_sync } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "L:/Documentos/Github/Restored/VGA_SYNC.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(2.808 ns) 5.763 ns VGA_SYNC 3 PIN PIN_B7 0 " "Info: 3: + IC(1.975 ns) + CELL(2.808 ns) = 5.763 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'VGA_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 1456 1856 2032 1472 "VGA_SYNC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.079 ns ( 53.43 % ) " "Info: Total cell delay = 3.079 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.684 ns ( 46.57 % ) " "Info: Total interconnect delay = 2.684 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { VGA_SYNC:inst19|video_on_h VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.763 ns" { VGA_SYNC:inst19|video_on_h {} VGA_SYNC:inst19|vga_sync {} VGA_SYNC {} } { 0.000ns 0.709ns 1.975ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.942 ns" { OSC_50 clk_div_two:inst17|clk_int clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst19|video_on_h } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.942 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst17|clk_int {} clk_video:inst20|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst19|video_on_h {} } { 0.000ns 0.000ns 1.481ns 2.123ns 1.015ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.763 ns" { VGA_SYNC:inst19|video_on_h VGA_SYNC:inst19|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.763 ns" { VGA_SYNC:inst19|video_on_h {} VGA_SYNC:inst19|vga_sync {} VGA_SYNC {} } { 0.000ns 0.709ns 1.975ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rx_module2:inst5\|state.rx_shift UART_RXD OSC_50 -0.996 ns register " "Info: th for register \"rx_module2:inst5\|state.rx_shift\" (data pin = \"UART_RXD\", clock pin = \"OSC_50\") is -0.996 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 5.424 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 5.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -280 -224 -56 -264 "OSC_50" "" } { 1392 1296 1345 1408 "OSC_50" "" } { 1200 968 1032 1216 "OSC_50" "" } { 712 480 536 728 "OSC_50" "" } { 1344 720 792 1360 "OSC_50" "" } { 1312 968 1072 1328 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.787 ns) 2.680 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y23_N29 1 " "Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.000 ns) 3.848 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 112 " "Info: 3: + IC(1.168 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G0; Fanout = 112; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 5.424 ns rx_module2:inst5\|state.rx_shift 4 REG LCFF_X28_Y32_N29 8 " "Info: 4: + IC(1.039 ns) + CELL(0.537 ns) = 5.424 ns; Loc. = LCFF_X28_Y32_N29; Fanout = 8; REG Node = 'rx_module2:inst5\|state.rx_shift'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk rx_module2:inst5|state.rx_shift } "NODE_NAME" } } { "rx_module2.vhd" "" { Text "L:/Documentos/Github/Restored/rx_module2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.83 % ) " "Info: Total cell delay = 2.323 ns ( 42.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.101 ns ( 57.17 % ) " "Info: Total interconnect delay = 3.101 ns ( 57.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk rx_module2:inst5|state.rx_shift } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} rx_module2:inst5|state.rx_shift {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "rx_module2.vhd" "" { Text "L:/Documentos/Github/Restored/rx_module2.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.686 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 14; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { -272 1792 1960 -256 "UART_RXD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.570 ns) + CELL(0.150 ns) 6.602 ns rx_module2:inst5\|Selector8~3 2 COMB LCCOMB_X28_Y32_N28 1 " "Info: 2: + IC(5.570 ns) + CELL(0.150 ns) = 6.602 ns; Loc. = LCCOMB_X28_Y32_N28; Fanout = 1; COMB Node = 'rx_module2:inst5\|Selector8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.720 ns" { UART_RXD rx_module2:inst5|Selector8~3 } "NODE_NAME" } } { "rx_module2.vhd" "" { Text "L:/Documentos/Github/Restored/rx_module2.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.686 ns rx_module2:inst5\|state.rx_shift 3 REG LCFF_X28_Y32_N29 8 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.686 ns; Loc. = LCFF_X28_Y32_N29; Fanout = 8; REG Node = 'rx_module2:inst5\|state.rx_shift'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rx_module2:inst5|Selector8~3 rx_module2:inst5|state.rx_shift } "NODE_NAME" } } { "rx_module2.vhd" "" { Text "L:/Documentos/Github/Restored/rx_module2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 16.69 % ) " "Info: Total cell delay = 1.116 ns ( 16.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.570 ns ( 83.31 % ) " "Info: Total interconnect delay = 5.570 ns ( 83.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { UART_RXD rx_module2:inst5|Selector8~3 rx_module2:inst5|state.rx_shift } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { UART_RXD {} UART_RXD~combout {} rx_module2:inst5|Selector8~3 {} rx_module2:inst5|state.rx_shift {} } { 0.000ns 0.000ns 5.570ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk rx_module2:inst5|state.rx_shift } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} rx_module2:inst5|state.rx_shift {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.039ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { UART_RXD rx_module2:inst5|Selector8~3 rx_module2:inst5|state.rx_shift } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.686 ns" { UART_RXD {} UART_RXD~combout {} rx_module2:inst5|Selector8~3 {} rx_module2:inst5|state.rx_shift {} } { 0.000ns 0.000ns 5.570ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 16:20:57 2023 " "Info: Processing ended: Wed Dec 20 16:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
