

================================================================
== Vivado HLS Report for 'blurf'
================================================================
* Date:           Sat May 15 14:52:36 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       average
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  60201|  100201|  60201|  100201|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+--------+------------+-----------+-----------+------+----------+
        |             |     Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |   max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+-------+--------+------------+-----------+-----------+------+----------+
        |- Loop 1     |  60200|  100200| 602 ~ 1002 |          -|          -|   100|    no    |
        | + Loop 1.1  |    600|    1000|   6 ~ 10   |          -|          -|   100|    no    |
        +-------------+-------+--------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 53 49 45 41 34 27 20 4 13 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 3 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 12 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 12 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 12 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 12 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 12 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 12 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 12 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a1) nounwind, !map !64"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b1) nounwind, !map !68"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @blurf_str) nounwind"   --->   Operation 59 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.76ns)   --->   "br label %.loopexit" [imageprosseing/imgpro.c:75]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.98>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %0 ], [ %add_ln75, %.loopexit.loopexit ]" [imageprosseing/imgpro.c:75]   --->   Operation 62 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i14 %phi_mul to i64" [imageprosseing/imgpro.c:75]   --->   Operation 63 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i14 %phi_mul to i15" [imageprosseing/imgpro.c:75]   --->   Operation 64 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.81ns)   --->   "%add_ln75 = add i14 %phi_mul, 100" [imageprosseing/imgpro.c:75]   --->   Operation 65 'add' 'add_ln75' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %i_0 to i8" [imageprosseing/imgpro.c:75]   --->   Operation 66 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.48ns)   --->   "%icmp_ln75 = icmp eq i7 %i_0, -28" [imageprosseing/imgpro.c:75]   --->   Operation 67 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:86]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %26, label %.preheader.preheader" [imageprosseing/imgpro.c:75]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i7 %i to i15" [imageprosseing/imgpro.c:106]   --->   Operation 71 'zext' 'zext_ln106' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (4.17ns)   --->   "%mul_ln106 = mul i15 100, %zext_ln106" [imageprosseing/imgpro.c:106]   --->   Operation 72 'mul' 'mul_ln106' <Predicate = (!icmp_ln75)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i15 %mul_ln106 to i14" [imageprosseing/imgpro.c:106]   --->   Operation 73 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i15 %mul_ln106 to i64" [imageprosseing/imgpro.c:106]   --->   Operation 74 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln106 = add i14 98, %trunc_ln106" [imageprosseing/imgpro.c:106]   --->   Operation 75 'add' 'add_ln106' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i14 %add_ln106 to i64" [imageprosseing/imgpro.c:106]   --->   Operation 76 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%a1_addr_8 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln106_2" [imageprosseing/imgpro.c:106]   --->   Operation 77 'getelementptr' 'a1_addr_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.81ns)   --->   "%add_ln110 = add i14 99, %trunc_ln106" [imageprosseing/imgpro.c:110]   --->   Operation 78 'add' 'add_ln110' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i14 %add_ln110 to i64" [imageprosseing/imgpro.c:110]   --->   Operation 79 'zext' 'zext_ln110' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%a1_addr_9 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln110" [imageprosseing/imgpro.c:110]   --->   Operation 80 'getelementptr' 'a1_addr_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%a1_addr_14 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln106_1" [imageprosseing/imgpro.c:147]   --->   Operation 81 'getelementptr' 'a1_addr_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln148 = or i14 %trunc_ln106, 1" [imageprosseing/imgpro.c:148]   --->   Operation 82 'or' 'or_ln148' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i14 %or_ln148 to i64" [imageprosseing/imgpro.c:148]   --->   Operation 83 'zext' 'zext_ln148' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%a1_addr_15 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln148" [imageprosseing/imgpro.c:148]   --->   Operation 84 'getelementptr' 'a1_addr_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln93 = add i14 98, %phi_mul" [imageprosseing/imgpro.c:93]   --->   Operation 85 'add' 'add_ln93' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i14 %add_ln93 to i64" [imageprosseing/imgpro.c:93]   --->   Operation 86 'zext' 'zext_ln93' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%a1_addr_4 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln93" [imageprosseing/imgpro.c:93]   --->   Operation 87 'getelementptr' 'a1_addr_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.81ns)   --->   "%add_ln101_3 = add i14 99, %phi_mul" [imageprosseing/imgpro.c:101]   --->   Operation 88 'add' 'add_ln101_3' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i14 %add_ln101_3 to i64" [imageprosseing/imgpro.c:101]   --->   Operation 89 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%a1_addr_7 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln101_2" [imageprosseing/imgpro.c:101]   --->   Operation 90 'getelementptr' 'a1_addr_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln125 = or i14 %phi_mul, 1" [imageprosseing/imgpro.c:125]   --->   Operation 91 'or' 'or_ln125' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i14 %or_ln125 to i64" [imageprosseing/imgpro.c:125]   --->   Operation 92 'zext' 'zext_ln125' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%a1_addr_12 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln125" [imageprosseing/imgpro.c:125]   --->   Operation 93 'getelementptr' 'a1_addr_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%a1_addr_13 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln75_1" [imageprosseing/imgpro.c:126]   --->   Operation 94 'getelementptr' 'a1_addr_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%b1_addr_1 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln101_2" [imageprosseing/imgpro.c:101]   --->   Operation 95 'getelementptr' 'b1_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%b1_addr_2 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln75_1" [imageprosseing/imgpro.c:126]   --->   Operation 96 'getelementptr' 'b1_addr_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.48ns)   --->   "%icmp_ln91 = icmp eq i7 %i_0, -29" [imageprosseing/imgpro.c:91]   --->   Operation 97 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln75)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.87ns)   --->   "%add_ln95 = add i8 -1, %zext_ln75" [imageprosseing/imgpro.c:95]   --->   Operation 98 'add' 'add_ln95' <Predicate = (!icmp_ln75)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i8 %add_ln95 to i15" [imageprosseing/imgpro.c:95]   --->   Operation 99 'sext' 'sext_ln95' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (4.17ns)   --->   "%mul_ln95 = mul i15 100, %sext_ln95" [imageprosseing/imgpro.c:95]   --->   Operation 100 'mul' 'mul_ln95' <Predicate = (!icmp_ln75)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln95_1 = sext i15 %mul_ln95 to i64" [imageprosseing/imgpro.c:95]   --->   Operation 101 'sext' 'sext_ln95_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.94ns)   --->   "%add_ln95_1 = add i15 99, %mul_ln95" [imageprosseing/imgpro.c:95]   --->   Operation 102 'add' 'add_ln95_1' <Predicate = (!icmp_ln75)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln95_2 = sext i15 %add_ln95_1 to i64" [imageprosseing/imgpro.c:95]   --->   Operation 103 'sext' 'sext_ln95_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%a1_addr_5 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln95_2" [imageprosseing/imgpro.c:95]   --->   Operation 104 'getelementptr' 'a1_addr_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.94ns)   --->   "%add_ln97 = add i15 98, %mul_ln95" [imageprosseing/imgpro.c:97]   --->   Operation 105 'add' 'add_ln97' <Predicate = (!icmp_ln75)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i15 %add_ln97 to i64" [imageprosseing/imgpro.c:97]   --->   Operation 106 'sext' 'sext_ln97' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%a1_addr_6 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln97" [imageprosseing/imgpro.c:97]   --->   Operation 107 'getelementptr' 'a1_addr_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%a1_addr_10 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln95_1" [imageprosseing/imgpro.c:120]   --->   Operation 108 'getelementptr' 'a1_addr_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln121 = or i15 %mul_ln95, 1" [imageprosseing/imgpro.c:121]   --->   Operation 109 'or' 'or_ln121' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %or_ln121 to i64" [imageprosseing/imgpro.c:121]   --->   Operation 110 'zext' 'zext_ln121' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%a1_addr_11 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln121" [imageprosseing/imgpro.c:121]   --->   Operation 111 'getelementptr' 'a1_addr_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.48ns)   --->   "%icmp_ln103 = icmp eq i7 %i_0, 0" [imageprosseing/imgpro.c:103]   --->   Operation 112 'icmp' 'icmp_ln103' <Predicate = (!icmp_ln75)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader" [imageprosseing/imgpro.c:77]   --->   Operation 113 'br' <Predicate = (!icmp_ln75)> <Delay = 1.76>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:203]   --->   Operation 114 'ret' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %25 ], [ 0, %.preheader.preheader ]"   --->   Operation 115 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %j_0 to i8" [imageprosseing/imgpro.c:77]   --->   Operation 116 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.48ns)   --->   "%icmp_ln77 = icmp eq i7 %j_0, -28" [imageprosseing/imgpro.c:77]   --->   Operation 117 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [imageprosseing/imgpro.c:77]   --->   Operation 119 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.loopexit.loopexit, label %1" [imageprosseing/imgpro.c:77]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79)   --->   "%or_ln79 = or i7 %j_0, %i_0" [imageprosseing/imgpro.c:79]   --->   Operation 121 'or' 'or_ln79' <Predicate = (!icmp_ln77)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.48ns) (out node of the LUT)   --->   "%icmp_ln79 = icmp eq i7 %or_ln79, 0" [imageprosseing/imgpro.c:79]   --->   Operation 122 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln77)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %2, label %3" [imageprosseing/imgpro.c:79]   --->   Operation 123 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.48ns)   --->   "%icmp_ln91_1 = icmp eq i7 %j_0, -29" [imageprosseing/imgpro.c:91]   --->   Operation 124 'icmp' 'icmp_ln91_1' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln91 = and i1 %icmp_ln91, %icmp_ln91_1" [imageprosseing/imgpro.c:91]   --->   Operation 125 'and' 'and_ln91' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %and_ln91, label %4, label %5" [imageprosseing/imgpro.c:91]   --->   Operation 126 'br' <Predicate = (!icmp_ln77 & !icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.97ns)   --->   "%and_ln103 = and i1 %icmp_ln103, %icmp_ln91_1" [imageprosseing/imgpro.c:103]   --->   Operation 127 'and' 'and_ln103' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %and_ln103, label %6, label %7" [imageprosseing/imgpro.c:103]   --->   Operation 128 'br' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.48ns)   --->   "%icmp_ln116 = icmp eq i7 %j_0, 0" [imageprosseing/imgpro.c:116]   --->   Operation 129 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln116 = and i1 %icmp_ln91, %icmp_ln116" [imageprosseing/imgpro.c:116]   --->   Operation 130 'and' 'and_ln116' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %and_ln116, label %8, label %9" [imageprosseing/imgpro.c:116]   --->   Operation 131 'br' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91_1, label %10, label %11" [imageprosseing/imgpro.c:128]   --->   Operation 132 'br' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln116, label %12, label %13" [imageprosseing/imgpro.c:140]   --->   Operation 133 'br' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %14, label %15" [imageprosseing/imgpro.c:152]   --->   Operation 134 'br' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %16, label %17" [imageprosseing/imgpro.c:164]   --->   Operation 135 'br' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i7 %j to i14" [imageprosseing/imgpro.c:178]   --->   Operation 136 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.81ns)   --->   "%add_ln178 = add i14 %zext_ln178_1, %phi_mul" [imageprosseing/imgpro.c:178]   --->   Operation 137 'add' 'add_ln178' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i14 %add_ln178 to i64" [imageprosseing/imgpro.c:178]   --->   Operation 138 'zext' 'zext_ln178_2' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%a1_addr_28 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln178_2" [imageprosseing/imgpro.c:178]   --->   Operation 139 'getelementptr' 'a1_addr_28' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (3.25ns)   --->   "%right_5 = load i32* %a1_addr_28, align 4" [imageprosseing/imgpro.c:178]   --->   Operation 140 'load' 'right_5' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 141 [1/1] (1.87ns)   --->   "%add_ln179 = add i8 %zext_ln77, -1" [imageprosseing/imgpro.c:179]   --->   Operation 141 'add' 'add_ln179' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i8 %add_ln179 to i15" [imageprosseing/imgpro.c:179]   --->   Operation 142 'sext' 'sext_ln179' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.81ns)   --->   "%add_ln179_1 = add i15 %sext_ln179, %zext_ln75_2" [imageprosseing/imgpro.c:179]   --->   Operation 143 'add' 'add_ln179_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i15 %add_ln179_1 to i64" [imageprosseing/imgpro.c:179]   --->   Operation 144 'zext' 'zext_ln179' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%a1_addr_29 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln179" [imageprosseing/imgpro.c:179]   --->   Operation 145 'getelementptr' 'a1_addr_29' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (3.25ns)   --->   "%left_5 = load i32* %a1_addr_29, align 4" [imageprosseing/imgpro.c:179]   --->   Operation 146 'load' 'left_5' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 147 [1/1] (1.87ns)   --->   "%add_ln166 = add i8 %zext_ln77, -1" [imageprosseing/imgpro.c:166]   --->   Operation 147 'add' 'add_ln166' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i8 %add_ln166 to i15" [imageprosseing/imgpro.c:166]   --->   Operation 148 'sext' 'sext_ln166' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.81ns)   --->   "%add_ln166_1 = add i15 %sext_ln166, %zext_ln75_2" [imageprosseing/imgpro.c:166]   --->   Operation 149 'add' 'add_ln166_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i15 %add_ln166_1 to i64" [imageprosseing/imgpro.c:166]   --->   Operation 150 'zext' 'zext_ln166' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%a1_addr_22 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln166" [imageprosseing/imgpro.c:166]   --->   Operation 151 'getelementptr' 'a1_addr_22' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (3.25ns)   --->   "%left_4 = load i32* %a1_addr_22, align 4" [imageprosseing/imgpro.c:166]   --->   Operation 152 'load' 'left_4' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i7 %j_0 to i15" [imageprosseing/imgpro.c:168]   --->   Operation 153 'zext' 'zext_ln168' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.94ns)   --->   "%add_ln168 = add i15 %zext_ln168, %mul_ln95" [imageprosseing/imgpro.c:168]   --->   Operation 154 'add' 'add_ln168' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i15 %add_ln168 to i64" [imageprosseing/imgpro.c:168]   --->   Operation 155 'zext' 'zext_ln168_2' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%a1_addr_23 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln168_2" [imageprosseing/imgpro.c:168]   --->   Operation 156 'getelementptr' 'a1_addr_23' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 157 [2/2] (3.25ns)   --->   "%top_4 = load i32* %a1_addr_23, align 4" [imageprosseing/imgpro.c:168]   --->   Operation 157 'load' 'top_4' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 158 [1/1] (1.87ns)   --->   "%add_ln154 = add i8 %zext_ln77, -1" [imageprosseing/imgpro.c:154]   --->   Operation 158 'add' 'add_ln154' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln154 = sext i8 %add_ln154 to i14" [imageprosseing/imgpro.c:154]   --->   Operation 159 'sext' 'sext_ln154' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln154_1 = sext i8 %add_ln154 to i15" [imageprosseing/imgpro.c:154]   --->   Operation 160 'sext' 'sext_ln154_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.81ns)   --->   "%add_ln154_1 = add i15 %sext_ln154_1, %zext_ln75_2" [imageprosseing/imgpro.c:154]   --->   Operation 161 'add' 'add_ln154_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i15 %add_ln154_1 to i64" [imageprosseing/imgpro.c:154]   --->   Operation 162 'zext' 'zext_ln154' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%a1_addr_16 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln154" [imageprosseing/imgpro.c:154]   --->   Operation 163 'getelementptr' 'a1_addr_16' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.81ns)   --->   "%add_ln155 = add i14 %sext_ln154, %trunc_ln106" [imageprosseing/imgpro.c:155]   --->   Operation 164 'add' 'add_ln155' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i14 %add_ln155 to i64" [imageprosseing/imgpro.c:155]   --->   Operation 165 'zext' 'zext_ln155' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%a1_addr_17 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln155" [imageprosseing/imgpro.c:155]   --->   Operation 166 'getelementptr' 'a1_addr_17' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 167 [2/2] (3.25ns)   --->   "%left_3 = load i32* %a1_addr_16, align 4" [imageprosseing/imgpro.c:154]   --->   Operation 167 'load' 'left_3' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 168 [2/2] (3.25ns)   --->   "%sw_2 = load i32* %a1_addr_17, align 4" [imageprosseing/imgpro.c:155]   --->   Operation 168 'load' 'sw_2' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & icmp_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 169 [2/2] (3.25ns)   --->   "%top_3 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:144]   --->   Operation 169 'load' 'top_3' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 170 [2/2] (3.25ns)   --->   "%ne_1 = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:145]   --->   Operation 170 'load' 'ne_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 171 [2/2] (3.25ns)   --->   "%left_2 = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:130]   --->   Operation 171 'load' 'left_2' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 172 [2/2] (3.25ns)   --->   "%sw_1 = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:131]   --->   Operation 172 'load' 'sw_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%top_1 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:120]   --->   Operation 173 'load' 'top_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 174 [2/2] (3.25ns)   --->   "%ne = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:121]   --->   Operation 174 'load' 'ne' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 175 [2/2] (3.25ns)   --->   "%left_1 = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:105]   --->   Operation 175 'load' 'left_1' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 176 [2/2] (3.25ns)   --->   "%sw = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:106]   --->   Operation 176 'load' 'sw' <Predicate = (!icmp_ln77 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 177 [2/2] (3.25ns)   --->   "%left = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:93]   --->   Operation 177 'load' 'left' <Predicate = (!icmp_ln77 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 178 [2/2] (3.25ns)   --->   "%top = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:95]   --->   Operation 178 'load' 'top' <Predicate = (!icmp_ln77 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %j_0 to i14" [imageprosseing/imgpro.c:86]   --->   Operation 179 'zext' 'zext_ln86' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.81ns)   --->   "%add_ln86 = add i14 %trunc_ln106, %zext_ln86" [imageprosseing/imgpro.c:86]   --->   Operation 180 'add' 'add_ln86' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i14 %add_ln86 to i64" [imageprosseing/imgpro.c:86]   --->   Operation 181 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%a1_addr = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln86_1" [imageprosseing/imgpro.c:86]   --->   Operation 182 'getelementptr' 'a1_addr' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (3.25ns)   --->   "%bottom = load i32* %a1_addr, align 4" [imageprosseing/imgpro.c:86]   --->   Operation 183 'load' 'bottom' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i7 %j to i14" [imageprosseing/imgpro.c:87]   --->   Operation 184 'zext' 'zext_ln87' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.81ns)   --->   "%add_ln87 = add i14 %trunc_ln106, %zext_ln87" [imageprosseing/imgpro.c:87]   --->   Operation 185 'add' 'add_ln87' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i14 %add_ln87 to i64" [imageprosseing/imgpro.c:87]   --->   Operation 186 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%a1_addr_1 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln87_1" [imageprosseing/imgpro.c:87]   --->   Operation 187 'getelementptr' 'a1_addr_1' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (3.25ns)   --->   "%se = load i32* %a1_addr_1, align 4" [imageprosseing/imgpro.c:87]   --->   Operation 188 'load' 'se' <Predicate = (!icmp_ln77 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 189 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i7 %j to i15" [imageprosseing/imgpro.c:178]   --->   Operation 190 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.94ns)   --->   "%add_ln181 = add i15 %zext_ln178, %mul_ln95" [imageprosseing/imgpro.c:181]   --->   Operation 191 'add' 'add_ln181' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i15 %add_ln181 to i64" [imageprosseing/imgpro.c:181]   --->   Operation 192 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%a1_addr_31 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln181" [imageprosseing/imgpro.c:181]   --->   Operation 193 'getelementptr' 'a1_addr_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/2] (3.25ns)   --->   "%right_5 = load i32* %a1_addr_28, align 4" [imageprosseing/imgpro.c:178]   --->   Operation 194 'load' 'right_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 195 [1/1] (1.94ns)   --->   "%add_ln182 = add i15 %sext_ln179, %mul_ln95" [imageprosseing/imgpro.c:182]   --->   Operation 195 'add' 'add_ln182' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/2] (3.25ns)   --->   "%left_5 = load i32* %a1_addr_29, align 4" [imageprosseing/imgpro.c:179]   --->   Operation 196 'load' 'left_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %j_0 to i15" [imageprosseing/imgpro.c:180]   --->   Operation 197 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.94ns)   --->   "%add_ln180 = add i15 %zext_ln180, %mul_ln95" [imageprosseing/imgpro.c:180]   --->   Operation 198 'add' 'add_ln180' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i15 %add_ln180 to i64" [imageprosseing/imgpro.c:180]   --->   Operation 199 'zext' 'zext_ln180_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%a1_addr_30 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln180_2" [imageprosseing/imgpro.c:180]   --->   Operation 200 'getelementptr' 'a1_addr_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [2/2] (3.25ns)   --->   "%top_5 = load i32* %a1_addr_30, align 4" [imageprosseing/imgpro.c:180]   --->   Operation 201 'load' 'top_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 202 [2/2] (3.25ns)   --->   "%ne_3 = load i32* %a1_addr_31, align 4" [imageprosseing/imgpro.c:181]   --->   Operation 202 'load' 'ne_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 203 [1/1] (2.55ns)   --->   "%add_ln186 = add i32 %right_5, %left_5" [imageprosseing/imgpro.c:186]   --->   Operation 203 'add' 'add_ln186' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 204 [1/1] (1.81ns)   --->   "%add_ln184 = add i14 %zext_ln178_1, %trunc_ln106" [imageprosseing/imgpro.c:184]   --->   Operation 204 'add' 'add_ln184' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln179_1 = sext i8 %add_ln179 to i14" [imageprosseing/imgpro.c:179]   --->   Operation 205 'sext' 'sext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i15 %add_ln182 to i64" [imageprosseing/imgpro.c:182]   --->   Operation 206 'sext' 'sext_ln182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%a1_addr_32 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln182" [imageprosseing/imgpro.c:182]   --->   Operation 207 'getelementptr' 'a1_addr_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (1.81ns)   --->   "%add_ln185 = add i14 %sext_ln179_1, %trunc_ln106" [imageprosseing/imgpro.c:185]   --->   Operation 208 'add' 'add_ln185' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i7 %j_0 to i14" [imageprosseing/imgpro.c:180]   --->   Operation 209 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.81ns)   --->   "%add_ln183 = add i14 %zext_ln180_1, %trunc_ln106" [imageprosseing/imgpro.c:183]   --->   Operation 210 'add' 'add_ln183' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (1.81ns)   --->   "%add_ln186_8 = add i14 %zext_ln180_1, %phi_mul" [imageprosseing/imgpro.c:186]   --->   Operation 211 'add' 'add_ln186_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/2] (3.25ns)   --->   "%top_5 = load i32* %a1_addr_30, align 4" [imageprosseing/imgpro.c:180]   --->   Operation 212 'load' 'top_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 213 [1/2] (3.25ns)   --->   "%ne_3 = load i32* %a1_addr_31, align 4" [imageprosseing/imgpro.c:181]   --->   Operation 213 'load' 'ne_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 214 [2/2] (3.25ns)   --->   "%nw_3 = load i32* %a1_addr_32, align 4" [imageprosseing/imgpro.c:182]   --->   Operation 214 'load' 'nw_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 215 [1/1] (2.55ns)   --->   "%add_ln186_1 = add i32 %top_5, %ne_3" [imageprosseing/imgpro.c:186]   --->   Operation 215 'add' 'add_ln186_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i14 %add_ln184 to i64" [imageprosseing/imgpro.c:184]   --->   Operation 216 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%a1_addr_34 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln184" [imageprosseing/imgpro.c:184]   --->   Operation 217 'getelementptr' 'a1_addr_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i14 %add_ln183 to i64" [imageprosseing/imgpro.c:183]   --->   Operation 218 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%a1_addr_33 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln183" [imageprosseing/imgpro.c:183]   --->   Operation 219 'getelementptr' 'a1_addr_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/2] (3.25ns)   --->   "%nw_3 = load i32* %a1_addr_32, align 4" [imageprosseing/imgpro.c:182]   --->   Operation 220 'load' 'nw_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 221 [2/2] (3.25ns)   --->   "%bottom_5 = load i32* %a1_addr_33, align 4" [imageprosseing/imgpro.c:183]   --->   Operation 221 'load' 'bottom_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 222 [2/2] (3.25ns)   --->   "%se_3 = load i32* %a1_addr_34, align 4" [imageprosseing/imgpro.c:184]   --->   Operation 222 'load' 'se_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i14 %add_ln185 to i64" [imageprosseing/imgpro.c:185]   --->   Operation 223 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%a1_addr_35 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln185" [imageprosseing/imgpro.c:185]   --->   Operation 224 'getelementptr' 'a1_addr_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i14 %add_ln186_8 to i64" [imageprosseing/imgpro.c:186]   --->   Operation 225 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%a1_addr_36 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 226 'getelementptr' 'a1_addr_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/2] (3.25ns)   --->   "%bottom_5 = load i32* %a1_addr_33, align 4" [imageprosseing/imgpro.c:183]   --->   Operation 227 'load' 'bottom_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 228 [1/2] (3.25ns)   --->   "%se_3 = load i32* %a1_addr_34, align 4" [imageprosseing/imgpro.c:184]   --->   Operation 228 'load' 'se_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 229 [2/2] (3.25ns)   --->   "%sw_3 = load i32* %a1_addr_35, align 4" [imageprosseing/imgpro.c:185]   --->   Operation 229 'load' 'sw_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 230 [2/2] (3.25ns)   --->   "%a1_load_45 = load i32* %a1_addr_36, align 4" [imageprosseing/imgpro.c:186]   --->   Operation 230 'load' 'a1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 7.62>
ST_8 : Operation 231 [1/2] (3.25ns)   --->   "%sw_3 = load i32* %a1_addr_35, align 4" [imageprosseing/imgpro.c:185]   --->   Operation 231 'load' 'sw_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 232 [1/2] (3.25ns)   --->   "%a1_load_45 = load i32* %a1_addr_36, align 4" [imageprosseing/imgpro.c:186]   --->   Operation 232 'load' 'a1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_4 = add i32 %sw_3, %a1_load_45" [imageprosseing/imgpro.c:186]   --->   Operation 233 'add' 'add_ln186_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 234 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln186_5 = add i32 %add_ln186_4, %se_3" [imageprosseing/imgpro.c:186]   --->   Operation 234 'add' 'add_ln186_5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 8.74>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_2 = add i32 %add_ln186_1, %add_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 235 'add' 'add_ln186_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_3 = add i32 %nw_3, %bottom_5" [imageprosseing/imgpro.c:186]   --->   Operation 236 'add' 'add_ln186_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 237 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln186_6 = add i32 %add_ln186_5, %add_ln186_3" [imageprosseing/imgpro.c:186]   --->   Operation 237 'add' 'add_ln186_6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 238 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln186_7 = add i32 %add_ln186_6, %add_ln186_2" [imageprosseing/imgpro.c:186]   --->   Operation 238 'add' 'add_ln186_7' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln186_7, i32 31)" [imageprosseing/imgpro.c:186]   --->   Operation 239 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.49>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i32 %add_ln186_7 to i65" [imageprosseing/imgpro.c:186]   --->   Operation 240 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (8.49ns)   --->   "%mul_ln186 = mul i65 %sext_ln186, 7635497416" [imageprosseing/imgpro.c:186]   --->   Operation 241 'mul' 'mul_ln186' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_36 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln186, i32 36, i32 64)" [imageprosseing/imgpro.c:186]   --->   Operation 242 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.74>
ST_11 : Operation 243 [1/1] (3.54ns)   --->   "%sub_ln186 = sub i65 0, %mul_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 243 'sub' 'sub_ln186' <Predicate = (tmp_34)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sub_ln186_1)   --->   "%tmp_35 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln186, i32 36, i32 64)" [imageprosseing/imgpro.c:186]   --->   Operation 244 'partselect' 'tmp_35' <Predicate = (tmp_34)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node sub_ln186_1)   --->   "%sext_ln186_1 = sext i29 %tmp_35 to i32" [imageprosseing/imgpro.c:186]   --->   Operation 245 'sext' 'sext_ln186_1' <Predicate = (tmp_34)> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i29 %tmp_36 to i32" [imageprosseing/imgpro.c:186]   --->   Operation 246 'sext' 'sext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sub_ln186_1)   --->   "%select_ln186 = select i1 %tmp_34, i32 %sext_ln186_1, i32 %sext_ln186_2" [imageprosseing/imgpro.c:186]   --->   Operation 247 'select' 'select_ln186' <Predicate = (tmp_34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (2.46ns) (out node of the LUT)   --->   "%sub_ln186_1 = sub i32 0, %select_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 248 'sub' 'sub_ln186_1' <Predicate = (tmp_34)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/1] (0.73ns)   --->   "%select_ln186_1 = select i1 %tmp_34, i32 %sub_ln186_1, i32 %sext_ln186_2" [imageprosseing/imgpro.c:186]   --->   Operation 249 'select' 'select_ln186_1' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%b1_addr_5 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 250 'getelementptr' 'b1_addr_5' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (3.25ns)   --->   "store i32 %select_ln186_1, i32* %b1_addr_5, align 4" [imageprosseing/imgpro.c:186]   --->   Operation 251 'store' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 252 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103 & !icmp_ln91)> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "br label %19"   --->   Operation 253 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !icmp_ln103)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "br label %20"   --->   Operation 254 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 255 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "br label %22"   --->   Operation 256 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "br label %23"   --->   Operation 257 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "br label %24"   --->   Operation 258 'br' <Predicate = (!icmp_ln79 & !and_ln91)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "br label %25"   --->   Operation 259 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "br label %.preheader" [imageprosseing/imgpro.c:77]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 5.19>
ST_13 : Operation 261 [1/1] (1.94ns)   --->   "%add_ln170 = add i15 %sext_ln166, %mul_ln95" [imageprosseing/imgpro.c:170]   --->   Operation 261 'add' 'add_ln170' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i15 %add_ln170 to i64" [imageprosseing/imgpro.c:170]   --->   Operation 262 'zext' 'zext_ln170' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%a1_addr_25 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln170" [imageprosseing/imgpro.c:170]   --->   Operation 263 'getelementptr' 'a1_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/2] (3.25ns)   --->   "%left_4 = load i32* %a1_addr_22, align 4" [imageprosseing/imgpro.c:166]   --->   Operation 264 'load' 'left_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 265 [1/2] (3.25ns)   --->   "%top_4 = load i32* %a1_addr_23, align 4" [imageprosseing/imgpro.c:168]   --->   Operation 265 'load' 'top_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i7 %j to i15" [imageprosseing/imgpro.c:169]   --->   Operation 266 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (1.94ns)   --->   "%add_ln169 = add i15 %zext_ln169, %mul_ln95" [imageprosseing/imgpro.c:169]   --->   Operation 267 'add' 'add_ln169' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln169_2 = zext i15 %add_ln169 to i64" [imageprosseing/imgpro.c:169]   --->   Operation 268 'zext' 'zext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%a1_addr_24 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln169_2" [imageprosseing/imgpro.c:169]   --->   Operation 269 'getelementptr' 'a1_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 270 [2/2] (3.25ns)   --->   "%ne_2 = load i32* %a1_addr_24, align 4" [imageprosseing/imgpro.c:169]   --->   Operation 270 'load' 'ne_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 271 [2/2] (3.25ns)   --->   "%nw_2 = load i32* %a1_addr_25, align 4" [imageprosseing/imgpro.c:170]   --->   Operation 271 'load' 'nw_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 4> <Delay = 5.80>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i7 %j_0 to i14" [imageprosseing/imgpro.c:168]   --->   Operation 272 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (1.81ns)   --->   "%add_ln174_5 = add i14 %zext_ln168_1, %phi_mul" [imageprosseing/imgpro.c:174]   --->   Operation 273 'add' 'add_ln174_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i14 %add_ln174_5 to i64" [imageprosseing/imgpro.c:174]   --->   Operation 274 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%a1_addr_27 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 275 'getelementptr' 'a1_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i7 %j to i14" [imageprosseing/imgpro.c:169]   --->   Operation 276 'zext' 'zext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (1.81ns)   --->   "%add_ln173 = add i14 %zext_ln169_1, %phi_mul" [imageprosseing/imgpro.c:173]   --->   Operation 277 'add' 'add_ln173' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i14 %add_ln173 to i64" [imageprosseing/imgpro.c:173]   --->   Operation 278 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%a1_addr_26 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln173" [imageprosseing/imgpro.c:173]   --->   Operation 279 'getelementptr' 'a1_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [1/2] (3.25ns)   --->   "%ne_2 = load i32* %a1_addr_24, align 4" [imageprosseing/imgpro.c:169]   --->   Operation 280 'load' 'ne_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 281 [1/2] (3.25ns)   --->   "%nw_2 = load i32* %a1_addr_25, align 4" [imageprosseing/imgpro.c:170]   --->   Operation 281 'load' 'nw_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 282 [2/2] (3.25ns)   --->   "%right_4 = load i32* %a1_addr_26, align 4" [imageprosseing/imgpro.c:173]   --->   Operation 282 'load' 'right_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 283 [2/2] (3.25ns)   --->   "%a1_load_36 = load i32* %a1_addr_27, align 4" [imageprosseing/imgpro.c:174]   --->   Operation 283 'load' 'a1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 284 [1/1] (2.55ns)   --->   "%add_ln174 = add i32 %top_4, %ne_2" [imageprosseing/imgpro.c:174]   --->   Operation 284 'add' 'add_ln174' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 5> <Delay = 7.62>
ST_15 : Operation 285 [1/2] (3.25ns)   --->   "%right_4 = load i32* %a1_addr_26, align 4" [imageprosseing/imgpro.c:173]   --->   Operation 285 'load' 'right_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 286 [1/2] (3.25ns)   --->   "%a1_load_36 = load i32* %a1_addr_27, align 4" [imageprosseing/imgpro.c:174]   --->   Operation 286 'load' 'a1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_15 : Operation 287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_2 = add i32 %right_4, %a1_load_36" [imageprosseing/imgpro.c:174]   --->   Operation 287 'add' 'add_ln174_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 288 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln174_3 = add i32 %add_ln174_2, %nw_2" [imageprosseing/imgpro.c:174]   --->   Operation 288 'add' 'add_ln174_3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 6> <Delay = 4.37>
ST_16 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_1 = add i32 %add_ln174, %left_4" [imageprosseing/imgpro.c:174]   --->   Operation 289 'add' 'add_ln174_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 290 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln174_4 = add i32 %add_ln174_3, %add_ln174_1" [imageprosseing/imgpro.c:174]   --->   Operation 290 'add' 'add_ln174_4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln174_4, i32 31)" [imageprosseing/imgpro.c:174]   --->   Operation 291 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 8.49>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i32 %add_ln174_4 to i65" [imageprosseing/imgpro.c:174]   --->   Operation 292 'sext' 'sext_ln174' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (8.49ns)   --->   "%mul_ln174 = mul i65 %sext_ln174, 5726623062" [imageprosseing/imgpro.c:174]   --->   Operation 293 'mul' 'mul_ln174' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_33 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln174, i32 35, i32 64)" [imageprosseing/imgpro.c:174]   --->   Operation 294 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 6.73>
ST_18 : Operation 295 [1/1] (3.54ns)   --->   "%sub_ln174 = sub i65 0, %mul_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 295 'sub' 'sub_ln174' <Predicate = (tmp_31)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%tmp_32 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln174, i32 35, i32 64)" [imageprosseing/imgpro.c:174]   --->   Operation 296 'partselect' 'tmp_32' <Predicate = (tmp_31)> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%sext_ln174_1 = sext i30 %tmp_32 to i32" [imageprosseing/imgpro.c:174]   --->   Operation 297 'sext' 'sext_ln174_1' <Predicate = (tmp_31)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln174_2 = sext i30 %tmp_33 to i32" [imageprosseing/imgpro.c:174]   --->   Operation 298 'sext' 'sext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%select_ln174 = select i1 %tmp_31, i32 %sext_ln174_1, i32 %sext_ln174_2" [imageprosseing/imgpro.c:174]   --->   Operation 299 'select' 'select_ln174' <Predicate = (tmp_31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln174_1 = sub i32 0, %select_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 300 'sub' 'sub_ln174_1' <Predicate = (tmp_31)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 301 [1/1] (0.69ns)   --->   "%select_ln174_1 = select i1 %tmp_31, i32 %sub_ln174_1, i32 %sext_ln174_2" [imageprosseing/imgpro.c:174]   --->   Operation 301 'select' 'select_ln174_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 9> <Delay = 3.25>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%b1_addr_4 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 302 'getelementptr' 'b1_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (3.25ns)   --->   "store i32 %select_ln174_1, i32* %b1_addr_4, align 4" [imageprosseing/imgpro.c:174]   --->   Operation 303 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "br label %18" [imageprosseing/imgpro.c:175]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 5.06>
ST_20 : Operation 305 [1/2] (3.25ns)   --->   "%left_3 = load i32* %a1_addr_16, align 4" [imageprosseing/imgpro.c:154]   --->   Operation 305 'load' 'left_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 306 [1/2] (3.25ns)   --->   "%sw_2 = load i32* %a1_addr_17, align 4" [imageprosseing/imgpro.c:155]   --->   Operation 306 'load' 'sw_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i7 %j_0 to i14" [imageprosseing/imgpro.c:159]   --->   Operation 307 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 308 [1/1] (1.81ns)   --->   "%add_ln159 = add i14 %zext_ln159, %trunc_ln106" [imageprosseing/imgpro.c:159]   --->   Operation 308 'add' 'add_ln159' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i14 %add_ln159 to i64" [imageprosseing/imgpro.c:159]   --->   Operation 309 'zext' 'zext_ln159_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%a1_addr_18 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln159_1" [imageprosseing/imgpro.c:159]   --->   Operation 310 'getelementptr' 'a1_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [2/2] (3.25ns)   --->   "%bottom_4 = load i32* %a1_addr_18, align 4" [imageprosseing/imgpro.c:159]   --->   Operation 311 'load' 'bottom_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i7 %j to i14" [imageprosseing/imgpro.c:160]   --->   Operation 312 'zext' 'zext_ln160' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (1.81ns)   --->   "%add_ln160 = add i14 %zext_ln160, %trunc_ln106" [imageprosseing/imgpro.c:160]   --->   Operation 313 'add' 'add_ln160' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i14 %add_ln160 to i64" [imageprosseing/imgpro.c:160]   --->   Operation 314 'zext' 'zext_ln160_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%a1_addr_19 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln160_1" [imageprosseing/imgpro.c:160]   --->   Operation 315 'getelementptr' 'a1_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 316 [2/2] (3.25ns)   --->   "%se_2 = load i32* %a1_addr_19, align 4" [imageprosseing/imgpro.c:160]   --->   Operation 316 'load' 'se_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 21 <SV = 4> <Delay = 5.80>
ST_21 : Operation 317 [1/1] (1.81ns)   --->   "%add_ln162_5 = add i14 %zext_ln159, %phi_mul" [imageprosseing/imgpro.c:162]   --->   Operation 317 'add' 'add_ln162_5' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i14 %add_ln162_5 to i64" [imageprosseing/imgpro.c:162]   --->   Operation 318 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%a1_addr_21 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 319 'getelementptr' 'a1_addr_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/2] (3.25ns)   --->   "%bottom_4 = load i32* %a1_addr_18, align 4" [imageprosseing/imgpro.c:159]   --->   Operation 320 'load' 'bottom_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 321 [1/1] (1.81ns)   --->   "%add_ln161 = add i14 %zext_ln160, %phi_mul" [imageprosseing/imgpro.c:161]   --->   Operation 321 'add' 'add_ln161' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i14 %add_ln161 to i64" [imageprosseing/imgpro.c:161]   --->   Operation 322 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%a1_addr_20 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln161" [imageprosseing/imgpro.c:161]   --->   Operation 323 'getelementptr' 'a1_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/2] (3.25ns)   --->   "%se_2 = load i32* %a1_addr_19, align 4" [imageprosseing/imgpro.c:160]   --->   Operation 324 'load' 'se_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 325 [2/2] (3.25ns)   --->   "%right_3 = load i32* %a1_addr_20, align 4" [imageprosseing/imgpro.c:161]   --->   Operation 325 'load' 'right_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 326 [2/2] (3.25ns)   --->   "%a1_load_30 = load i32* %a1_addr_21, align 4" [imageprosseing/imgpro.c:162]   --->   Operation 326 'load' 'a1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_21 : Operation 327 [1/1] (2.55ns)   --->   "%add_ln162 = add i32 %sw_2, %bottom_4" [imageprosseing/imgpro.c:162]   --->   Operation 327 'add' 'add_ln162' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 5> <Delay = 7.62>
ST_22 : Operation 328 [1/2] (3.25ns)   --->   "%right_3 = load i32* %a1_addr_20, align 4" [imageprosseing/imgpro.c:161]   --->   Operation 328 'load' 'right_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 329 [1/2] (3.25ns)   --->   "%a1_load_30 = load i32* %a1_addr_21, align 4" [imageprosseing/imgpro.c:162]   --->   Operation 329 'load' 'a1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_22 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln162_2 = add i32 %right_3, %a1_load_30" [imageprosseing/imgpro.c:162]   --->   Operation 330 'add' 'add_ln162_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 331 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln162_3 = add i32 %add_ln162_2, %se_2" [imageprosseing/imgpro.c:162]   --->   Operation 331 'add' 'add_ln162_3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 6> <Delay = 4.37>
ST_23 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln162_1 = add i32 %add_ln162, %left_3" [imageprosseing/imgpro.c:162]   --->   Operation 332 'add' 'add_ln162_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 333 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln162_4 = add i32 %add_ln162_3, %add_ln162_1" [imageprosseing/imgpro.c:162]   --->   Operation 333 'add' 'add_ln162_4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln162_4, i32 31)" [imageprosseing/imgpro.c:162]   --->   Operation 334 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 24 <SV = 7> <Delay = 8.49>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i32 %add_ln162_4 to i65" [imageprosseing/imgpro.c:162]   --->   Operation 335 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 336 [1/1] (8.49ns)   --->   "%mul_ln162 = mul i65 %sext_ln162, 5726623062" [imageprosseing/imgpro.c:162]   --->   Operation 336 'mul' 'mul_ln162' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_30 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln162, i32 35, i32 64)" [imageprosseing/imgpro.c:162]   --->   Operation 337 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 6.73>
ST_25 : Operation 338 [1/1] (3.54ns)   --->   "%sub_ln162 = sub i65 0, %mul_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 338 'sub' 'sub_ln162' <Predicate = (tmp_28)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node sub_ln162_1)   --->   "%tmp_29 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln162, i32 35, i32 64)" [imageprosseing/imgpro.c:162]   --->   Operation 339 'partselect' 'tmp_29' <Predicate = (tmp_28)> <Delay = 0.00>
ST_25 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node sub_ln162_1)   --->   "%sext_ln162_1 = sext i30 %tmp_29 to i32" [imageprosseing/imgpro.c:162]   --->   Operation 340 'sext' 'sext_ln162_1' <Predicate = (tmp_28)> <Delay = 0.00>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln162_2 = sext i30 %tmp_30 to i32" [imageprosseing/imgpro.c:162]   --->   Operation 341 'sext' 'sext_ln162_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node sub_ln162_1)   --->   "%select_ln162 = select i1 %tmp_28, i32 %sext_ln162_1, i32 %sext_ln162_2" [imageprosseing/imgpro.c:162]   --->   Operation 342 'select' 'select_ln162' <Predicate = (tmp_28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 343 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln162_1 = sub i32 0, %select_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 343 'sub' 'sub_ln162_1' <Predicate = (tmp_28)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 344 [1/1] (0.69ns)   --->   "%select_ln162_1 = select i1 %tmp_28, i32 %sub_ln162_1, i32 %sext_ln162_2" [imageprosseing/imgpro.c:162]   --->   Operation 344 'select' 'select_ln162_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 9> <Delay = 3.25>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%b1_addr_3 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 345 'getelementptr' 'b1_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (3.25ns)   --->   "store i32 %select_ln162_1, i32* %b1_addr_3, align 4" [imageprosseing/imgpro.c:162]   --->   Operation 346 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "br label %19" [imageprosseing/imgpro.c:163]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 3.25>
ST_27 : Operation 348 [1/2] (3.25ns)   --->   "%top_3 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:144]   --->   Operation 348 'load' 'top_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 349 [1/2] (3.25ns)   --->   "%ne_1 = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:145]   --->   Operation 349 'load' 'ne_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 350 [2/2] (3.25ns)   --->   "%bottom_3 = load i32* %a1_addr_14, align 4" [imageprosseing/imgpro.c:147]   --->   Operation 350 'load' 'bottom_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_27 : Operation 351 [2/2] (3.25ns)   --->   "%se_1 = load i32* %a1_addr_15, align 4" [imageprosseing/imgpro.c:148]   --->   Operation 351 'load' 'se_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 28 <SV = 4> <Delay = 5.80>
ST_28 : Operation 352 [1/2] (3.25ns)   --->   "%bottom_3 = load i32* %a1_addr_14, align 4" [imageprosseing/imgpro.c:147]   --->   Operation 352 'load' 'bottom_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 353 [1/2] (3.25ns)   --->   "%se_1 = load i32* %a1_addr_15, align 4" [imageprosseing/imgpro.c:148]   --->   Operation 353 'load' 'se_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 354 [2/2] (3.25ns)   --->   "%right_2 = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:149]   --->   Operation 354 'load' 'right_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 355 [2/2] (3.25ns)   --->   "%a1_load_24 = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:150]   --->   Operation 355 'load' 'a1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_28 : Operation 356 [1/1] (2.55ns)   --->   "%add_ln150 = add i32 %top_3, %bottom_3" [imageprosseing/imgpro.c:150]   --->   Operation 356 'add' 'add_ln150' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 5> <Delay = 7.62>
ST_29 : Operation 357 [1/2] (3.25ns)   --->   "%right_2 = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:149]   --->   Operation 357 'load' 'right_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 358 [1/2] (3.25ns)   --->   "%a1_load_24 = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:150]   --->   Operation 358 'load' 'a1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_29 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_2 = add i32 %right_2, %a1_load_24" [imageprosseing/imgpro.c:150]   --->   Operation 359 'add' 'add_ln150_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 360 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln150_3 = add i32 %add_ln150_2, %se_1" [imageprosseing/imgpro.c:150]   --->   Operation 360 'add' 'add_ln150_3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 6> <Delay = 4.37>
ST_30 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_1 = add i32 %add_ln150, %ne_1" [imageprosseing/imgpro.c:150]   --->   Operation 361 'add' 'add_ln150_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 362 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln150_4 = add i32 %add_ln150_3, %add_ln150_1" [imageprosseing/imgpro.c:150]   --->   Operation 362 'add' 'add_ln150_4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln150_4, i32 31)" [imageprosseing/imgpro.c:150]   --->   Operation 363 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 31 <SV = 7> <Delay = 8.49>
ST_31 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i32 %add_ln150_4 to i65" [imageprosseing/imgpro.c:150]   --->   Operation 364 'sext' 'sext_ln150' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 365 [1/1] (8.49ns)   --->   "%mul_ln150 = mul i65 %sext_ln150, 5726623062" [imageprosseing/imgpro.c:150]   --->   Operation 365 'mul' 'mul_ln150' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_27 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln150, i32 35, i32 64)" [imageprosseing/imgpro.c:150]   --->   Operation 366 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>

State 32 <SV = 8> <Delay = 6.73>
ST_32 : Operation 367 [1/1] (3.54ns)   --->   "%sub_ln150 = sub i65 0, %mul_ln150" [imageprosseing/imgpro.c:150]   --->   Operation 367 'sub' 'sub_ln150' <Predicate = (tmp_25)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node sub_ln150_1)   --->   "%tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln150, i32 35, i32 64)" [imageprosseing/imgpro.c:150]   --->   Operation 368 'partselect' 'tmp_26' <Predicate = (tmp_25)> <Delay = 0.00>
ST_32 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node sub_ln150_1)   --->   "%sext_ln150_1 = sext i30 %tmp_26 to i32" [imageprosseing/imgpro.c:150]   --->   Operation 369 'sext' 'sext_ln150_1' <Predicate = (tmp_25)> <Delay = 0.00>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln150_2 = sext i30 %tmp_27 to i32" [imageprosseing/imgpro.c:150]   --->   Operation 370 'sext' 'sext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node sub_ln150_1)   --->   "%select_ln150 = select i1 %tmp_25, i32 %sext_ln150_1, i32 %sext_ln150_2" [imageprosseing/imgpro.c:150]   --->   Operation 371 'select' 'select_ln150' <Predicate = (tmp_25)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 372 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln150_1 = sub i32 0, %select_ln150" [imageprosseing/imgpro.c:150]   --->   Operation 372 'sub' 'sub_ln150_1' <Predicate = (tmp_25)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 373 [1/1] (0.69ns)   --->   "%select_ln150_1 = select i1 %tmp_25, i32 %sub_ln150_1, i32 %sext_ln150_2" [imageprosseing/imgpro.c:150]   --->   Operation 373 'select' 'select_ln150_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 33 <SV = 9> <Delay = 3.25>
ST_33 : Operation 374 [1/1] (3.25ns)   --->   "store i32 %select_ln150_1, i32* %b1_addr_2, align 4" [imageprosseing/imgpro.c:150]   --->   Operation 374 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "br label %20" [imageprosseing/imgpro.c:151]   --->   Operation 375 'br' <Predicate = true> <Delay = 0.00>

State 34 <SV = 3> <Delay = 3.25>
ST_34 : Operation 376 [1/2] (3.25ns)   --->   "%left_2 = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:130]   --->   Operation 376 'load' 'left_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 377 [1/2] (3.25ns)   --->   "%sw_1 = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:131]   --->   Operation 377 'load' 'sw_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 378 [2/2] (3.25ns)   --->   "%top_2 = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:132]   --->   Operation 378 'load' 'top_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_34 : Operation 379 [2/2] (3.25ns)   --->   "%nw_1 = load i32* %a1_addr_6, align 4" [imageprosseing/imgpro.c:134]   --->   Operation 379 'load' 'nw_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 35 <SV = 4> <Delay = 5.80>
ST_35 : Operation 380 [1/2] (3.25ns)   --->   "%top_2 = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:132]   --->   Operation 380 'load' 'top_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 381 [1/2] (3.25ns)   --->   "%nw_1 = load i32* %a1_addr_6, align 4" [imageprosseing/imgpro.c:134]   --->   Operation 381 'load' 'nw_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 382 [2/2] (3.25ns)   --->   "%bottom_2 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:135]   --->   Operation 382 'load' 'bottom_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 383 [2/2] (3.25ns)   --->   "%a1_load_18 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:138]   --->   Operation 383 'load' 'a1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_35 : Operation 384 [1/1] (2.55ns)   --->   "%add_ln138 = add i32 %left_2, %top_2" [imageprosseing/imgpro.c:138]   --->   Operation 384 'add' 'add_ln138' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 5> <Delay = 7.62>
ST_36 : Operation 385 [1/2] (3.25ns)   --->   "%bottom_2 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:135]   --->   Operation 385 'load' 'bottom_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 386 [1/2] (3.25ns)   --->   "%a1_load_18 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:138]   --->   Operation 386 'load' 'a1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_36 : Operation 387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_2 = add i32 %bottom_2, %a1_load_18" [imageprosseing/imgpro.c:138]   --->   Operation 387 'add' 'add_ln138_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 388 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln138_3 = add i32 %add_ln138_2, %nw_1" [imageprosseing/imgpro.c:138]   --->   Operation 388 'add' 'add_ln138_3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 6> <Delay = 4.37>
ST_37 : Operation 389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_1 = add i32 %add_ln138, %sw_1" [imageprosseing/imgpro.c:138]   --->   Operation 389 'add' 'add_ln138_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 390 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln138_4 = add i32 %add_ln138_3, %add_ln138_1" [imageprosseing/imgpro.c:138]   --->   Operation 390 'add' 'add_ln138_4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln138_4, i32 31)" [imageprosseing/imgpro.c:138]   --->   Operation 391 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 38 <SV = 7> <Delay = 8.49>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i32 %add_ln138_4 to i65" [imageprosseing/imgpro.c:138]   --->   Operation 392 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 393 [1/1] (8.49ns)   --->   "%mul_ln138 = mul i65 %sext_ln138, 5726623062" [imageprosseing/imgpro.c:138]   --->   Operation 393 'mul' 'mul_ln138' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_24 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln138, i32 35, i32 64)" [imageprosseing/imgpro.c:138]   --->   Operation 394 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 39 <SV = 8> <Delay = 6.73>
ST_39 : Operation 395 [1/1] (3.54ns)   --->   "%sub_ln138 = sub i65 0, %mul_ln138" [imageprosseing/imgpro.c:138]   --->   Operation 395 'sub' 'sub_ln138' <Predicate = (tmp_22)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node sub_ln138_1)   --->   "%tmp_23 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln138, i32 35, i32 64)" [imageprosseing/imgpro.c:138]   --->   Operation 396 'partselect' 'tmp_23' <Predicate = (tmp_22)> <Delay = 0.00>
ST_39 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node sub_ln138_1)   --->   "%sext_ln138_1 = sext i30 %tmp_23 to i32" [imageprosseing/imgpro.c:138]   --->   Operation 397 'sext' 'sext_ln138_1' <Predicate = (tmp_22)> <Delay = 0.00>
ST_39 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln138_2 = sext i30 %tmp_24 to i32" [imageprosseing/imgpro.c:138]   --->   Operation 398 'sext' 'sext_ln138_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node sub_ln138_1)   --->   "%select_ln138 = select i1 %tmp_22, i32 %sext_ln138_1, i32 %sext_ln138_2" [imageprosseing/imgpro.c:138]   --->   Operation 399 'select' 'select_ln138' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 400 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln138_1 = sub i32 0, %select_ln138" [imageprosseing/imgpro.c:138]   --->   Operation 400 'sub' 'sub_ln138_1' <Predicate = (tmp_22)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 401 [1/1] (0.69ns)   --->   "%select_ln138_1 = select i1 %tmp_22, i32 %sub_ln138_1, i32 %sext_ln138_2" [imageprosseing/imgpro.c:138]   --->   Operation 401 'select' 'select_ln138_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 40 <SV = 9> <Delay = 3.25>
ST_40 : Operation 402 [1/1] (3.25ns)   --->   "store i32 %select_ln138_1, i32* %b1_addr_1, align 4" [imageprosseing/imgpro.c:138]   --->   Operation 402 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "br label %21" [imageprosseing/imgpro.c:139]   --->   Operation 403 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 3> <Delay = 3.25>
ST_41 : Operation 404 [1/2] (3.25ns)   --->   "%top_1 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:120]   --->   Operation 404 'load' 'top_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 405 [1/2] (3.25ns)   --->   "%ne = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:121]   --->   Operation 405 'load' 'ne' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 406 [2/2] (3.25ns)   --->   "%right_1 = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:125]   --->   Operation 406 'load' 'right_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_41 : Operation 407 [2/2] (3.25ns)   --->   "%a1_load_12 = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:126]   --->   Operation 407 'load' 'a1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 42 <SV = 4> <Delay = 5.80>
ST_42 : Operation 408 [1/2] (3.25ns)   --->   "%right_1 = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:125]   --->   Operation 408 'load' 'right_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 409 [1/2] (3.25ns)   --->   "%a1_load_12 = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:126]   --->   Operation 409 'load' 'a1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_42 : Operation 410 [1/1] (2.55ns)   --->   "%add_ln126_1 = add i32 %top_1, %a1_load_12" [imageprosseing/imgpro.c:126]   --->   Operation 410 'add' 'add_ln126_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 5> <Delay = 6.92>
ST_43 : Operation 411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126 = add i32 %ne, %right_1" [imageprosseing/imgpro.c:126]   --->   Operation 411 'add' 'add_ln126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 412 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln126_2 = add i32 %add_ln126_1, %add_ln126" [imageprosseing/imgpro.c:126]   --->   Operation 412 'add' 'add_ln126_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln126_2, i32 31)" [imageprosseing/imgpro.c:126]   --->   Operation 413 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 414 [1/1] (2.55ns)   --->   "%sub_ln126 = sub i32 0, %add_ln126_2" [imageprosseing/imgpro.c:126]   --->   Operation 414 'sub' 'sub_ln126' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln126, i32 2, i32 31)" [imageprosseing/imgpro.c:126]   --->   Operation 415 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln126_2, i32 2, i32 31)" [imageprosseing/imgpro.c:126]   --->   Operation 416 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 44 <SV = 6> <Delay = 6.47>
ST_44 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i30 %tmp_6 to i31" [imageprosseing/imgpro.c:126]   --->   Operation 417 'zext' 'zext_ln126' <Predicate = (tmp_21)> <Delay = 0.00>
ST_44 : Operation 418 [1/1] (2.49ns)   --->   "%sub_ln126_1 = sub i31 0, %zext_ln126" [imageprosseing/imgpro.c:126]   --->   Operation 418 'sub' 'sub_ln126_1' <Predicate = (tmp_21)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i30 %tmp_7 to i31" [imageprosseing/imgpro.c:126]   --->   Operation 419 'zext' 'zext_ln126_1' <Predicate = (!tmp_21)> <Delay = 0.00>
ST_44 : Operation 420 [1/1] (0.73ns)   --->   "%select_ln126 = select i1 %tmp_21, i31 %sub_ln126_1, i31 %zext_ln126_1" [imageprosseing/imgpro.c:126]   --->   Operation 420 'select' 'select_ln126' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i31 %select_ln126 to i32" [imageprosseing/imgpro.c:126]   --->   Operation 421 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 422 [1/1] (3.25ns)   --->   "store i32 %sext_ln126, i32* %b1_addr_2, align 4" [imageprosseing/imgpro.c:126]   --->   Operation 422 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_44 : Operation 423 [1/1] (0.00ns)   --->   "br label %22" [imageprosseing/imgpro.c:127]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 3> <Delay = 3.25>
ST_45 : Operation 424 [1/2] (3.25ns)   --->   "%left_1 = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:105]   --->   Operation 424 'load' 'left_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 425 [1/2] (3.25ns)   --->   "%sw = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:106]   --->   Operation 425 'load' 'sw' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 426 [2/2] (3.25ns)   --->   "%bottom_1 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:110]   --->   Operation 426 'load' 'bottom_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_45 : Operation 427 [2/2] (3.25ns)   --->   "%a1_load_8 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:113]   --->   Operation 427 'load' 'a1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 46 <SV = 4> <Delay = 5.80>
ST_46 : Operation 428 [1/2] (3.25ns)   --->   "%bottom_1 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:110]   --->   Operation 428 'load' 'bottom_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 429 [1/2] (3.25ns)   --->   "%a1_load_8 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:113]   --->   Operation 429 'load' 'a1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_46 : Operation 430 [1/1] (2.55ns)   --->   "%add_ln113_1 = add i32 %left_1, %a1_load_8" [imageprosseing/imgpro.c:113]   --->   Operation 430 'add' 'add_ln113_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 5> <Delay = 6.92>
ST_47 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113 = add i32 %sw, %bottom_1" [imageprosseing/imgpro.c:113]   --->   Operation 431 'add' 'add_ln113' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 432 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_2 = add i32 %add_ln113_1, %add_ln113" [imageprosseing/imgpro.c:113]   --->   Operation 432 'add' 'add_ln113_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln113_2, i32 31)" [imageprosseing/imgpro.c:113]   --->   Operation 433 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 434 [1/1] (2.55ns)   --->   "%sub_ln113 = sub i32 0, %add_ln113_2" [imageprosseing/imgpro.c:113]   --->   Operation 434 'sub' 'sub_ln113' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln113, i32 2, i32 31)" [imageprosseing/imgpro.c:113]   --->   Operation 435 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln113_2, i32 2, i32 31)" [imageprosseing/imgpro.c:113]   --->   Operation 436 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 48 <SV = 6> <Delay = 6.47>
ST_48 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i30 %tmp_4 to i31" [imageprosseing/imgpro.c:113]   --->   Operation 437 'zext' 'zext_ln113' <Predicate = (tmp_20)> <Delay = 0.00>
ST_48 : Operation 438 [1/1] (2.49ns)   --->   "%sub_ln113_1 = sub i31 0, %zext_ln113" [imageprosseing/imgpro.c:113]   --->   Operation 438 'sub' 'sub_ln113_1' <Predicate = (tmp_20)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i30 %tmp_5 to i31" [imageprosseing/imgpro.c:113]   --->   Operation 439 'zext' 'zext_ln113_1' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_48 : Operation 440 [1/1] (0.73ns)   --->   "%select_ln113 = select i1 %tmp_20, i31 %sub_ln113_1, i31 %zext_ln113_1" [imageprosseing/imgpro.c:113]   --->   Operation 440 'select' 'select_ln113' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i31 %select_ln113 to i32" [imageprosseing/imgpro.c:113]   --->   Operation 441 'sext' 'sext_ln113' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 442 [1/1] (3.25ns)   --->   "store i32 %sext_ln113, i32* %b1_addr_1, align 4" [imageprosseing/imgpro.c:113]   --->   Operation 442 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_48 : Operation 443 [1/1] (0.00ns)   --->   "br label %23" [imageprosseing/imgpro.c:115]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 3> <Delay = 3.25>
ST_49 : Operation 444 [1/2] (3.25ns)   --->   "%left = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:93]   --->   Operation 444 'load' 'left' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 445 [1/2] (3.25ns)   --->   "%top = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:95]   --->   Operation 445 'load' 'top' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 446 [2/2] (3.25ns)   --->   "%nw = load i32* %a1_addr_6, align 4" [imageprosseing/imgpro.c:97]   --->   Operation 446 'load' 'nw' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_49 : Operation 447 [2/2] (3.25ns)   --->   "%a1_load_4 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:101]   --->   Operation 447 'load' 'a1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 50 <SV = 4> <Delay = 5.80>
ST_50 : Operation 448 [1/2] (3.25ns)   --->   "%nw = load i32* %a1_addr_6, align 4" [imageprosseing/imgpro.c:97]   --->   Operation 448 'load' 'nw' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 449 [1/2] (3.25ns)   --->   "%a1_load_4 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:101]   --->   Operation 449 'load' 'a1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_50 : Operation 450 [1/1] (2.55ns)   --->   "%add_ln101_1 = add i32 %left, %a1_load_4" [imageprosseing/imgpro.c:101]   --->   Operation 450 'add' 'add_ln101_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 5> <Delay = 6.92>
ST_51 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101 = add i32 %top, %nw" [imageprosseing/imgpro.c:101]   --->   Operation 451 'add' 'add_ln101' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 452 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln101_2 = add i32 %add_ln101_1, %add_ln101" [imageprosseing/imgpro.c:101]   --->   Operation 452 'add' 'add_ln101_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln101_2, i32 31)" [imageprosseing/imgpro.c:101]   --->   Operation 453 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 454 [1/1] (2.55ns)   --->   "%sub_ln101 = sub i32 0, %add_ln101_2" [imageprosseing/imgpro.c:101]   --->   Operation 454 'sub' 'sub_ln101' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln101, i32 2, i32 31)" [imageprosseing/imgpro.c:101]   --->   Operation 455 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln101_2, i32 2, i32 31)" [imageprosseing/imgpro.c:101]   --->   Operation 456 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 52 <SV = 6> <Delay = 6.47>
ST_52 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i30 %tmp_2 to i31" [imageprosseing/imgpro.c:101]   --->   Operation 457 'zext' 'zext_ln101' <Predicate = (tmp_19)> <Delay = 0.00>
ST_52 : Operation 458 [1/1] (2.49ns)   --->   "%sub_ln101_1 = sub i31 0, %zext_ln101" [imageprosseing/imgpro.c:101]   --->   Operation 458 'sub' 'sub_ln101_1' <Predicate = (tmp_19)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i30 %tmp_3 to i31" [imageprosseing/imgpro.c:101]   --->   Operation 459 'zext' 'zext_ln101_1' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_52 : Operation 460 [1/1] (0.73ns)   --->   "%select_ln101 = select i1 %tmp_19, i31 %sub_ln101_1, i31 %zext_ln101_1" [imageprosseing/imgpro.c:101]   --->   Operation 460 'select' 'select_ln101' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i31 %select_ln101 to i32" [imageprosseing/imgpro.c:101]   --->   Operation 461 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 462 [1/1] (3.25ns)   --->   "store i32 %sext_ln101, i32* %b1_addr_1, align 4" [imageprosseing/imgpro.c:101]   --->   Operation 462 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_52 : Operation 463 [1/1] (0.00ns)   --->   "br label %24" [imageprosseing/imgpro.c:102]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 3> <Delay = 5.06>
ST_53 : Operation 464 [1/1] (1.81ns)   --->   "%add_ln89_3 = add i14 %phi_mul, %zext_ln86" [imageprosseing/imgpro.c:89]   --->   Operation 464 'add' 'add_ln89_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i14 %add_ln89_3 to i64" [imageprosseing/imgpro.c:89]   --->   Operation 465 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 466 [1/1] (0.00ns)   --->   "%a1_addr_3 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln89_2" [imageprosseing/imgpro.c:89]   --->   Operation 466 'getelementptr' 'a1_addr_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 467 [1/2] (3.25ns)   --->   "%bottom = load i32* %a1_addr, align 4" [imageprosseing/imgpro.c:86]   --->   Operation 467 'load' 'bottom' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 468 [1/1] (1.81ns)   --->   "%add_ln88 = add i14 %phi_mul, %zext_ln87" [imageprosseing/imgpro.c:88]   --->   Operation 468 'add' 'add_ln88' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i14 %add_ln88 to i64" [imageprosseing/imgpro.c:88]   --->   Operation 469 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 470 [1/1] (0.00ns)   --->   "%a1_addr_2 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln88" [imageprosseing/imgpro.c:88]   --->   Operation 470 'getelementptr' 'a1_addr_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 471 [1/2] (3.25ns)   --->   "%se = load i32* %a1_addr_1, align 4" [imageprosseing/imgpro.c:87]   --->   Operation 471 'load' 'se' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 472 [2/2] (3.25ns)   --->   "%right = load i32* %a1_addr_2, align 4" [imageprosseing/imgpro.c:88]   --->   Operation 472 'load' 'right' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_53 : Operation 473 [2/2] (3.25ns)   --->   "%a1_load = load i32* %a1_addr_3, align 4" [imageprosseing/imgpro.c:89]   --->   Operation 473 'load' 'a1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 54 <SV = 4> <Delay = 5.80>
ST_54 : Operation 474 [1/2] (3.25ns)   --->   "%right = load i32* %a1_addr_2, align 4" [imageprosseing/imgpro.c:88]   --->   Operation 474 'load' 'right' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 475 [1/2] (3.25ns)   --->   "%a1_load = load i32* %a1_addr_3, align 4" [imageprosseing/imgpro.c:89]   --->   Operation 475 'load' 'a1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_54 : Operation 476 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %right, %se" [imageprosseing/imgpro.c:89]   --->   Operation 476 'add' 'add_ln89' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 5> <Delay = 6.92>
ST_55 : Operation 477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i32 %a1_load, %bottom" [imageprosseing/imgpro.c:89]   --->   Operation 477 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 478 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln89_2 = add i32 %add_ln89, %add_ln89_1" [imageprosseing/imgpro.c:89]   --->   Operation 478 'add' 'add_ln89_2' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_55 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln89_2, i32 31)" [imageprosseing/imgpro.c:89]   --->   Operation 479 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 480 [1/1] (2.55ns)   --->   "%sub_ln89 = sub i32 0, %add_ln89_2" [imageprosseing/imgpro.c:89]   --->   Operation 480 'sub' 'sub_ln89' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 481 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln89, i32 2, i32 31)" [imageprosseing/imgpro.c:89]   --->   Operation 481 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln89_2, i32 2, i32 31)" [imageprosseing/imgpro.c:89]   --->   Operation 482 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 56 <SV = 6> <Delay = 6.47>
ST_56 : Operation 483 [1/1] (0.00ns)   --->   "%b1_addr = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln89_2" [imageprosseing/imgpro.c:89]   --->   Operation 483 'getelementptr' 'b1_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i30 %tmp to i31" [imageprosseing/imgpro.c:89]   --->   Operation 484 'zext' 'zext_ln89' <Predicate = (tmp_18)> <Delay = 0.00>
ST_56 : Operation 485 [1/1] (2.49ns)   --->   "%sub_ln89_1 = sub i31 0, %zext_ln89" [imageprosseing/imgpro.c:89]   --->   Operation 485 'sub' 'sub_ln89_1' <Predicate = (tmp_18)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i30 %tmp_1 to i31" [imageprosseing/imgpro.c:89]   --->   Operation 486 'zext' 'zext_ln89_1' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_56 : Operation 487 [1/1] (0.73ns)   --->   "%select_ln89 = select i1 %tmp_18, i31 %sub_ln89_1, i31 %zext_ln89_1" [imageprosseing/imgpro.c:89]   --->   Operation 487 'select' 'select_ln89' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i31 %select_ln89 to i32" [imageprosseing/imgpro.c:89]   --->   Operation 488 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 489 [1/1] (3.25ns)   --->   "store i32 %sext_ln89, i32* %b1_addr, align 4" [imageprosseing/imgpro.c:89]   --->   Operation 489 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_56 : Operation 490 [1/1] (0.00ns)   --->   "br label %25" [imageprosseing/imgpro.c:90]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', imageprosseing/imgpro.c:86) [8]  (1.77 ns)

 <State 2>: 7.98ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', imageprosseing/imgpro.c:86) [8]  (0 ns)
	'add' operation ('add_ln95', imageprosseing/imgpro.c:95) [46]  (1.87 ns)
	'mul' operation ('mul_ln95', imageprosseing/imgpro.c:95) [48]  (4.17 ns)
	'add' operation ('add_ln95_1', imageprosseing/imgpro.c:95) [50]  (1.94 ns)

 <State 3>: 6.94ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', imageprosseing/imgpro.c:77) [63]  (0 ns)
	'add' operation ('add_ln166', imageprosseing/imgpro.c:166) [159]  (1.87 ns)
	'add' operation ('add_ln166_1', imageprosseing/imgpro.c:166) [161]  (1.81 ns)
	'getelementptr' operation ('a1_addr_22', imageprosseing/imgpro.c:166) [163]  (0 ns)
	'load' operation ('left', imageprosseing/imgpro.c:166) on array 'a1' [167]  (3.25 ns)

 <State 4>: 5.81ns
The critical path consists of the following:
	'load' operation ('right', imageprosseing/imgpro.c:178) on array 'a1' [104]  (3.25 ns)
	'add' operation ('add_ln186', imageprosseing/imgpro.c:186) [137]  (2.55 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'load' operation ('top', imageprosseing/imgpro.c:180) on array 'a1' [130]  (3.25 ns)
	'add' operation ('add_ln186_1', imageprosseing/imgpro.c:186) [138]  (2.55 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('a1_addr_34', imageprosseing/imgpro.c:184) [103]  (0 ns)
	'load' operation ('se', imageprosseing/imgpro.c:184) on array 'a1' [134]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('a1_addr_35', imageprosseing/imgpro.c:185) [116]  (0 ns)
	'load' operation ('sw', imageprosseing/imgpro.c:185) on array 'a1' [135]  (3.25 ns)

 <State 8>: 7.63ns
The critical path consists of the following:
	'load' operation ('sw', imageprosseing/imgpro.c:185) on array 'a1' [135]  (3.25 ns)
	'add' operation ('add_ln186_4', imageprosseing/imgpro.c:186) [141]  (0 ns)
	'add' operation ('add_ln186_5', imageprosseing/imgpro.c:186) [142]  (4.37 ns)

 <State 9>: 8.74ns
The critical path consists of the following:
	'add' operation ('add_ln186_3', imageprosseing/imgpro.c:186) [140]  (0 ns)
	'add' operation ('add_ln186_6', imageprosseing/imgpro.c:186) [143]  (4.37 ns)
	'add' operation ('add_ln186_7', imageprosseing/imgpro.c:186) [144]  (4.37 ns)

 <State 10>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln186', imageprosseing/imgpro.c:186) [146]  (8.5 ns)

 <State 11>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln186', imageprosseing/imgpro.c:186) [147]  (3.55 ns)
	'select' operation ('select_ln186', imageprosseing/imgpro.c:186) [153]  (0 ns)
	'sub' operation ('sub_ln186_1', imageprosseing/imgpro.c:186) [154]  (2.46 ns)
	'select' operation ('select_ln186_1', imageprosseing/imgpro.c:186) [155]  (0.733 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b1_addr_5', imageprosseing/imgpro.c:186) [129]  (0 ns)
	'store' operation ('store_ln186', imageprosseing/imgpro.c:186) of variable 'select_ln186_1', imageprosseing/imgpro.c:186 on array 'b1' [156]  (3.25 ns)

 <State 13>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln170', imageprosseing/imgpro.c:170) [164]  (1.94 ns)
	'getelementptr' operation ('a1_addr_25', imageprosseing/imgpro.c:170) [166]  (0 ns)
	'load' operation ('nw', imageprosseing/imgpro.c:170) on array 'a1' [187]  (3.25 ns)

 <State 14>: 5.81ns
The critical path consists of the following:
	'load' operation ('ne', imageprosseing/imgpro.c:169) on array 'a1' [186]  (3.25 ns)
	'add' operation ('add_ln174', imageprosseing/imgpro.c:174) [190]  (2.55 ns)

 <State 15>: 7.63ns
The critical path consists of the following:
	'load' operation ('right', imageprosseing/imgpro.c:173) on array 'a1' [188]  (3.25 ns)
	'add' operation ('add_ln174_2', imageprosseing/imgpro.c:174) [192]  (0 ns)
	'add' operation ('add_ln174_3', imageprosseing/imgpro.c:174) [193]  (4.37 ns)

 <State 16>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln174_1', imageprosseing/imgpro.c:174) [191]  (0 ns)
	'add' operation ('add_ln174_4', imageprosseing/imgpro.c:174) [194]  (4.37 ns)

 <State 17>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln174', imageprosseing/imgpro.c:174) [196]  (8.5 ns)

 <State 18>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln174', imageprosseing/imgpro.c:174) [197]  (3.55 ns)
	'select' operation ('select_ln174', imageprosseing/imgpro.c:174) [203]  (0 ns)
	'sub' operation ('sub_ln174_1', imageprosseing/imgpro.c:174) [204]  (2.49 ns)
	'select' operation ('select_ln174_1', imageprosseing/imgpro.c:174) [205]  (0.698 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b1_addr_4', imageprosseing/imgpro.c:174) [176]  (0 ns)
	'store' operation ('store_ln174', imageprosseing/imgpro.c:174) of variable 'select_ln174_1', imageprosseing/imgpro.c:174 on array 'b1' [206]  (3.25 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln159', imageprosseing/imgpro.c:159) [223]  (1.81 ns)
	'getelementptr' operation ('a1_addr_18', imageprosseing/imgpro.c:159) [225]  (0 ns)
	'load' operation ('bottom', imageprosseing/imgpro.c:159) on array 'a1' [230]  (3.25 ns)

 <State 21>: 5.81ns
The critical path consists of the following:
	'load' operation ('bottom', imageprosseing/imgpro.c:159) on array 'a1' [230]  (3.25 ns)
	'add' operation ('add_ln162', imageprosseing/imgpro.c:162) [241]  (2.55 ns)

 <State 22>: 7.63ns
The critical path consists of the following:
	'load' operation ('right', imageprosseing/imgpro.c:161) on array 'a1' [239]  (3.25 ns)
	'add' operation ('add_ln162_2', imageprosseing/imgpro.c:162) [243]  (0 ns)
	'add' operation ('add_ln162_3', imageprosseing/imgpro.c:162) [244]  (4.37 ns)

 <State 23>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln162_1', imageprosseing/imgpro.c:162) [242]  (0 ns)
	'add' operation ('add_ln162_4', imageprosseing/imgpro.c:162) [245]  (4.37 ns)

 <State 24>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln162', imageprosseing/imgpro.c:162) [247]  (8.5 ns)

 <State 25>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln162', imageprosseing/imgpro.c:162) [248]  (3.55 ns)
	'select' operation ('select_ln162', imageprosseing/imgpro.c:162) [254]  (0 ns)
	'sub' operation ('sub_ln162_1', imageprosseing/imgpro.c:162) [255]  (2.49 ns)
	'select' operation ('select_ln162_1', imageprosseing/imgpro.c:162) [256]  (0.698 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b1_addr_3', imageprosseing/imgpro.c:162) [229]  (0 ns)
	'store' operation ('store_ln162', imageprosseing/imgpro.c:162) of variable 'select_ln162_1', imageprosseing/imgpro.c:162 on array 'b1' [257]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('top', imageprosseing/imgpro.c:144) on array 'a1' [262]  (3.25 ns)

 <State 28>: 5.81ns
The critical path consists of the following:
	'load' operation ('bottom', imageprosseing/imgpro.c:147) on array 'a1' [264]  (3.25 ns)
	'add' operation ('add_ln150', imageprosseing/imgpro.c:150) [268]  (2.55 ns)

 <State 29>: 7.63ns
The critical path consists of the following:
	'load' operation ('right', imageprosseing/imgpro.c:149) on array 'a1' [266]  (3.25 ns)
	'add' operation ('add_ln150_2', imageprosseing/imgpro.c:150) [270]  (0 ns)
	'add' operation ('add_ln150_3', imageprosseing/imgpro.c:150) [271]  (4.37 ns)

 <State 30>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln150_1', imageprosseing/imgpro.c:150) [269]  (0 ns)
	'add' operation ('add_ln150_4', imageprosseing/imgpro.c:150) [272]  (4.37 ns)

 <State 31>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln150', imageprosseing/imgpro.c:150) [274]  (8.5 ns)

 <State 32>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln150', imageprosseing/imgpro.c:150) [275]  (3.55 ns)
	'select' operation ('select_ln150', imageprosseing/imgpro.c:150) [281]  (0 ns)
	'sub' operation ('sub_ln150_1', imageprosseing/imgpro.c:150) [282]  (2.49 ns)
	'select' operation ('select_ln150_1', imageprosseing/imgpro.c:150) [283]  (0.698 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln150', imageprosseing/imgpro.c:150) of variable 'select_ln150_1', imageprosseing/imgpro.c:150 on array 'b1' [284]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('left', imageprosseing/imgpro.c:130) on array 'a1' [289]  (3.25 ns)

 <State 35>: 5.81ns
The critical path consists of the following:
	'load' operation ('top', imageprosseing/imgpro.c:132) on array 'a1' [291]  (3.25 ns)
	'add' operation ('add_ln138', imageprosseing/imgpro.c:138) [295]  (2.55 ns)

 <State 36>: 7.63ns
The critical path consists of the following:
	'load' operation ('bottom', imageprosseing/imgpro.c:135) on array 'a1' [293]  (3.25 ns)
	'add' operation ('add_ln138_2', imageprosseing/imgpro.c:138) [297]  (0 ns)
	'add' operation ('add_ln138_3', imageprosseing/imgpro.c:138) [298]  (4.37 ns)

 <State 37>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln138_1', imageprosseing/imgpro.c:138) [296]  (0 ns)
	'add' operation ('add_ln138_4', imageprosseing/imgpro.c:138) [299]  (4.37 ns)

 <State 38>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln138', imageprosseing/imgpro.c:138) [301]  (8.5 ns)

 <State 39>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln138', imageprosseing/imgpro.c:138) [302]  (3.55 ns)
	'select' operation ('select_ln138', imageprosseing/imgpro.c:138) [308]  (0 ns)
	'sub' operation ('sub_ln138_1', imageprosseing/imgpro.c:138) [309]  (2.49 ns)
	'select' operation ('select_ln138_1', imageprosseing/imgpro.c:138) [310]  (0.698 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln138', imageprosseing/imgpro.c:138) of variable 'select_ln138_1', imageprosseing/imgpro.c:138 on array 'b1' [311]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'load' operation ('top', imageprosseing/imgpro.c:120) on array 'a1' [316]  (3.25 ns)

 <State 42>: 5.81ns
The critical path consists of the following:
	'load' operation ('a1_load_12', imageprosseing/imgpro.c:126) on array 'a1' [319]  (3.25 ns)
	'add' operation ('add_ln126_1', imageprosseing/imgpro.c:126) [321]  (2.55 ns)

 <State 43>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln126', imageprosseing/imgpro.c:126) [320]  (0 ns)
	'add' operation ('add_ln126_2', imageprosseing/imgpro.c:126) [322]  (4.37 ns)
	'sub' operation ('sub_ln126', imageprosseing/imgpro.c:126) [324]  (2.55 ns)

 <State 44>: 6.48ns
The critical path consists of the following:
	'sub' operation ('sub_ln126_1', imageprosseing/imgpro.c:126) [327]  (2.49 ns)
	'select' operation ('select_ln126', imageprosseing/imgpro.c:126) [330]  (0.733 ns)
	'store' operation ('store_ln126', imageprosseing/imgpro.c:126) of variable 'sext_ln126', imageprosseing/imgpro.c:126 on array 'b1' [332]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('left', imageprosseing/imgpro.c:105) on array 'a1' [337]  (3.25 ns)

 <State 46>: 5.81ns
The critical path consists of the following:
	'load' operation ('a1_load_8', imageprosseing/imgpro.c:113) on array 'a1' [340]  (3.25 ns)
	'add' operation ('add_ln113_1', imageprosseing/imgpro.c:113) [342]  (2.55 ns)

 <State 47>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln113', imageprosseing/imgpro.c:113) [341]  (0 ns)
	'add' operation ('add_ln113_2', imageprosseing/imgpro.c:113) [343]  (4.37 ns)
	'sub' operation ('sub_ln113', imageprosseing/imgpro.c:113) [345]  (2.55 ns)

 <State 48>: 6.48ns
The critical path consists of the following:
	'sub' operation ('sub_ln113_1', imageprosseing/imgpro.c:113) [348]  (2.49 ns)
	'select' operation ('select_ln113', imageprosseing/imgpro.c:113) [351]  (0.733 ns)
	'store' operation ('store_ln113', imageprosseing/imgpro.c:113) of variable 'sext_ln113', imageprosseing/imgpro.c:113 on array 'b1' [353]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('left', imageprosseing/imgpro.c:93) on array 'a1' [358]  (3.25 ns)

 <State 50>: 5.81ns
The critical path consists of the following:
	'load' operation ('a1_load_4', imageprosseing/imgpro.c:101) on array 'a1' [361]  (3.25 ns)
	'add' operation ('add_ln101_1', imageprosseing/imgpro.c:101) [363]  (2.55 ns)

 <State 51>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln101', imageprosseing/imgpro.c:101) [362]  (0 ns)
	'add' operation ('add_ln101_2', imageprosseing/imgpro.c:101) [364]  (4.37 ns)
	'sub' operation ('sub_ln101', imageprosseing/imgpro.c:101) [366]  (2.55 ns)

 <State 52>: 6.48ns
The critical path consists of the following:
	'sub' operation ('sub_ln101_1', imageprosseing/imgpro.c:101) [369]  (2.49 ns)
	'select' operation ('select_ln101', imageprosseing/imgpro.c:101) [372]  (0.733 ns)
	'store' operation ('store_ln101', imageprosseing/imgpro.c:101) of variable 'sext_ln101', imageprosseing/imgpro.c:101 on array 'b1' [374]  (3.25 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln89_3', imageprosseing/imgpro.c:89) [383]  (1.81 ns)
	'getelementptr' operation ('a1_addr_3', imageprosseing/imgpro.c:89) [385]  (0 ns)
	'load' operation ('a1_load', imageprosseing/imgpro.c:89) on array 'a1' [397]  (3.25 ns)

 <State 54>: 5.81ns
The critical path consists of the following:
	'load' operation ('right', imageprosseing/imgpro.c:88) on array 'a1' [396]  (3.25 ns)
	'add' operation ('add_ln89', imageprosseing/imgpro.c:89) [398]  (2.55 ns)

 <State 55>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln89_1', imageprosseing/imgpro.c:89) [399]  (0 ns)
	'add' operation ('add_ln89_2', imageprosseing/imgpro.c:89) [400]  (4.37 ns)
	'sub' operation ('sub_ln89', imageprosseing/imgpro.c:89) [402]  (2.55 ns)

 <State 56>: 6.48ns
The critical path consists of the following:
	'sub' operation ('sub_ln89_1', imageprosseing/imgpro.c:89) [405]  (2.49 ns)
	'select' operation ('select_ln89', imageprosseing/imgpro.c:89) [408]  (0.733 ns)
	'store' operation ('store_ln89', imageprosseing/imgpro.c:89) of variable 'sext_ln89', imageprosseing/imgpro.c:89 on array 'b1' [410]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
