# vsim "+UVM_TESTNAME=set_config_test" -debugdb -c -do "log -r /*;save -oneexit -directive -codeall;run -all;exit" work.top 
# Start time: 15:12:13 on Jun 26,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /root/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# save -oneexit -directive -codeall
# invalid command name "save"
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test set_config_test...
# UVM_INFO tb/../sv/yapp_test_lib.sv(58) @ 0: uvm_test_top [uvm_test_top] Entered build_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(47) @ 0: uvm_test_top.env [env] Entered build_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(56) @ 0: uvm_test_top.env.ag [ag] Entered build_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(44) @ 0: uvm_test_top.env.ag.mn [mn] Entered build_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(49) @ 0: uvm_test_top.env.ag.mn [mn] Entered connect_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(74) @ 0: uvm_test_top.env.ag [ag] Entered connect_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(56) @ 0: uvm_test_top.env [env] Entered connect_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(73) @ 0: uvm_test_top [uvm_test_top] Entered connect_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(246) @ 0: uvm_test_top [uvm_test_top] Entered connect_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(55) @ 0: uvm_test_top.env.ag.mn [mn] Entered end_of_elaboration_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(87) @ 0: uvm_test_top.env.ag [ag] Entered end_of_elaboration_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(63) @ 0: uvm_test_top.env [env] Entered end_of_elaboration_phase
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ------------------------------------------
# Name          Type             Size  Value
# ------------------------------------------
# uvm_test_top  set_config_test  -     @466 
#   env         environment      -     @477 
#     ag        agent            -     @487 
#       mn      monitor          -     @495 
# ------------------------------------------
# 
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(60) @ 0: uvm_test_top.env.ag.mn [mn] Entered start_of_simulation_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(94) @ 0: uvm_test_top.env.ag [ag] Entered start_of_simulation_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(68) @ 0: uvm_test_top.env [env] Entered start_of_simulation_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(257) @ 0: uvm_test_top [uvm_test_top] Entered start_of_simulation_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(262) @ 0: uvm_test_top [uvm_test_top] Entered run_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(73) @ 0: uvm_test_top.env [env] Entered run_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(101) @ 0: uvm_test_top.env.ag [ag] Entered run_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(65) @ 0: uvm_test_top.env.ag.mn [mn] Entered run_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(70) @ 0: uvm_test_top.env.ag.mn [mn] Entered extract_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(108) @ 0: uvm_test_top.env.ag [ag] Entered extract_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(78) @ 0: uvm_test_top.env [env] Entered extract_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(267) @ 0: uvm_test_top [uvm_test_top] Entered extract_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(75) @ 0: uvm_test_top.env.ag.mn [mn] Entered check_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(115) @ 0: uvm_test_top.env.ag [ag] Entered check_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(83) @ 0: uvm_test_top.env [env] Entered check_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(272) @ 0: uvm_test_top [uvm_test_top] Entered check_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(80) @ 0: uvm_test_top.env.ag.mn [mn] Entered report_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(122) @ 0: uvm_test_top.env.ag [ag] Entered report_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(88) @ 0: uvm_test_top.env [env] Entered report_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(277) @ 0: uvm_test_top [uvm_test_top] Entered report_phase
# UVM_INFO tb/../sv/yapp_test_lib.sv(282) @ 0: uvm_test_top [uvm_test_top] Entered final_phase
# UVM_INFO tb/../sv/yapp_tx_env.sv(93) @ 0: uvm_test_top.env [env] Entered final_phase
# UVM_INFO tb/../sv/yapp_tx_agent.sv(129) @ 0: uvm_test_top.env.ag [ag] Entered final_phase
# UVM_INFO tb/../sv/yapp_tx_monitor.sv(85) @ 0: uvm_test_top.env.ag.mn [mn] Entered final_phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   40
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [UVMTOP]     1
# [ag]     9
# [env]     9
# [mn]     9
# [uvm_test_top]     9
# ** Note: $finish    : /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 215  Instance: /top
# End time: 15:12:15 on Jun 26,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
