$date
	Sun Oct 23 07:24:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#526946
b1011 &
b1011 %
1$
b1011 !
1"
#526947
0"
#526950
b100010 &
b100010 %
#526954
b10001 &
b10001 %
#526958
b110100 &
b110100 %
#526962
b11010 &
b11010 %
#526966
b1101 &
b1101 %
#526970
b101000 &
b101000 %
#526974
b10100 &
b10100 %
#526978
b1010 &
b1010 %
#526982
b101 &
b101 %
#526986
b10000 &
b10000 %
#526990
b1000 &
b1000 %
#526994
b100 &
b100 %
#526998
b10 &
b10 %
#527002
b1 &
b1 %
1#
#527006
b0 &
0#
b0 %
0$
#1537018
b110 &
b110 %
1$
b110 !
1"
#1537019
0"
#1537022
b11 &
b11 %
#1537026
b1010 &
b1010 %
#1537030
b101 &
b101 %
#1537034
b10000 &
b10000 %
#1537038
b1000 &
b1000 %
#1537042
b100 &
b100 %
#1537046
b10 &
b10 %
#1537050
b1 &
b1 %
1#
#1537054
b0 &
0#
b0 %
0$
#2541297
1"
#2541298
b110 &
b110 %
1$
#2541299
0"
#2541302
b11 &
b11 %
#2541306
b1010 &
b1010 %
#2541310
b101 &
b101 %
#2541314
b10000 &
b10000 %
#2541318
b1000 &
b1000 %
#2541322
b100 &
b100 %
#2541326
b10 &
b10 %
#2541330
b1 &
b1 %
1#
#2541334
b0 &
0#
b0 %
0$
#4500012
