Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Jun  5 12:07:31 2019
| Host         : rocky.samba.cg.uni-saarland.de running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing -max_paths 10 -file ./report/bytestrm_dwordproc_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.726ns (40.679%)  route 2.517ns (59.321%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.670     5.216    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y84         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[0]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.726ns (40.679%)  route 2.517ns (59.321%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.670     5.216    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y84         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[1]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.726ns (40.679%)  route 2.517ns (59.321%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.670     5.216    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y84         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[2]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.726ns (40.679%)  route 2.517ns (59.321%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.670     5.216    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y84         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[3]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.726ns (40.841%)  route 2.500ns (59.159%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.654     5.199    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[4]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.726ns (40.841%)  route 2.500ns (59.159%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.654     5.199    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[5]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.726ns (40.841%)  route 2.500ns (59.159%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.654     5.199    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[6]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[6]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.726ns (40.841%)  route 2.500ns (59.159%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.407     4.422    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124     4.546 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_1/O
                         net (fo=16, routed)          0.654     5.199    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X43Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[7]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X43Y85         FDRE (Setup_fdre_C_R)       -0.429     5.460    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116_reg[7]
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.726ns (39.370%)  route 2.658ns (60.630%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.638     4.653    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I0_O)        0.124     4.777 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105[23]_i_2/O
                         net (fo=24, routed)          0.580     5.357    bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105[23]_i_2_n_0
    SLICE_X45Y87         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X45Y87         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[0]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.726ns (39.370%)  route 2.658ns (60.630%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.973     0.973    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X44Y85         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175_reg[5]/Q
                         net (fo=1, routed)           0.994     2.423    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytestrm_len_read_reg_175[5]
    SLICE_X42Y85         LUT6 (Prop_lut6_I0_O)        0.124     2.547 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.547    bd_0_i/hls_inst/inst/strm_bytes2words_U0/i__carry_i_3_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.080 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.080    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.237 f  bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p2_inferred__0/i__carry__0/CO[1]
                         net (fo=9, routed)           0.446     3.682    bd_0_i/hls_inst/inst/strm_bytes2words_U0/exitcond_i_fu_131_p27_in
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332     4.014 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/i_i_reg_116[0]_i_2/O
                         net (fo=20, routed)          0.638     4.653    bd_0_i/hls_inst/inst/strm_bytes2words_U0/bytes_in_V_0_sel0
    SLICE_X44Y87         LUT5 (Prop_lut5_I0_O)        0.124     4.777 r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105[23]_i_2/O
                         net (fo=24, routed)          0.580     5.357    bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105[23]_i_2_n_0
    SLICE_X45Y87         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=527, unset)          0.924     5.924    bd_0_i/hls_inst/inst/strm_bytes2words_U0/ap_clk
    SLICE_X45Y87         FDRE                                         r  bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[10]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205     5.684    bd_0_i/hls_inst/inst/strm_bytes2words_U0/r_V_reg_105_reg[10]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  0.327    




