{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558041067188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558041067194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 23:11:07 2019 " "Processing started: Thu May 16 23:11:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558041067194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041067194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off milestone2_test2 -c milestone2_test2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off milestone2_test2 -c milestone2_test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041067194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558041067935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558041067935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/tone_gen_pkg.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-rtl " "Found design unit 1: synthi_top-rtl" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080865 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/synchronize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize-rtl " "Found design unit 1: synchronize-rtl" {  } { { "../source/synchronize.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synchronize.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080868 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize " "Found entity 1: synchronize" {  } { { "../source/synchronize.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synchronize.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/shiftreg_s2p_i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/shiftreg_s2p_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_s2p_i2s-rtl " "Found design unit 1: shiftreg_s2p_i2s-rtl" {  } { { "../source/shiftreg_s2p_i2s.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/shiftreg_s2p_i2s.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080871 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_s2p_i2s " "Found entity 1: shiftreg_s2p_i2s" {  } { { "../source/shiftreg_s2p_i2s.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/shiftreg_s2p_i2s.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/shiftreg_p2s_i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/shiftreg_p2s_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_p2s_i2s-rtl " "Found design unit 1: shiftreg_p2s_i2s-rtl" {  } { { "../source/shiftreg_p2s_i2s.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/shiftreg_p2s_i2s.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080875 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_p2s_i2s " "Found entity 1: shiftreg_p2s_i2s" {  } { { "../source/shiftreg_p2s_i2s.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/shiftreg_p2s_i2s.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/path_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/path_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_control-comb " "Found design unit 1: path_control-comb" {  } { { "../source/path_control.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/path_control.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080882 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_control " "Found entity 1: path_control" {  } { { "../source/path_control.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/path_control.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/modulo_divider.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080884 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/modulo_divider.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/infrastructure.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080888 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/infrastructure.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "../source/i2s_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2s_master.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080891 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/i2s_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2s_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2s_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2s_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_decoder-rtl " "Found design unit 1: i2s_decoder-rtl" {  } { { "../source/i2s_decoder.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2s_decoder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080894 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_decoder " "Found entity 1: i2s_decoder" {  } { { "../source/i2s_decoder.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2s_decoder.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080897 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c_slave_bfm.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080902 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/codec_controller.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080906 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/codec_controller.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone2/source/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/bit_counter.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/bit_counter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080910 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/bit_counter.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/bit_counter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558041080910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041080910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558041080996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpio_26_sync_sig synthi_top.vhd(75) " "Verilog HDL or VHDL warning at synthi_top.vhd(75): object \"gpio_26_sync_sig\" assigned a value but never read" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558041081000 "|synthi_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mute_o_sig synthi_top.vhd(83) " "Verilog HDL or VHDL warning at synthi_top.vhd(83): object \"mute_o_sig\" assigned a value but never read" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558041081000 "|synthi_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load_sig synthi_top.vhd(85) " "Verilog HDL or VHDL warning at synthi_top.vhd(85): object \"load_sig\" assigned a value but never read" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558041081000 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/synthi_top.vhd" "infrastructure_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_1 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_1\"" {  } { { "../source/infrastructure.vhd" "synchronize_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/infrastructure.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_2 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_2\"" {  } { { "../source/infrastructure.vhd" "synchronize_2" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/infrastructure.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_3 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_3\"" {  } { { "../source/infrastructure.vhd" "synchronize_3" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/infrastructure.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/infrastructure.vhd" "modulo_divider_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/infrastructure.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/synthi_top.vhd" "codec_controller_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/synthi_top.vhd" "i2c_master_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:i2s_master_1 " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:i2s_master_1\"" {  } { { "../source/synthi_top.vhd" "i2s_master_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081151 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "set_n_sig i2s_master.vhd(115) " "VHDL Signal Declaration warning at i2s_master.vhd(115): used implicit default value for signal \"set_n_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../source/i2s_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/i2s_master.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558041081152 "|synthi_top|i2s_master:i2s_master_1"}
{ "Error" "ESGN_PARAM_UNKNOWN" "i2s_master_1 g_init_val " "Node instance \"i2s_master_1\" instantiated with unknown parameter \"g_init_val\"" {  } { { "../source/synthi_top.vhd" "i2s_master_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 219 0 0 } }  } 0 12077 "Node instance \"%1!s!\" instantiated with unknown parameter \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081157 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "i2s_master:i2s_master_1 " "Can't elaborate user hierarchy \"i2s_master:i2s_master_1\"" {  } { { "../source/synthi_top.vhd" "i2s_master_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone2/source/synthi_top.vhd" 219 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558041081157 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558041081349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 16 23:11:21 2019 " "Processing ended: Thu May 16 23:11:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558041081349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558041081349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558041081349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041081349 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558041082017 ""}
