{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713851187364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713851187364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 22:46:27 2024 " "Processing started: Mon Apr 22 22:46:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713851187364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713851187364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR " "Command: quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713851187364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713851187751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713851187751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pknad/documents/eee333_verilog/homework_11/homework11.sv 7 7 " "Found 7 design units, including 7 entities, in source file /users/pknad/documents/eee333_verilog/homework_11/homework11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegWd " "Found entity 1: ShiftRegWd" {  } { { "../homework11.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713851193696 ""} { "Info" "ISGN_ENTITY_NAME" "2 Filter_ma " "Found entity 2: Filter_ma" {  } { { "../homework11.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713851193696 ""} { "Info" "ISGN_ENTITY_NAME" "3 filterf_tb " "Found entity 3: filterf_tb" {  } { { "../homework11.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713851193696 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlopW " "Found entity 4: FlipFlopW" {  } { { "../homework11.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713851193696 ""} { "Info" "ISGN_ENTITY_NAME" "5 MuxW " "Found entity 5: MuxW" {  } { { "../homework11.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713851193696 ""} { "Info" "ISGN_ENTITY_NAME" "6 LFSR " "Found entity 6: LFSR" {  } { { "../homework11.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713851193696 ""} { "Info" "ISGN_ENTITY_NAME" "7 LFSR_tb " "Found entity 7: LFSR_tb" {  } { { "../homework11.sv" "" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713851193696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713851193696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR " "Elaborating entity \"LFSR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713851193732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopW FlipFlopW:FF8 " "Elaborating entity \"FlipFlopW\" for hierarchy \"FlipFlopW:FF8\"" {  } { { "../homework11.sv" "FF8" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713851193753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxW MuxW:MM8 " "Elaborating entity \"MuxW\" for hierarchy \"MuxW:MM8\"" {  } { { "../homework11.sv" "MM8" { Text "C:/Users/pknad/Documents/EEE333_verilog/homework_11/homework11.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713851193758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713851194172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713851194606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713851194606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713851194734 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713851194734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713851194734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713851194734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713851194744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 22:46:34 2024 " "Processing ended: Mon Apr 22 22:46:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713851194744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713851194744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713851194744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713851194744 ""}
