#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul  2 13:45:13 2022
# Process ID: 32
# Current directory: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14428 D:\Rohit BITS Data\3_Third Year\Second Sem\Comp Arch\Assignment\Assignment 2\mips_task3\Xilinx\mips.xpr
# Log file: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx/vivado.log
# Journal file: D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx/mips.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx'
INFO: [Project 1-313] Project file moved from 'D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Group_8_Task_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.852 ; gain = 0.000
open_bd_design {D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx/mips.srcs/sources_1/bd/mips/mips.bd}
Reading block design file <D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx/mips.srcs/sources_1/bd/mips/mips.bd>...
Adding component instance block -- xilinx.com:module_ref:alu:1.0 - alu_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_2
Adding component instance block -- xilinx.com:module_ref:shiftLeft:1.0 - shiftLeft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constantFour
Adding component instance block -- xilinx.com:module_ref:signExtern:1.0 - signExtern_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_0
Adding component instance block -- xilinx.com:module_ref:adder:1.0 - adder_1
Adding component instance block -- xilinx.com:module_ref:dataMemory:1.0 - dataMemory_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:module_ref:jmpMod:1.0 - jmpMod_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_4
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_5
Adding component instance block -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_0
Adding component instance block -- xilinx.com:module_ref:mux4_1:1.0 - mux4_1_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_6
Adding component instance block -- xilinx.com:module_ref:forwardUnit2:1.0 - forwardUnit2_0
Adding component instance block -- xilinx.com:module_ref:forwardingUnit:1.0 - forwardingUnit_0
Adding component instance block -- xilinx.com:module_ref:regFileForwarding:1.0 - regFileForwarding_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_7
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - mux_8
Adding component instance block -- xilinx.com:module_ref:exPipeline:1.0 - exPipeline_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding component instance block -- xilinx.com:module_ref:andGate:1.0 - andGate_0
Adding component instance block -- xilinx.com:module_ref:ifPipeline:1.0 - ifPipeline_0
Adding component instance block -- xilinx.com:module_ref:programCounter:1.0 - programCounter_0
Adding component instance block -- xilinx.com:module_ref:memPipeline:1.0 - memPipeline_0
Adding component instance block -- xilinx.com:module_ref:controlHazard:1.0 - controlHazard_0
Adding component instance block -- xilinx.com:module_ref:idPipeline:1.0 - idPipeline_0
Adding component instance block -- xilinx.com:module_ref:instructionMemory:1.0 - instructionMemory_0
Adding component instance block -- xilinx.com:module_ref:controlLogic:1.0 - controlLogic_0
Successfully read diagram <mips> from block design file <D:/Rohit BITS Data/3_Third Year/Second Sem/Comp Arch/Assignment/Assignment 2/mips_task3/Xilinx/mips.srcs/sources_1/bd/mips/mips.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1000.852 ; gain = 0.000
update_compile_order -fileset sources_1
write_bd_layout -format pdf -orientation landscape C:/Users/rohit/Desktop/mips.pdf
C:/Users/rohit/Desktop/mips.pdf
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  2 13:50:49 2022...
