<profile>

<section name = "Vivado HLS Report for 'circ_buff_read_many128'" level="0">
<item name = "Date">Tue Jul 14 19:06:01 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">dirc</item>
<item name = "Solution">read6</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.500</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 50330307, 9, 50330307, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 12, 2, -, -, 6, no</column>
<column name="- Loop 2">6, 6, 1, -, -, 6, no</column>
<column name="- Loop 3">66, 50330292, 11 ~ 8388382, -, -, 6, no</column>
<column name=" + gmem_read">0, 32775, 10, 1, 1, 0 ~ 32767, yes</column>
<column name=" + fifo_write_decompose">0, 8355586, 3, 1, 1, 0 ~ 8355585, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 1096, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">10, -, 851, 1122, -</column>
<column name="Memory">4, -, 48, 3, -</column>
<column name="Multiplexer">-, -, -, 620, -</column>
<column name="Register">0, -, 1161, 64, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="circ_buff_read_many128_control_s_axi_U">circ_buff_read_many128_control_s_axi, 2, 0, 238, 318</column>
<column name="circ_buff_read_many128_gmem_read_m_axi_U">circ_buff_read_many128_gmem_read_m_axi, 8, 0, 613, 787</column>
<column name="circ_buff_read_many128_mux_42_8_1_1_U1">circ_buff_read_many128_mux_42_8_1_1, 0, 0, 0, 17</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="circ_buff_read_many128_mul_mul_8ns_16ns_24_1_1_U2">circ_buff_read_many128_mul_mul_8ns_16ns_24_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_V_U">circ_buff_read_many128_data_V, 4, 0, 0, 512, 128, 1, 65536</column>
<column name="local_words_U">circ_buff_read_many128_local_words, 0, 16, 1, 6, 8, 1, 48</column>
<column name="tail_U">circ_buff_read_many128_tail, 0, 32, 2, 6, 16, 1, 96</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="h_1_fu_619_p2">+, 0, 0, 22, 15, 1</column>
<column name="h_s_fu_706_p2">+, 0, 0, 22, 1, 15</column>
<column name="i_1_fu_494_p2">+, 0, 0, 11, 3, 1</column>
<column name="i_2_fu_803_p2">+, 0, 0, 11, 3, 1</column>
<column name="indvar_flatten_next_fu_692_p2">+, 0, 0, 31, 24, 1</column>
<column name="input_V2_sum3_fu_777_p2">+, 0, 0, 36, 29, 29</column>
<column name="input_V2_sum4_fu_638_p2">+, 0, 0, 36, 29, 29</column>
<column name="input_V2_sum_fu_549_p2">+, 0, 0, 36, 29, 29</column>
<column name="p_s_fu_590_p2">+, 0, 0, 23, 10, 16</column>
<column name="stream_tail_fu_647_p2">+, 0, 0, 16, 1, 9</column>
<column name="stride_1_fu_517_p2">+, 0, 0, 11, 3, 1</column>
<column name="tmp_13_fu_629_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp_16_fu_768_p2">+, 0, 0, 20, 13, 10</column>
<column name="tmp_9_fu_539_p2">+, 0, 0, 20, 13, 10</column>
<column name="word_V_fu_725_p2">+, 0, 0, 12, 4, 1</column>
<column name="bytes_read_fu_604_p2">-, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state35">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1071">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_0_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_0_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_1_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_1_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_2_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_2_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_3_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_3_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_4_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_4_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_5_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="fifo_out_5_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_511_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond_flatten_fu_687_p2">icmp, 0, 0, 20, 24, 24</column>
<column name="exitcond_fu_797_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="fifo_out_0_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="fifo_out_1_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="fifo_out_2_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="fifo_out_3_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="fifo_out_4_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="fifo_out_5_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_15_fu_682_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_1_fu_488_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_4_fu_505_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_7_fu_582_p2">icmp, 0, 0, 50, 128, 128</column>
<column name="tmp_8_fu_577_p2">icmp, 0, 0, 50, 128, 128</column>
<column name="tmp_s_fu_614_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="r_V_fu_752_p2">lshr, 0, 0, 423, 128, 128</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state27_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state37">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op195_write_state26">or, 0, 0, 2, 1, 1</column>
<column name="p_pn_fu_596_p3">select, 0, 0, 16, 1, 16</column>
<column name="t_V_mid2_fu_698_p3">select, 0, 0, 4, 1, 4</column>
<column name="temp_V_mid2_v_fu_712_p3">select, 0, 0, 15, 1, 15</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 27, 1, 27</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_h2_phi_fu_416_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_h_phi_fu_393_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_val_assign_phi_fu_382_p4">9, 2, 16, 32</column>
<column name="ap_sig_ioackin_gmem_read_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_read_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_read_WREADY">9, 2, 1, 2</column>
<column name="data_V_address0">15, 3, 9, 27</column>
<column name="fifo_out_0_V_1_data_out">9, 2, 32, 64</column>
<column name="fifo_out_0_V_1_state">15, 3, 2, 6</column>
<column name="fifo_out_0_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_out_1_V_1_data_out">9, 2, 32, 64</column>
<column name="fifo_out_1_V_1_state">15, 3, 2, 6</column>
<column name="fifo_out_1_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_out_2_V_1_data_out">9, 2, 32, 64</column>
<column name="fifo_out_2_V_1_state">15, 3, 2, 6</column>
<column name="fifo_out_2_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_out_3_V_1_data_out">9, 2, 32, 64</column>
<column name="fifo_out_3_V_1_state">15, 3, 2, 6</column>
<column name="fifo_out_3_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_out_4_V_1_data_out">9, 2, 32, 64</column>
<column name="fifo_out_4_V_1_state">15, 3, 2, 6</column>
<column name="fifo_out_4_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="fifo_out_5_V_1_data_out">9, 2, 32, 64</column>
<column name="fifo_out_5_V_1_state">15, 3, 2, 6</column>
<column name="fifo_out_5_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="first_flag_1_reg_445">9, 2, 1, 2</column>
<column name="gmem_read_ARADDR">15, 3, 32, 96</column>
<column name="gmem_read_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_read_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_read_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_read_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_read_blk_n_W">9, 2, 1, 2</column>
<column name="h2_reg_412">9, 2, 15, 30</column>
<column name="h_reg_389">9, 2, 15, 30</column>
<column name="i1_reg_434">9, 2, 3, 6</column>
<column name="i_reg_342">9, 2, 3, 6</column>
<column name="indvar_flatten_reg_401">9, 2, 24, 48</column>
<column name="local_words_address0">15, 3, 3, 9</column>
<column name="stride_reg_366">9, 2, 3, 6</column>
<column name="t_V_reg_423">9, 2, 4, 8</column>
<column name="tail_address0">21, 4, 3, 12</column>
<column name="tail_d0">15, 3, 16, 48</column>
<column name="val_assign_reg_378">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">26, 0, 26, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_read_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_read_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_read_WREADY">1, 0, 1, 0</column>
<column name="bound_reg_960">24, 0, 24, 0</column>
<column name="bytes_read_reg_924">16, 0, 16, 0</column>
<column name="exitcond_flatten_reg_965">1, 0, 1, 0</column>
<column name="fifo_out_0_V_1_payload_A">32, 0, 32, 0</column>
<column name="fifo_out_0_V_1_payload_B">32, 0, 32, 0</column>
<column name="fifo_out_0_V_1_sel_rd">1, 0, 1, 0</column>
<column name="fifo_out_0_V_1_sel_wr">1, 0, 1, 0</column>
<column name="fifo_out_0_V_1_state">2, 0, 2, 0</column>
<column name="fifo_out_1_V_1_payload_A">32, 0, 32, 0</column>
<column name="fifo_out_1_V_1_payload_B">32, 0, 32, 0</column>
<column name="fifo_out_1_V_1_sel_rd">1, 0, 1, 0</column>
<column name="fifo_out_1_V_1_sel_wr">1, 0, 1, 0</column>
<column name="fifo_out_1_V_1_state">2, 0, 2, 0</column>
<column name="fifo_out_2_V_1_payload_A">32, 0, 32, 0</column>
<column name="fifo_out_2_V_1_payload_B">32, 0, 32, 0</column>
<column name="fifo_out_2_V_1_sel_rd">1, 0, 1, 0</column>
<column name="fifo_out_2_V_1_sel_wr">1, 0, 1, 0</column>
<column name="fifo_out_2_V_1_state">2, 0, 2, 0</column>
<column name="fifo_out_3_V_1_payload_A">32, 0, 32, 0</column>
<column name="fifo_out_3_V_1_payload_B">32, 0, 32, 0</column>
<column name="fifo_out_3_V_1_sel_rd">1, 0, 1, 0</column>
<column name="fifo_out_3_V_1_sel_wr">1, 0, 1, 0</column>
<column name="fifo_out_3_V_1_state">2, 0, 2, 0</column>
<column name="fifo_out_4_V_1_payload_A">32, 0, 32, 0</column>
<column name="fifo_out_4_V_1_payload_B">32, 0, 32, 0</column>
<column name="fifo_out_4_V_1_sel_rd">1, 0, 1, 0</column>
<column name="fifo_out_4_V_1_sel_wr">1, 0, 1, 0</column>
<column name="fifo_out_4_V_1_state">2, 0, 2, 0</column>
<column name="fifo_out_5_V_1_payload_A">32, 0, 32, 0</column>
<column name="fifo_out_5_V_1_payload_B">32, 0, 32, 0</column>
<column name="fifo_out_5_V_1_sel_rd">1, 0, 1, 0</column>
<column name="fifo_out_5_V_1_sel_wr">1, 0, 1, 0</column>
<column name="fifo_out_5_V_1_state">2, 0, 2, 0</column>
<column name="first">1, 0, 1, 0</column>
<column name="first_flag_1_reg_445">1, 0, 1, 0</column>
<column name="first_flag_reg_353">1, 0, 1, 0</column>
<column name="first_load_reg_833">1, 0, 1, 0</column>
<column name="first_new_1_reg_457">1, 0, 1, 0</column>
<column name="gmem_read_addr_1_rea_reg_955">128, 0, 128, 0</column>
<column name="h2_reg_412">15, 0, 15, 0</column>
<column name="h_1_reg_934">15, 0, 15, 0</column>
<column name="h_reg_389">15, 0, 15, 0</column>
<column name="i1_reg_434">3, 0, 3, 0</column>
<column name="i_1_reg_840">3, 0, 3, 0</column>
<column name="i_reg_342">3, 0, 3, 0</column>
<column name="idx_cast3_reg_904">6, 0, 17, 11</column>
<column name="idx_cast_reg_871">6, 0, 13, 7</column>
<column name="idx_reg_866">6, 0, 12, 6</column>
<column name="indvar_flatten_reg_401">24, 0, 24, 0</column>
<column name="input_V2_sum3_reg_1004">29, 0, 29, 0</column>
<column name="input_V2_sum4_reg_939">29, 0, 29, 0</column>
<column name="input_V2_sum_reg_876">29, 0, 29, 0</column>
<column name="stream_head_V_reg_887">128, 0, 128, 0</column>
<column name="stream_tail_1_cast_reg_944">9, 0, 16, 7</column>
<column name="stride_1_reg_861">3, 0, 3, 0</column>
<column name="stride_reg_366">3, 0, 3, 0</column>
<column name="t_V_mid2_reg_974">4, 0, 4, 0</column>
<column name="t_V_reg_423">4, 0, 4, 0</column>
<column name="tail_addr_1_reg_894">3, 0, 3, 0</column>
<column name="temp_V_mid2_v_reg_979">15, 0, 15, 0</column>
<column name="tmp_16_cast8_reg_826">28, 0, 29, 1</column>
<column name="tmp_2_reg_845">3, 0, 64, 61</column>
<column name="tmp_8_reg_920">1, 0, 1, 0</column>
<column name="tmp_s_reg_930">1, 0, 1, 0</column>
<column name="val_assign_reg_378">16, 0, 16, 0</column>
<column name="words_reg_914">8, 0, 8, 0</column>
<column name="h_reg_389">64, 32, 15, 0</column>
<column name="tmp_s_reg_930">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, circ_buff_read_many128, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, circ_buff_read_many128, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, circ_buff_read_many128, return value</column>
<column name="m_axi_gmem_read_AWVALID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWREADY">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWADDR">out, 32, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWLEN">out, 8, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWSIZE">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWBURST">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWLOCK">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWCACHE">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWPROT">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWQOS">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWREGION">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_AWUSER">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_WVALID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_WREADY">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_WDATA">out, 128, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_WSTRB">out, 16, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_WLAST">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_WID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_WUSER">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARVALID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARREADY">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARADDR">out, 32, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARID">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARLEN">out, 8, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARSIZE">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARBURST">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARLOCK">out, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARCACHE">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARPROT">out, 3, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARQOS">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARREGION">out, 4, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_ARUSER">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_RVALID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_RREADY">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_RDATA">in, 128, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_RLAST">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_RID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_RUSER">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_RRESP">in, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_BVALID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_BREADY">out, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_BRESP">in, 2, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_BID">in, 1, m_axi, gmem_read, pointer</column>
<column name="m_axi_gmem_read_BUSER">in, 1, m_axi, gmem_read, pointer</column>
<column name="fifo_out_0_V_TDATA">out, 32, axis, fifo_out_0_V, pointer</column>
<column name="fifo_out_0_V_TVALID">out, 1, axis, fifo_out_0_V, pointer</column>
<column name="fifo_out_0_V_TREADY">in, 1, axis, fifo_out_0_V, pointer</column>
<column name="fifo_out_1_V_TDATA">out, 32, axis, fifo_out_1_V, pointer</column>
<column name="fifo_out_1_V_TVALID">out, 1, axis, fifo_out_1_V, pointer</column>
<column name="fifo_out_1_V_TREADY">in, 1, axis, fifo_out_1_V, pointer</column>
<column name="fifo_out_2_V_TDATA">out, 32, axis, fifo_out_2_V, pointer</column>
<column name="fifo_out_2_V_TVALID">out, 1, axis, fifo_out_2_V, pointer</column>
<column name="fifo_out_2_V_TREADY">in, 1, axis, fifo_out_2_V, pointer</column>
<column name="fifo_out_3_V_TDATA">out, 32, axis, fifo_out_3_V, pointer</column>
<column name="fifo_out_3_V_TVALID">out, 1, axis, fifo_out_3_V, pointer</column>
<column name="fifo_out_3_V_TREADY">in, 1, axis, fifo_out_3_V, pointer</column>
<column name="fifo_out_4_V_TDATA">out, 32, axis, fifo_out_4_V, pointer</column>
<column name="fifo_out_4_V_TVALID">out, 1, axis, fifo_out_4_V, pointer</column>
<column name="fifo_out_4_V_TREADY">in, 1, axis, fifo_out_4_V, pointer</column>
<column name="fifo_out_5_V_TDATA">out, 32, axis, fifo_out_5_V, pointer</column>
<column name="fifo_out_5_V_TVALID">out, 1, axis, fifo_out_5_V, pointer</column>
<column name="fifo_out_5_V_TREADY">in, 1, axis, fifo_out_5_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'input_V2_sum_cast', hls_src/circ_buff_read_many_128.cpp:97">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'gmem_read_addr', hls_src/circ_buff_read_many_128.cpp:97">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'stream_head_V_req', hls_src/circ_buff_read_many_128.cpp:97">readreq, 3.50, 3.50, -, -, -, m_axi, request, &apos;gmem_read&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
