<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p285" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_285{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_285{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_285{left:407px;bottom:1141px;letter-spacing:-0.13px;}
#t4_285{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t5_285{left:96px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#t6_285{left:70px;bottom:1045px;}
#t7_285{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_285{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#t9_285{left:96px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#ta_285{left:96px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_285{left:70px;bottom:971px;}
#tc_285{left:96px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#td_285{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_285{left:70px;bottom:932px;}
#tf_285{left:96px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_285{left:96px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#th_285{left:70px;bottom:892px;}
#ti_285{left:96px;bottom:895px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_285{left:96px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_285{left:817px;bottom:885px;}
#tl_285{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tm_285{left:96px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_285{left:96px;bottom:820px;}
#to_285{left:122px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#tp_285{left:122px;bottom:804px;letter-spacing:-0.13px;word-spacing:-1.2px;}
#tq_285{left:122px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_285{left:122px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_285{left:96px;bottom:745px;}
#tt_285{left:122px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tu_285{left:122px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#tv_285{left:122px;bottom:712px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_285{left:70px;bottom:644px;letter-spacing:0.18px;}
#tx_285{left:151px;bottom:644px;letter-spacing:0.19px;}
#ty_285{left:70px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tz_285{left:70px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t10_285{left:70px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t11_285{left:70px;bottom:561px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#t12_285{left:225px;bottom:567px;}
#t13_285{left:240px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t14_285{left:70px;bottom:544px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t15_285{left:70px;bottom:527px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t16_285{left:70px;bottom:468px;letter-spacing:0.13px;}
#t17_285{left:152px;bottom:468px;letter-spacing:0.15px;word-spacing:-0.01px;}
#t18_285{left:70px;bottom:444px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t19_285{left:70px;bottom:428px;letter-spacing:-0.21px;}
#t1a_285{left:70px;bottom:401px;}
#t1b_285{left:96px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1c_285{left:70px;bottom:378px;}
#t1d_285{left:96px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_285{left:96px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_285{left:70px;bottom:339px;}
#t1g_285{left:96px;bottom:342px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_285{left:70px;bottom:316px;}
#t1i_285{left:96px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_285{left:70px;bottom:293px;}
#t1k_285{left:96px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t1l_285{left:96px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_285{left:70px;bottom:221px;letter-spacing:0.13px;}
#t1n_285{left:152px;bottom:221px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1o_285{left:70px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_285{left:70px;bottom:180px;letter-spacing:-0.14px;}
#t1q_285{left:70px;bottom:133px;letter-spacing:-0.12px;}
#t1r_285{left:92px;bottom:133px;letter-spacing:-0.12px;}
#t1s_285{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_285{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_285{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_285{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_285{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_285{font-size:11px;font-family:Verdana_13-;color:#000;}
.s6_285{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_285{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_285{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts285" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg285Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg285" style="-webkit-user-select: none;"><object width="935" height="1210" data="285/285.svg" type="image/svg+xml" id="pdf285" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_285" class="t s1_285">Vol. 1 </span><span id="t2_285" class="t s1_285">11-19 </span>
<span id="t3_285" class="t s2_285">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_285" class="t s3_285">point exception handlers must be provided if the same exception is unmasked for x87 FPU and for Intel </span>
<span id="t5_285" class="t s3_285">SSE/SSE2/SSE3 operations. </span>
<span id="t6_285" class="t s4_285">• </span><span id="t7_285" class="t s3_285">The rounding mode specified in the MXCSR register does not affect x87 FPU instructions. Likewise, the </span>
<span id="t8_285" class="t s3_285">rounding mode specified in the x87 FPU control word does not affect the Intel SSE/SSE2/SSE3 instructions. To </span>
<span id="t9_285" class="t s3_285">use the same rounding mode, the rounding control bits in the MXCSR register and in the x87 FPU control word </span>
<span id="ta_285" class="t s3_285">must be set explicitly to the same value. </span>
<span id="tb_285" class="t s4_285">• </span><span id="tc_285" class="t s3_285">The flush-to-zero mode set in the MXCSR register for Intel SSE/SSE2/SSE3 instructions has no counterpart in </span>
<span id="td_285" class="t s3_285">the x87 FPU. For compatibility with the x87 FPU, set the flush-to-zero bit to 0. </span>
<span id="te_285" class="t s4_285">• </span><span id="tf_285" class="t s3_285">The denormals-are-zeros mode set in the MXCSR register for Intel SSE/SSE2/SSE3 instructions has no </span>
<span id="tg_285" class="t s3_285">counterpart in the x87 FPU. For compatibility with the x87 FPU, set the denormals-are-zeros bit to 0. </span>
<span id="th_285" class="t s4_285">• </span><span id="ti_285" class="t s3_285">An application that expects to detect x87 FPU exceptions that occur during the execution of x87 FPU instruc- </span>
<span id="tj_285" class="t s3_285">tions will not be notified if exceptions occurs during the execution of corresponding Intel SSE/SSE2/SSE3 </span>
<span id="tk_285" class="t s5_285">1 </span>
<span id="tl_285" class="t s3_285">instructions, unless the exception masks that are enabled in the x87 FPU control word have also been enabled </span>
<span id="tm_285" class="t s3_285">in the MXCSR register and the application is capable of handling SIMD floating-point exceptions (#XM). </span>
<span id="tn_285" class="t s3_285">— </span><span id="to_285" class="t s3_285">Masked exceptions that occur during an SSE/SSE2/SSE3 library call cannot be detected by unmasking the </span>
<span id="tp_285" class="t s3_285">exceptions after the call (in an attempt to generate the fault based on the fact that an exception flag is set). </span>
<span id="tq_285" class="t s3_285">A SIMD floating-point exception flag that is set when the corresponding exception is unmasked will not </span>
<span id="tr_285" class="t s3_285">generate a fault; only the next occurrence of that unmasked exception will generate a fault. </span>
<span id="ts_285" class="t s3_285">— </span><span id="tt_285" class="t s3_285">An application which checks the x87 FPU status word to determine if any masked exception flags were set </span>
<span id="tu_285" class="t s3_285">during an x87 FPU library call will also need to check the MXCSR register to detect a similar occurrence of a </span>
<span id="tv_285" class="t s3_285">masked exception flag being set during an SSE/SSE2/SSE3 library call. </span>
<span id="tw_285" class="t s6_285">11.6 </span><span id="tx_285" class="t s6_285">WRITING APPLICATIONS WITH INTEL® SSE AND SSE2 </span>
<span id="ty_285" class="t s3_285">The following sections give some guidelines for writing application programs and operating-system code that uses </span>
<span id="tz_285" class="t s3_285">Intel SSE and SSE2. Because Intel SSE and SSE2 share the same state and perform companion operations, these </span>
<span id="t10_285" class="t s3_285">guidelines apply to both sets of extensions. </span>
<span id="t11_285" class="t s3_285">Chapter 14 in the Intel </span>
<span id="t12_285" class="t s5_285">® </span>
<span id="t13_285" class="t s3_285">64 and IA-32 Architectures Software Developer’s Manual, Volume 3A, discusses the inter- </span>
<span id="t14_285" class="t s3_285">face to the processor for context switching as well as other operating system considerations when writing code that </span>
<span id="t15_285" class="t s3_285">uses Intel SSE, SSE2, and SSE3. </span>
<span id="t16_285" class="t s7_285">11.6.1 </span><span id="t17_285" class="t s7_285">General Guidelines for Using Intel® SSE and SSE2 </span>
<span id="t18_285" class="t s3_285">The following guidelines describe how to take full advantage of the performance gains available with Intel SSE and </span>
<span id="t19_285" class="t s3_285">SSE2: </span>
<span id="t1a_285" class="t s4_285">• </span><span id="t1b_285" class="t s3_285">Ensure that the processor supports Intel SSE and SSE2. </span>
<span id="t1c_285" class="t s4_285">• </span><span id="t1d_285" class="t s3_285">Ensure that your operating system supports Intel SSE and SSE2. (Operating system support for Intel SSE </span>
<span id="t1e_285" class="t s3_285">implies support for Intel SSE2, and vice versa.) </span>
<span id="t1f_285" class="t s4_285">• </span><span id="t1g_285" class="t s3_285">Use stack and data alignment techniques to keep data properly aligned for efficient memory use. </span>
<span id="t1h_285" class="t s4_285">• </span><span id="t1i_285" class="t s3_285">Use the non-temporal store instructions offered with Intel SSE and SSE2. </span>
<span id="t1j_285" class="t s4_285">• </span><span id="t1k_285" class="t s3_285">Employ the optimization and scheduling techniques described in the Intel® 64 and IA-32 Architectures Optimi- </span>
<span id="t1l_285" class="t s3_285">zation Reference Manual; see Section 1.4, “Related Literature,” for the order number for this manual. </span>
<span id="t1m_285" class="t s7_285">11.6.2 </span><span id="t1n_285" class="t s7_285">Checking for Intel® SSE and SSE2 Support </span>
<span id="t1o_285" class="t s3_285">Before an application attempts to use Intel SSE and/or Intel SSE2, it should check that they are present on the </span>
<span id="t1p_285" class="t s3_285">processor: </span>
<span id="t1q_285" class="t s8_285">1. </span><span id="t1r_285" class="t s8_285">Intel SSE3 refers to ADDSUBPD, ADDSUBPS, HADDPD, HADDPS, HSUBPD, and HSUBPS. The only other Intel SSE3 instruction that </span>
<span id="t1s_285" class="t s8_285">can raise floating-point exceptions is FISTTP; it can generate x87 FPU invalid operation and inexact result exceptions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
