

================================================================
== Vitis HLS Report for 'A_IO_L2_in_2_x1'
================================================================
* Date:           Tue Sep  6 09:42:41 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    38404|    38404|  0.128 ms|  0.128 ms|  38404|  38404|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_2_x1_loop_1_A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3  |     5632|     5632|         2|          1|          1|  5632|       yes|
        |- A_IO_L2_in_2_x1_loop_4_A_IO_L2_in_2_x1_loop_5                         |    32768|    32768|        17|         16|         16|  2048|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      388|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      453|     -|
|Register             |        -|      -|     2194|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      0|     2194|      841|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_pong_V_U  |A_IO_L2_in_0_x0_local_A_pong_V  |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln6655_fu_535_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln6672_1_fu_642_p2             |         +|   0|  0|  15|           8|           7|
    |add_ln6672_2_fu_661_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln6672_3_fu_682_p2             |         +|   0|  0|  16|           9|           8|
    |add_ln6672_4_fu_701_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln6672_5_fu_719_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln6672_fu_631_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln691_703_fu_471_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_704_fu_577_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_705_fu_611_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln691_706_fu_541_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_405_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_318_fu_547_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_319_fu_393_p2            |         +|   0|  0|  20|          13|           1|
    |add_ln890_fu_565_p2                |         +|   0|  0|  19|          12|           1|
    |and_ln6646_fu_457_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage10_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |cmp_i_i72138_fu_431_p2             |      icmp|   0|  0|   9|           4|           2|
    |cmp_i_i72_mid1_fu_425_p2           |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln890146_fu_451_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_514_fu_411_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_515_fu_571_p2           |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln890_516_fu_583_p2           |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_fu_399_p2               |      icmp|   0|  0|  12|          13|          13|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_477_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln6646_1_fu_437_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln6646_2_fu_499_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln6646_fu_417_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln691_fu_617_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln890_803_fu_483_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln890_804_fu_507_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_805_fu_523_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln890_806_fu_589_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln890_807_fu_553_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_463_p3             |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln6646_fu_445_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln6672_fu_753_p2               |       xor|   0|  0|   7|           6|           7|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 388|         209|         166|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  102|         21|    1|         21|
    |ap_done                                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_phi_mux_c5_V_phi_fu_351_p4              |    9|          2|    6|         12|
    |ap_phi_mux_c6_V_phi_fu_362_p4              |    9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten37_phi_fu_340_p4  |    9|          2|   12|         24|
    |c3_V_reg_292                               |    9|          2|    4|          8|
    |c4_V_reg_314                               |    9|          2|    5|         10|
    |c5_V_32_reg_325                            |    9|          2|    6|         12|
    |c5_V_reg_347                               |    9|          2|    6|         12|
    |c6_V_reg_358                               |    9|          2|    7|         14|
    |fifo_A_A_IO_L2_in_2_x13_blk_n              |    9|          2|    1|          2|
    |fifo_A_A_IO_L2_in_3_x14_blk_n              |    9|          2|    1|          2|
    |fifo_A_PE_2_0_x122_blk_n                   |    9|          2|    1|          2|
    |fifo_A_PE_2_0_x122_din                     |   54|         10|  256|       2560|
    |indvar_flatten13_reg_281                   |    9|          2|   13|         26|
    |indvar_flatten37_reg_336                   |    9|          2|   12|         24|
    |indvar_flatten_reg_303                     |    9|          2|   11|         22|
    |local_A_pong_V_address0                    |   49|          9|    9|         81|
    |local_A_pong_V_address1                    |   54|         10|    9|         90|
    |reg_369                                    |    9|          2|  256|        512|
    |reg_375                                    |    9|          2|  256|        512|
    |reg_381                                    |    9|          2|  256|        512|
    |reg_387                                    |    9|          2|  256|        512|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  453|         93| 1394|       4991|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln6655_reg_790              |    9|   0|    9|          0|
    |add_ln6672_2_reg_864            |    8|   0|    8|          0|
    |add_ln890_reg_805               |   12|   0|   12|          0|
    |ap_CS_fsm                       |   20|   0|   20|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |    1|   0|    1|          0|
    |c3_V_reg_292                    |    4|   0|    4|          0|
    |c4_V_reg_314                    |    5|   0|    5|          0|
    |c5_V_32_reg_325                 |    6|   0|    6|          0|
    |c5_V_reg_347                    |    6|   0|    6|          0|
    |c6_V_reg_358                    |    7|   0|    7|          0|
    |icmp_ln890_515_reg_810          |    1|   0|    1|          0|
    |icmp_ln890_reg_772              |    1|   0|    1|          0|
    |indvar_flatten13_reg_281        |   13|   0|   13|          0|
    |indvar_flatten37_reg_336        |   12|   0|   12|          0|
    |indvar_flatten_reg_303          |   11|   0|   11|          0|
    |local_A_pong_V_load_11_reg_925  |  256|   0|  256|          0|
    |local_A_pong_V_load_13_reg_940  |  256|   0|  256|          0|
    |local_A_pong_V_load_15_reg_945  |  256|   0|  256|          0|
    |local_A_pong_V_load_9_reg_910   |  256|   0|  256|          0|
    |reg_369                         |  256|   0|  256|          0|
    |reg_375                         |  256|   0|  256|          0|
    |reg_381                         |  256|   0|  256|          0|
    |reg_387                         |  256|   0|  256|          0|
    |select_ln6646_1_reg_776         |    1|   0|    1|          0|
    |select_ln691_reg_839            |    7|   0|    7|          0|
    |select_ln890_806_reg_814        |    6|   0|    6|          0|
    |zext_ln6672_1_reg_844           |    6|   0|    8|          2|
    |zext_ln6672_reg_874             |    6|   0|    9|          3|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 2194|   0| 2199|          5|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x1|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          A_IO_L2_in_2_x1|  return value|
|fifo_A_A_IO_L2_in_2_x13_dout     |   in|  256|     ap_fifo|  fifo_A_A_IO_L2_in_2_x13|       pointer|
|fifo_A_A_IO_L2_in_2_x13_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x13|       pointer|
|fifo_A_A_IO_L2_in_2_x13_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_2_x13|       pointer|
|fifo_A_A_IO_L2_in_3_x14_din      |  out|  256|     ap_fifo|  fifo_A_A_IO_L2_in_3_x14|       pointer|
|fifo_A_A_IO_L2_in_3_x14_full_n   |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x14|       pointer|
|fifo_A_A_IO_L2_in_3_x14_write    |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_3_x14|       pointer|
|fifo_A_PE_2_0_x122_din           |  out|  256|     ap_fifo|       fifo_A_PE_2_0_x122|       pointer|
|fifo_A_PE_2_0_x122_full_n        |   in|    1|     ap_fifo|       fifo_A_PE_2_0_x122|       pointer|
|fifo_A_PE_2_0_x122_write         |  out|    1|     ap_fifo|       fifo_A_PE_2_0_x122|       pointer|
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 16, D = 17, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 22 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 5 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_2_0_x122, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_3_x14, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_2_x13, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.20ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:6639]   --->   Operation 26 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln6639 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:6639]   --->   Operation 27 'specmemcore' 'specmemcore_ln6639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln6640 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:6640]   --->   Operation 28 'specmemcore' 'specmemcore_ln6640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln6646 = br void" [./dut.cpp:6646]   --->   Operation 29 'br' 'br_ln6646' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 0, void, i13 %add_ln890_319, void"   --->   Operation 30 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c3_V = phi i4 2, void, i4 %select_ln890, void"   --->   Operation 31 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_807, void"   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%c4_V = phi i5 0, void, i5 %select_ln890_805, void"   --->   Operation 33 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c5_V_32 = phi i6 0, void, i6 %add_ln691_706, void"   --->   Operation 34 'phi' 'c5_V_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.75ns)   --->   "%add_ln890_319 = add i13 %indvar_flatten13, i13 1"   --->   Operation 35 'add' 'add_ln890_319' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.64ns)   --->   "%icmp_ln890 = icmp_eq  i13 %indvar_flatten13, i13 5632"   --->   Operation 36 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader"   --->   Operation 37 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 38 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.61ns)   --->   "%icmp_ln890_514 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 39 'icmp' 'icmp_ln890_514' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln6646 = select i1 %icmp_ln890_514, i5 0, i5 %c4_V" [./dut.cpp:6646]   --->   Operation 40 'select' 'select_ln6646' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.65ns)   --->   "%cmp_i_i72_mid1 = icmp_eq  i4 %add_ln691, i4 2"   --->   Operation 41 'icmp' 'cmp_i_i72_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.65ns)   --->   "%cmp_i_i72138 = icmp_eq  i4 %c3_V, i4 2"   --->   Operation 42 'icmp' 'cmp_i_i72138' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln6646_1 = select i1 %icmp_ln890_514, i1 %cmp_i_i72_mid1, i1 %cmp_i_i72138" [./dut.cpp:6646]   --->   Operation 43 'select' 'select_ln6646_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln6646)   --->   "%xor_ln6646 = xor i1 %icmp_ln890_514, i1 1" [./dut.cpp:6646]   --->   Operation 44 'xor' 'xor_ln6646' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.61ns)   --->   "%icmp_ln890146 = icmp_eq  i6 %c5_V_32, i6 32"   --->   Operation 45 'icmp' 'icmp_ln890146' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln6646 = and i1 %icmp_ln890146, i1 %xor_ln6646" [./dut.cpp:6646]   --->   Operation 46 'and' 'and_ln6646' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_514, i4 %add_ln691, i4 %c3_V"   --->   Operation 47 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_703 = add i5 %select_ln6646, i5 1"   --->   Operation 48 'add' 'add_ln691_703' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_803)   --->   "%or_ln890 = or i1 %and_ln6646, i1 %icmp_ln890_514"   --->   Operation 49 'or' 'or_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_803 = select i1 %or_ln890, i6 0, i6 %c5_V_32"   --->   Operation 50 'select' 'select_ln890_803' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln6655)   --->   "%trunc_ln6655 = trunc i5 %add_ln691_703" [./dut.cpp:6655]   --->   Operation 51 'trunc' 'trunc_ln6655' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln6655)   --->   "%trunc_ln6655_1 = trunc i5 %c4_V" [./dut.cpp:6655]   --->   Operation 52 'trunc' 'trunc_ln6655_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln6655)   --->   "%select_ln6646_2 = select i1 %icmp_ln890_514, i4 0, i4 %trunc_ln6655_1" [./dut.cpp:6646]   --->   Operation 53 'select' 'select_ln6646_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln6655)   --->   "%select_ln890_804 = select i1 %and_ln6646, i4 %trunc_ln6655, i4 %select_ln6646_2"   --->   Operation 54 'select' 'select_ln890_804' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln6655)   --->   "%tmp_2130_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_804, i5 0"   --->   Operation 55 'bitconcatenate' 'tmp_2130_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln890_805 = select i1 %and_ln6646, i5 %add_ln691_703, i5 %select_ln6646"   --->   Operation 56 'select' 'select_ln890_805' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln6655)   --->   "%zext_ln6655 = zext i6 %select_ln890_803" [./dut.cpp:6655]   --->   Operation 57 'zext' 'zext_ln6655' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln6655 = add i9 %tmp_2130_cast, i9 %zext_ln6655" [./dut.cpp:6655]   --->   Operation 58 'add' 'add_ln6655' <Predicate = (!icmp_ln890)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln6654 = br i1 %select_ln6646_1, void, void" [./dut.cpp:6654]   --->   Operation 59 'br' 'br_ln6654' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln691_706 = add i6 %select_ln890_803, i6 1"   --->   Operation 60 'add' 'add_ln691_706' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.73ns)   --->   "%add_ln890_318 = add i11 %indvar_flatten, i11 1"   --->   Operation 61 'add' 'add_ln890_318' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.30ns)   --->   "%select_ln890_807 = select i1 %icmp_ln890_514, i11 1, i11 %add_ln890_318"   --->   Operation 62 'select' 'select_ln890_807' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_1_A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5632, i64 5632, i64 5632"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln6655_1 = zext i9 %add_ln6655" [./dut.cpp:6655]   --->   Operation 67 'zext' 'zext_ln6655_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6655_1" [./dut.cpp:6655]   --->   Operation 68 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln6651 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:6651]   --->   Operation 69 'specpipeline' 'specpipeline_ln6651' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln6651 = specloopname void @_ssdm_op_SpecLoopName, void @empty_248" [./dut.cpp:6651]   --->   Operation 70 'specloopname' 'specloopname_ln6651' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.21ns)   --->   "%tmp_1681 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_2_x13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'tmp_1681' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_3_x14, i256 %tmp_1681" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (!select_ln6646_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!select_ln6646_1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.20ns)   --->   "%store_ln6655 = store i256 %tmp_1681, i9 %local_A_pong_V_addr" [./dut.cpp:6655]   --->   Operation 74 'store' 'store_ln6655' <Predicate = (select_ln6646_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln6656 = br void" [./dut.cpp:6656]   --->   Operation 75 'br' 'br_ln6656' <Predicate = (select_ln6646_1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln6665 = br void %.preheader.preheader" [./dut.cpp:6665]   --->   Operation 76 'br' 'br_ln6665' <Predicate = true> <Delay = 0.38>

State 5 <SV = 3> <Delay = 2.19>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i12 %add_ln890, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 77 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_806, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 78 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%c6_V = phi i7 %select_ln691, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 79 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten37, i12 1"   --->   Operation 80 'add' 'add_ln890' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.62ns)   --->   "%icmp_ln890_515 = icmp_eq  i12 %indvar_flatten37, i12 2048"   --->   Operation 81 'icmp' 'icmp_ln890_515' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_515, void %.preheader, void"   --->   Operation 82 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln691_704 = add i6 %c5_V, i6 1"   --->   Operation 83 'add' 'add_ln691_704' <Predicate = (!icmp_ln890_515)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.59ns)   --->   "%icmp_ln890_516 = icmp_eq  i7 %c6_V, i7 64"   --->   Operation 84 'icmp' 'icmp_ln890_516' <Predicate = (!icmp_ln890_515)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.29ns)   --->   "%select_ln890_806 = select i1 %icmp_ln890_516, i6 %add_ln691_704, i6 %c5_V"   --->   Operation 85 'select' 'select_ln890_806' <Predicate = (!icmp_ln890_515)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %select_ln890_806"   --->   Operation 86 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_401 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln890" [./dut.cpp:6672]   --->   Operation 87 'getelementptr' 'local_A_pong_V_addr_401' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 1, i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 88 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_403 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp" [./dut.cpp:6672]   --->   Operation 89 'getelementptr' 'local_A_pong_V_addr_403' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_401" [./dut.cpp:6672]   --->   Operation 90 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 91 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_403" [./dut.cpp:6672]   --->   Operation 91 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln691_705 = add i7 %c6_V, i7 1"   --->   Operation 92 'add' 'add_ln691_705' <Predicate = (!icmp_ln890_515)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.30ns)   --->   "%select_ln691 = select i1 %icmp_ln890_516, i7 1, i7 %add_ln691_705"   --->   Operation 93 'select' 'select_ln691' <Predicate = (!icmp_ln890_515)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 4> <Delay = 2.41>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln6672_1 = zext i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 94 'zext' 'zext_ln6672_1' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln6672_2 = zext i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 95 'zext' 'zext_ln6672_2' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln6672 = add i7 %zext_ln6672_2, i7 32" [./dut.cpp:6672]   --->   Operation 96 'add' 'add_ln6672' <Predicate = (!icmp_ln890_515)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln6672_3 = zext i7 %add_ln6672" [./dut.cpp:6672]   --->   Operation 97 'zext' 'zext_ln6672_3' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_402 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_3" [./dut.cpp:6672]   --->   Operation 98 'getelementptr' 'local_A_pong_V_addr_402' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.70ns)   --->   "%add_ln6672_1 = add i8 %zext_ln6672_1, i8 96" [./dut.cpp:6672]   --->   Operation 99 'add' 'add_ln6672_1' <Predicate = (!icmp_ln890_515)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln6672_4 = zext i8 %add_ln6672_1" [./dut.cpp:6672]   --->   Operation 100 'zext' 'zext_ln6672_4' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_404 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_4" [./dut.cpp:6672]   --->   Operation 101 'getelementptr' 'local_A_pong_V_addr_404' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (1.20ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_401" [./dut.cpp:6672]   --->   Operation 102 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_6 : Operation 103 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_6 : Operation 104 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_402" [./dut.cpp:6672]   --->   Operation 104 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_6 : Operation 105 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_403" [./dut.cpp:6672]   --->   Operation 105 'load' 'local_A_pong_V_load_2' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_6 : Operation 106 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_404" [./dut.cpp:6672]   --->   Operation 106 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 7 <SV = 5> <Delay = 2.41>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 2, i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 107 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_405 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_s" [./dut.cpp:6672]   --->   Operation 108 'getelementptr' 'local_A_pong_V_addr_405' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.70ns)   --->   "%add_ln6672_2 = add i8 %zext_ln6672_1, i8 160" [./dut.cpp:6672]   --->   Operation 109 'add' 'add_ln6672_2' <Predicate = (!icmp_ln890_515)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln6672_5 = zext i8 %add_ln6672_2" [./dut.cpp:6672]   --->   Operation 110 'zext' 'zext_ln6672_5' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_406 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_5" [./dut.cpp:6672]   --->   Operation 111 'getelementptr' 'local_A_pong_V_addr_406' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_402" [./dut.cpp:6672]   --->   Operation 112 'load' 'local_A_pong_V_load_1' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 113 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_7 : Operation 114 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_404" [./dut.cpp:6672]   --->   Operation 114 'load' 'local_A_pong_V_load_3' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 115 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_405" [./dut.cpp:6672]   --->   Operation 115 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_7 : Operation 116 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_406" [./dut.cpp:6672]   --->   Operation 116 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 8 <SV = 6> <Delay = 1.91>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln6672 = zext i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 117 'zext' 'zext_ln6672' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1676 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 3, i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 118 'bitconcatenate' 'tmp_1676' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_407 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1676" [./dut.cpp:6672]   --->   Operation 119 'getelementptr' 'local_A_pong_V_addr_407' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.71ns)   --->   "%add_ln6672_3 = add i9 %zext_ln6672, i9 224" [./dut.cpp:6672]   --->   Operation 120 'add' 'add_ln6672_3' <Predicate = (!icmp_ln890_515)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln6672_6 = zext i9 %add_ln6672_3" [./dut.cpp:6672]   --->   Operation 121 'zext' 'zext_ln6672_6' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_408 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_6" [./dut.cpp:6672]   --->   Operation 122 'getelementptr' 'local_A_pong_V_addr_408' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_405" [./dut.cpp:6672]   --->   Operation 124 'load' 'local_A_pong_V_load_4' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 125 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_406" [./dut.cpp:6672]   --->   Operation 125 'load' 'local_A_pong_V_load_5' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 126 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_407" [./dut.cpp:6672]   --->   Operation 126 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_8 : Operation 127 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_408" [./dut.cpp:6672]   --->   Operation 127 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 9 <SV = 7> <Delay = 1.91>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1677 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 4, i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 128 'bitconcatenate' 'tmp_1677' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_409 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1677" [./dut.cpp:6672]   --->   Operation 129 'getelementptr' 'local_A_pong_V_addr_409' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.71ns)   --->   "%add_ln6672_4 = add i9 %zext_ln6672, i9 288" [./dut.cpp:6672]   --->   Operation 130 'add' 'add_ln6672_4' <Predicate = (!icmp_ln890_515)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln6672_7 = zext i9 %add_ln6672_4" [./dut.cpp:6672]   --->   Operation 131 'zext' 'zext_ln6672_7' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_410 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_7" [./dut.cpp:6672]   --->   Operation 132 'getelementptr' 'local_A_pong_V_addr_410' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 133 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 134 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_407" [./dut.cpp:6672]   --->   Operation 134 'load' 'local_A_pong_V_load_6' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 135 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_408" [./dut.cpp:6672]   --->   Operation 135 'load' 'local_A_pong_V_load_7' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 136 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_409" [./dut.cpp:6672]   --->   Operation 136 'load' 'local_A_pong_V_load_8' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_9 : Operation 137 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_410" [./dut.cpp:6672]   --->   Operation 137 'load' 'local_A_pong_V_load_9' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 10 <SV = 8> <Delay = 1.91>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_1678 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 5, i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 138 'bitconcatenate' 'tmp_1678' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_411 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1678" [./dut.cpp:6672]   --->   Operation 139 'getelementptr' 'local_A_pong_V_addr_411' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.71ns)   --->   "%add_ln6672_5 = add i9 %zext_ln6672, i9 352" [./dut.cpp:6672]   --->   Operation 140 'add' 'add_ln6672_5' <Predicate = (!icmp_ln890_515)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln6672_8 = zext i9 %add_ln6672_5" [./dut.cpp:6672]   --->   Operation 141 'zext' 'zext_ln6672_8' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_412 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_8" [./dut.cpp:6672]   --->   Operation 142 'getelementptr' 'local_A_pong_V_addr_412' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_10 : Operation 144 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_409" [./dut.cpp:6672]   --->   Operation 144 'load' 'local_A_pong_V_load_8' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_10 : Operation 145 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_410" [./dut.cpp:6672]   --->   Operation 145 'load' 'local_A_pong_V_load_9' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_10 : Operation 146 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_411" [./dut.cpp:6672]   --->   Operation 146 'load' 'local_A_pong_V_load_10' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_10 : Operation 147 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_412" [./dut.cpp:6672]   --->   Operation 147 'load' 'local_A_pong_V_load_11' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 11 <SV = 9> <Delay = 1.21>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_1679 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 6, i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 148 'bitconcatenate' 'tmp_1679' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_413 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1679" [./dut.cpp:6672]   --->   Operation 149 'getelementptr' 'local_A_pong_V_addr_413' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln6672 = sext i8 %add_ln6672_2" [./dut.cpp:6672]   --->   Operation 150 'sext' 'sext_ln6672' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln6672_9 = zext i9 %sext_ln6672" [./dut.cpp:6672]   --->   Operation 151 'zext' 'zext_ln6672_9' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_414 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_9" [./dut.cpp:6672]   --->   Operation 152 'getelementptr' 'local_A_pong_V_addr_414' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_11 : Operation 154 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_411" [./dut.cpp:6672]   --->   Operation 154 'load' 'local_A_pong_V_load_10' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_11 : Operation 155 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_412" [./dut.cpp:6672]   --->   Operation 155 'load' 'local_A_pong_V_load_11' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_11 : Operation 156 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_413" [./dut.cpp:6672]   --->   Operation 156 'load' 'local_A_pong_V_load_12' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_11 : Operation 157 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_414" [./dut.cpp:6672]   --->   Operation 157 'load' 'local_A_pong_V_load_13' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 12 <SV = 10> <Delay = 1.32>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1680 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 7, i6 %select_ln890_806" [./dut.cpp:6672]   --->   Operation 158 'bitconcatenate' 'tmp_1680' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_415 = getelementptr i256 %local_A_pong_V, i64 0, i64 %tmp_1680" [./dut.cpp:6672]   --->   Operation 159 'getelementptr' 'local_A_pong_V_addr_415' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.12ns)   --->   "%xor_ln6672 = xor i6 %select_ln890_806, i6 32" [./dut.cpp:6672]   --->   Operation 160 'xor' 'xor_ln6672' <Predicate = (!icmp_ln890_515)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln6672_1 = sext i6 %xor_ln6672" [./dut.cpp:6672]   --->   Operation 161 'sext' 'sext_ln6672_1' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln6672_10 = zext i9 %sext_ln6672_1" [./dut.cpp:6672]   --->   Operation 162 'zext' 'zext_ln6672_10' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_416 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6672_10" [./dut.cpp:6672]   --->   Operation 163 'getelementptr' 'local_A_pong_V_addr_416' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 164 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_12 : Operation 165 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_413" [./dut.cpp:6672]   --->   Operation 165 'load' 'local_A_pong_V_load_12' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_12 : Operation 166 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_414" [./dut.cpp:6672]   --->   Operation 166 'load' 'local_A_pong_V_load_13' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_12 : Operation 167 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_415" [./dut.cpp:6672]   --->   Operation 167 'load' 'local_A_pong_V_load_14' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_12 : Operation 168 [2/2] (1.20ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_416" [./dut.cpp:6672]   --->   Operation 168 'load' 'local_A_pong_V_load_15' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 13 <SV = 11> <Delay = 1.21>
ST_13 : Operation 169 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 169 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_13 : Operation 170 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_415" [./dut.cpp:6672]   --->   Operation 170 'load' 'local_A_pong_V_load_14' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_13 : Operation 171 [1/2] (1.20ns)   --->   "%local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_416" [./dut.cpp:6672]   --->   Operation 171 'load' 'local_A_pong_V_load_15' <Predicate = (!icmp_ln890_515)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 14 <SV = 12> <Delay = 1.21>
ST_14 : Operation 172 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 172 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 15 <SV = 13> <Delay = 1.21>
ST_15 : Operation 173 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 16 <SV = 14> <Delay = 1.21>
ST_16 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 17 <SV = 15> <Delay = 1.21>
ST_17 : Operation 175 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 18 <SV = 16> <Delay = 1.21>
ST_18 : Operation 176 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 176 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 19 <SV = 17> <Delay = 1.21>
ST_19 : Operation 177 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 20 <SV = 18> <Delay = 1.21>
ST_20 : Operation 178 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 21 <SV = 19> <Delay = 1.21>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_2_x1_loop_4_A_IO_L2_in_2_x1_loop_5_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln6667 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:6667]   --->   Operation 181 'specpipeline' 'specpipeline_ln6667' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln6667 = specloopname void @_ssdm_op_SpecLoopName, void @empty_286" [./dut.cpp:6667]   --->   Operation 182 'specloopname' 'specloopname_ln6667' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_2_0_x122, i256 %local_A_pong_V_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 183 'write' 'write_ln174' <Predicate = (!icmp_ln890_515)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 184 'br' 'br_ln0' <Predicate = (!icmp_ln890_515)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln6677 = ret" [./dut.cpp:6677]   --->   Operation 185 'ret' 'ret_ln6677' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_2_x13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_A_IO_L2_in_3_x14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_2_0_x122]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 00000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000]
local_A_pong_V          (alloca           ) [ 00111111111111111111110]
specmemcore_ln6639      (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln6640      (specmemcore      ) [ 00000000000000000000000]
br_ln6646               (br               ) [ 01110000000000000000000]
indvar_flatten13        (phi              ) [ 00110000000000000000000]
c3_V                    (phi              ) [ 00110000000000000000000]
indvar_flatten          (phi              ) [ 00110000000000000000000]
c4_V                    (phi              ) [ 00110000000000000000000]
c5_V_32                 (phi              ) [ 00110000000000000000000]
add_ln890_319           (add              ) [ 01110000000000000000000]
icmp_ln890              (icmp             ) [ 00110000000000000000000]
br_ln890                (br               ) [ 00000000000000000000000]
add_ln691               (add              ) [ 00000000000000000000000]
icmp_ln890_514          (icmp             ) [ 00000000000000000000000]
select_ln6646           (select           ) [ 00000000000000000000000]
cmp_i_i72_mid1          (icmp             ) [ 00000000000000000000000]
cmp_i_i72138            (icmp             ) [ 00000000000000000000000]
select_ln6646_1         (select           ) [ 00110000000000000000000]
xor_ln6646              (xor              ) [ 00000000000000000000000]
icmp_ln890146           (icmp             ) [ 00000000000000000000000]
and_ln6646              (and              ) [ 00000000000000000000000]
select_ln890            (select           ) [ 01110000000000000000000]
add_ln691_703           (add              ) [ 00000000000000000000000]
or_ln890                (or               ) [ 00000000000000000000000]
select_ln890_803        (select           ) [ 00000000000000000000000]
trunc_ln6655            (trunc            ) [ 00000000000000000000000]
trunc_ln6655_1          (trunc            ) [ 00000000000000000000000]
select_ln6646_2         (select           ) [ 00000000000000000000000]
select_ln890_804        (select           ) [ 00000000000000000000000]
tmp_2130_cast           (bitconcatenate   ) [ 00000000000000000000000]
select_ln890_805        (select           ) [ 01110000000000000000000]
zext_ln6655             (zext             ) [ 00000000000000000000000]
add_ln6655              (add              ) [ 00110000000000000000000]
br_ln6654               (br               ) [ 00000000000000000000000]
add_ln691_706           (add              ) [ 01110000000000000000000]
add_ln890_318           (add              ) [ 00000000000000000000000]
select_ln890_807        (select           ) [ 01110000000000000000000]
br_ln0                  (br               ) [ 01110000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000]
zext_ln6655_1           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr     (getelementptr    ) [ 00000000000000000000000]
specpipeline_ln6651     (specpipeline     ) [ 00000000000000000000000]
specloopname_ln6651     (specloopname     ) [ 00000000000000000000000]
tmp_1681                (read             ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000]
store_ln6655            (store            ) [ 00000000000000000000000]
br_ln6656               (br               ) [ 00000000000000000000000]
br_ln6665               (br               ) [ 00001111111111111111110]
indvar_flatten37        (phi              ) [ 00000100000000000000000]
c5_V                    (phi              ) [ 00000100000000000000000]
c6_V                    (phi              ) [ 00000100000000000000000]
add_ln890               (add              ) [ 00001111111111111111110]
icmp_ln890_515          (icmp             ) [ 00000111111111111111110]
br_ln890                (br               ) [ 00000000000000000000000]
add_ln691_704           (add              ) [ 00000000000000000000000]
icmp_ln890_516          (icmp             ) [ 00000000000000000000000]
select_ln890_806        (select           ) [ 00001111111111111111110]
zext_ln890              (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_401 (getelementptr    ) [ 00000010000000000000000]
tmp                     (bitconcatenate   ) [ 00000000000000000000000]
local_A_pong_V_addr_403 (getelementptr    ) [ 00000010000000000000000]
add_ln691_705           (add              ) [ 00000000000000000000000]
select_ln691            (select           ) [ 00001111111111111111110]
zext_ln6672_1           (zext             ) [ 00000001000000000000000]
zext_ln6672_2           (zext             ) [ 00000000000000000000000]
add_ln6672              (add              ) [ 00000000000000000000000]
zext_ln6672_3           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_402 (getelementptr    ) [ 00000001000000000000000]
add_ln6672_1            (add              ) [ 00000000000000000000000]
zext_ln6672_4           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_404 (getelementptr    ) [ 00000001000000000000000]
local_A_pong_V_load     (load             ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_2   (load             ) [ 00000001100000000000000]
tmp_s                   (bitconcatenate   ) [ 00000000000000000000000]
local_A_pong_V_addr_405 (getelementptr    ) [ 00000000100000000000000]
add_ln6672_2            (add              ) [ 00000000111100000000000]
zext_ln6672_5           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_406 (getelementptr    ) [ 00000000100000000000000]
local_A_pong_V_load_1   (load             ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_3   (load             ) [ 00000000110000000000000]
zext_ln6672             (zext             ) [ 00000000011000000000000]
tmp_1676                (bitconcatenate   ) [ 00000000000000000000000]
local_A_pong_V_addr_407 (getelementptr    ) [ 00000000010000000000000]
add_ln6672_3            (add              ) [ 00000000000000000000000]
zext_ln6672_6           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_408 (getelementptr    ) [ 00000000010000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_4   (load             ) [ 00000000011000000000000]
local_A_pong_V_load_5   (load             ) [ 00000000011100000000000]
tmp_1677                (bitconcatenate   ) [ 00000000000000000000000]
local_A_pong_V_addr_409 (getelementptr    ) [ 00000000001000000000000]
add_ln6672_4            (add              ) [ 00000000000000000000000]
zext_ln6672_7           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_410 (getelementptr    ) [ 00000000001000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_6   (load             ) [ 00000000001110000000000]
local_A_pong_V_load_7   (load             ) [ 00000000001111000000000]
tmp_1678                (bitconcatenate   ) [ 00000000000000000000000]
local_A_pong_V_addr_411 (getelementptr    ) [ 00000000000100000000000]
add_ln6672_5            (add              ) [ 00000000000000000000000]
zext_ln6672_8           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_412 (getelementptr    ) [ 00000000000100000000000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_8   (load             ) [ 00000000000111100000000]
local_A_pong_V_load_9   (load             ) [ 00000000000111110000000]
tmp_1679                (bitconcatenate   ) [ 00000000000000000000000]
local_A_pong_V_addr_413 (getelementptr    ) [ 00000000000010000000000]
sext_ln6672             (sext             ) [ 00000000000000000000000]
zext_ln6672_9           (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_414 (getelementptr    ) [ 00000000000010000000000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_10  (load             ) [ 00000000000011111000000]
local_A_pong_V_load_11  (load             ) [ 00000000000011111100000]
tmp_1680                (bitconcatenate   ) [ 00000000000000000000000]
local_A_pong_V_addr_415 (getelementptr    ) [ 00000000000001000000000]
xor_ln6672              (xor              ) [ 00000000000000000000000]
sext_ln6672_1           (sext             ) [ 00000000000000000000000]
zext_ln6672_10          (zext             ) [ 00000000000000000000000]
local_A_pong_V_addr_416 (getelementptr    ) [ 00000000000001000000000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_12  (load             ) [ 00000000000001111110000]
local_A_pong_V_load_13  (load             ) [ 00000000000001111111000]
write_ln174             (write            ) [ 00000000000000000000000]
local_A_pong_V_load_14  (load             ) [ 00000000000000111111100]
local_A_pong_V_load_15  (load             ) [ 00000100000000111111110]
write_ln174             (write            ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
specloopname_ln0        (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln6667     (specpipeline     ) [ 00000000000000000000000]
specloopname_ln6667     (specloopname     ) [ 00000000000000000000000]
write_ln174             (write            ) [ 00000000000000000000000]
br_ln0                  (br               ) [ 00001111111111111111110]
ret_ln6677              (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_2_x13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_2_x13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_A_IO_L2_in_3_x14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_A_PE_2_0_x122">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_2_0_x122"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_2_x1_loop_1_A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_2_x1_loop_2_A_IO_L2_in_2_x1_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_248"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i58.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_2_x1_loop_4_A_IO_L2_in_2_x1_loop_5_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_286"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="local_A_pong_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_1681_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="256" slack="0"/>
<pin id="132" dir="0" index="1" bw="256" slack="0"/>
<pin id="133" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1681/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln174_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="256" slack="0"/>
<pin id="139" dir="0" index="2" bw="256" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="256" slack="0"/>
<pin id="147" dir="0" index="2" bw="256" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/10 write_ln174/11 write_ln174/12 write_ln174/13 write_ln174/14 write_ln174/15 write_ln174/16 write_ln174/17 write_ln174/18 write_ln174/19 write_ln174/20 write_ln174/21 "/>
</bind>
</comp>

<comp id="151" class="1004" name="local_A_pong_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="9" slack="0"/>
<pin id="163" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="256" slack="2"/>
<pin id="165" dir="1" index="7" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln6655/3 local_A_pong_V_load/5 local_A_pong_V_load_2/5 local_A_pong_V_load_1/6 local_A_pong_V_load_3/6 local_A_pong_V_load_4/7 local_A_pong_V_load_5/7 local_A_pong_V_load_6/8 local_A_pong_V_load_7/8 local_A_pong_V_load_8/9 local_A_pong_V_load_9/9 local_A_pong_V_load_10/10 local_A_pong_V_load_11/10 local_A_pong_V_load_12/11 local_A_pong_V_load_13/11 local_A_pong_V_load_14/12 local_A_pong_V_load_15/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="local_A_pong_V_addr_401_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_401/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="local_A_pong_V_addr_403_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_403/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="local_A_pong_V_addr_402_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_402/6 "/>
</bind>
</comp>

<comp id="189" class="1004" name="local_A_pong_V_addr_404_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_404/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="local_A_pong_V_addr_405_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="64" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_405/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="local_A_pong_V_addr_406_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_406/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="local_A_pong_V_addr_407_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="64" slack="0"/>
<pin id="215" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_407/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="local_A_pong_V_addr_408_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_408/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="local_A_pong_V_addr_409_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_409/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="local_A_pong_V_addr_410_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_410/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="local_A_pong_V_addr_411_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="64" slack="0"/>
<pin id="243" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_411/10 "/>
</bind>
</comp>

<comp id="245" class="1004" name="local_A_pong_V_addr_412_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_412/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="local_A_pong_V_addr_413_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="64" slack="0"/>
<pin id="257" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_413/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="local_A_pong_V_addr_414_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_414/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="local_A_pong_V_addr_415_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="64" slack="0"/>
<pin id="271" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_415/12 "/>
</bind>
</comp>

<comp id="273" class="1004" name="local_A_pong_V_addr_416_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_416/12 "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten13_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten13_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="13" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="292" class="1005" name="c3_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="c3_V_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="indvar_flatten_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="1"/>
<pin id="305" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="indvar_flatten_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="11" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="c4_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="c4_V_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="325" class="1005" name="c5_V_32_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="1"/>
<pin id="327" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_32 (phireg) "/>
</bind>
</comp>

<comp id="329" class="1004" name="c5_V_32_phi_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_32/2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="indvar_flatten37_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="1"/>
<pin id="338" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten37 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="indvar_flatten37_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten37/5 "/>
</bind>
</comp>

<comp id="347" class="1005" name="c5_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="c5_V_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/5 "/>
</bind>
</comp>

<comp id="358" class="1005" name="c6_V_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="1"/>
<pin id="360" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="c6_V_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/5 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="256" slack="2"/>
<pin id="371" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_2 local_A_pong_V_load_4 local_A_pong_V_load_8 "/>
</bind>
</comp>

<comp id="375" class="1005" name="reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="256" slack="2"/>
<pin id="377" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_3 local_A_pong_V_load_6 local_A_pong_V_load_12 "/>
</bind>
</comp>

<comp id="381" class="1005" name="reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="256" slack="3"/>
<pin id="383" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_5 local_A_pong_V_load_10 "/>
</bind>
</comp>

<comp id="387" class="1005" name="reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="256" slack="4"/>
<pin id="389" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_7 local_A_pong_V_load_14 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln890_319_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_319/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln890_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="0"/>
<pin id="401" dir="0" index="1" bw="13" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln691_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln890_514_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="11" slack="0"/>
<pin id="413" dir="0" index="1" bw="11" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_514/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="select_ln6646_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6646/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="cmp_i_i72_mid1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72_mid1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="cmp_i_i72138_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i72138/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln6646_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6646_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="xor_ln6646_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6646/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln890146_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="6" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890146/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="and_ln6646_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln6646/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln890_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln691_703_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_703/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="or_ln890_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln890_803_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_803/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln6655_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6655/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln6655_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6655_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln6646_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="4" slack="0"/>
<pin id="502" dir="0" index="2" bw="4" slack="0"/>
<pin id="503" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6646_2/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln890_804_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="0" index="2" bw="4" slack="0"/>
<pin id="511" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_804/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_2130_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2130_cast/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln890_805_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="5" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_805/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln6655_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6655/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln6655_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="0"/>
<pin id="537" dir="0" index="1" bw="6" slack="0"/>
<pin id="538" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6655/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln691_706_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="6" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_706/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln890_318_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_318/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln890_807_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="11" slack="0"/>
<pin id="556" dir="0" index="2" bw="11" slack="0"/>
<pin id="557" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_807/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln6655_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="9" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6655_1/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln890_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln890_515_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="0"/>
<pin id="573" dir="0" index="1" bw="12" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_515/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln691_704_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_704/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="icmp_ln890_516_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_516/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="select_ln890_806_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="6" slack="0"/>
<pin id="592" dir="0" index="2" bw="6" slack="0"/>
<pin id="593" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_806/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln890_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="0" index="2" bw="6" slack="0"/>
<pin id="606" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln691_705_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_705/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="select_ln691_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="7" slack="0"/>
<pin id="620" dir="0" index="2" bw="7" slack="0"/>
<pin id="621" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln6672_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_1/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln6672_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_2/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln6672_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="0"/>
<pin id="633" dir="0" index="1" bw="7" slack="0"/>
<pin id="634" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6672/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln6672_3_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_3/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln6672_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="0"/>
<pin id="645" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6672_1/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln6672_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_4/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_s_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="0"/>
<pin id="655" dir="0" index="1" bw="3" slack="0"/>
<pin id="656" dir="0" index="2" bw="6" slack="2"/>
<pin id="657" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln6672_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="1"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6672_2/7 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln6672_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_5/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln6672_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="3"/>
<pin id="673" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672/8 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_1676_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="0" index="2" bw="6" slack="3"/>
<pin id="678" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1676/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln6672_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="6" slack="0"/>
<pin id="684" dir="0" index="1" bw="9" slack="0"/>
<pin id="685" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6672_3/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln6672_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="0"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_6/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_1677_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="4" slack="0"/>
<pin id="696" dir="0" index="2" bw="6" slack="4"/>
<pin id="697" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1677/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln6672_4_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="1"/>
<pin id="703" dir="0" index="1" bw="9" slack="0"/>
<pin id="704" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6672_4/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln6672_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_7/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_1678_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="0"/>
<pin id="713" dir="0" index="1" bw="4" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="5"/>
<pin id="715" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1678/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln6672_5_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="2"/>
<pin id="721" dir="0" index="1" bw="9" slack="0"/>
<pin id="722" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6672_5/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln6672_8_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_8/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_1679_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="0"/>
<pin id="731" dir="0" index="1" bw="4" slack="0"/>
<pin id="732" dir="0" index="2" bw="6" slack="6"/>
<pin id="733" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1679/11 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sext_ln6672_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="4"/>
<pin id="739" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln6672/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln6672_9_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_9/11 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_1680_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="0" index="1" bw="4" slack="0"/>
<pin id="748" dir="0" index="2" bw="6" slack="7"/>
<pin id="749" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1680/12 "/>
</bind>
</comp>

<comp id="753" class="1004" name="xor_ln6672_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="7"/>
<pin id="755" dir="0" index="1" bw="6" slack="0"/>
<pin id="756" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6672/12 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln6672_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="0"/>
<pin id="760" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln6672_1/12 "/>
</bind>
</comp>

<comp id="762" class="1004" name="zext_ln6672_10_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="0"/>
<pin id="764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6672_10/12 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln890_319_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="13" slack="0"/>
<pin id="769" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_319 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln890_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="776" class="1005" name="select_ln6646_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln6646_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="select_ln890_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="4" slack="0"/>
<pin id="782" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="785" class="1005" name="select_ln890_805_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="0"/>
<pin id="787" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_805 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln6655_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="9" slack="1"/>
<pin id="792" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln6655 "/>
</bind>
</comp>

<comp id="795" class="1005" name="add_ln691_706_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="6" slack="0"/>
<pin id="797" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_706 "/>
</bind>
</comp>

<comp id="800" class="1005" name="select_ln890_807_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="11" slack="0"/>
<pin id="802" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_807 "/>
</bind>
</comp>

<comp id="805" class="1005" name="add_ln890_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="810" class="1005" name="icmp_ln890_515_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_515 "/>
</bind>
</comp>

<comp id="814" class="1005" name="select_ln890_806_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_806 "/>
</bind>
</comp>

<comp id="829" class="1005" name="local_A_pong_V_addr_401_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="1"/>
<pin id="831" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_401 "/>
</bind>
</comp>

<comp id="834" class="1005" name="local_A_pong_V_addr_403_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="1"/>
<pin id="836" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_403 "/>
</bind>
</comp>

<comp id="839" class="1005" name="select_ln691_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="7" slack="0"/>
<pin id="841" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln6672_1_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6672_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="local_A_pong_V_addr_402_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="9" slack="1"/>
<pin id="851" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_402 "/>
</bind>
</comp>

<comp id="854" class="1005" name="local_A_pong_V_addr_404_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="1"/>
<pin id="856" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_404 "/>
</bind>
</comp>

<comp id="859" class="1005" name="local_A_pong_V_addr_405_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="9" slack="1"/>
<pin id="861" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_405 "/>
</bind>
</comp>

<comp id="864" class="1005" name="add_ln6672_2_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="4"/>
<pin id="866" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln6672_2 "/>
</bind>
</comp>

<comp id="869" class="1005" name="local_A_pong_V_addr_406_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="1"/>
<pin id="871" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_406 "/>
</bind>
</comp>

<comp id="874" class="1005" name="zext_ln6672_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="1"/>
<pin id="876" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln6672 "/>
</bind>
</comp>

<comp id="880" class="1005" name="local_A_pong_V_addr_407_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="1"/>
<pin id="882" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_407 "/>
</bind>
</comp>

<comp id="885" class="1005" name="local_A_pong_V_addr_408_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="9" slack="1"/>
<pin id="887" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_408 "/>
</bind>
</comp>

<comp id="890" class="1005" name="local_A_pong_V_addr_409_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="9" slack="1"/>
<pin id="892" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_409 "/>
</bind>
</comp>

<comp id="895" class="1005" name="local_A_pong_V_addr_410_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="1"/>
<pin id="897" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_410 "/>
</bind>
</comp>

<comp id="900" class="1005" name="local_A_pong_V_addr_411_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="9" slack="1"/>
<pin id="902" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_411 "/>
</bind>
</comp>

<comp id="905" class="1005" name="local_A_pong_V_addr_412_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="9" slack="1"/>
<pin id="907" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_412 "/>
</bind>
</comp>

<comp id="910" class="1005" name="local_A_pong_V_load_9_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="256" slack="5"/>
<pin id="912" dir="1" index="1" bw="256" slack="5"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_9 "/>
</bind>
</comp>

<comp id="915" class="1005" name="local_A_pong_V_addr_413_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="9" slack="1"/>
<pin id="917" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_413 "/>
</bind>
</comp>

<comp id="920" class="1005" name="local_A_pong_V_addr_414_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="9" slack="1"/>
<pin id="922" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_414 "/>
</bind>
</comp>

<comp id="925" class="1005" name="local_A_pong_V_load_11_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="256" slack="6"/>
<pin id="927" dir="1" index="1" bw="256" slack="6"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_11 "/>
</bind>
</comp>

<comp id="930" class="1005" name="local_A_pong_V_addr_415_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="9" slack="1"/>
<pin id="932" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_415 "/>
</bind>
</comp>

<comp id="935" class="1005" name="local_A_pong_V_addr_416_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="9" slack="1"/>
<pin id="937" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_416 "/>
</bind>
</comp>

<comp id="940" class="1005" name="local_A_pong_V_load_13_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="256" slack="7"/>
<pin id="942" dir="1" index="1" bw="256" slack="7"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_13 "/>
</bind>
</comp>

<comp id="945" class="1005" name="local_A_pong_V_load_15_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="256" slack="8"/>
<pin id="947" dir="1" index="1" bw="256" slack="8"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="74" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="166"><net_src comp="130" pin="2"/><net_sink comp="157" pin=4"/></net>

<net id="167"><net_src comp="151" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="173"><net_src comp="66" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="157" pin="7"/><net_sink comp="144" pin=2"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="183" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="66" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="30" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="80" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="157" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="374"><net_src comp="157" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="157" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="380"><net_src comp="157" pin="7"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="157" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="386"><net_src comp="157" pin="7"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="157" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="392"><net_src comp="157" pin="7"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="285" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="285" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="36" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="296" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="38" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="307" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="30" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="318" pin="4"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="405" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="26" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="296" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="26" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="411" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="425" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="411" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="42" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="329" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="411" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="405" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="296" pin="4"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="417" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="457" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="411" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="488"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="32" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="329" pin="4"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="471" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="318" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="411" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="495" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="457" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="491" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="499" pin="3"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="50" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="507" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="30" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="457" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="471" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="417" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="534"><net_src comp="483" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="515" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="483" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="52" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="307" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="54" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="411" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="54" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="547" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="569"><net_src comp="340" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="82" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="340" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="84" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="351" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="362" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="86" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="577" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="351" pin="4"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="607"><net_src comp="88" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="90" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="589" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="610"><net_src comp="602" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="615"><net_src comp="362" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="92" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="622"><net_src comp="583" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="92" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="611" pin="2"/><net_sink comp="617" pin=2"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="94" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="646"><net_src comp="625" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="96" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="658"><net_src comp="88" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="98" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="653" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="669"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="679"><net_src comp="88" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="102" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="674" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="686"><net_src comp="671" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="104" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="698"><net_src comp="88" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="106" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="693" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="705"><net_src comp="108" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="716"><net_src comp="88" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="110" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="711" pin="3"/><net_sink comp="239" pin=2"/></net>

<net id="723"><net_src comp="112" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="734"><net_src comp="88" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="114" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="729" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="750"><net_src comp="88" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="116" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="745" pin="3"/><net_sink comp="267" pin=2"/></net>

<net id="757"><net_src comp="44" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="770"><net_src comp="393" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="775"><net_src comp="399" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="437" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="463" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="788"><net_src comp="523" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="793"><net_src comp="535" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="798"><net_src comp="541" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="803"><net_src comp="553" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="808"><net_src comp="565" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="813"><net_src comp="571" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="589" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="821"><net_src comp="814" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="824"><net_src comp="814" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="825"><net_src comp="814" pin="1"/><net_sink comp="711" pin=2"/></net>

<net id="826"><net_src comp="814" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="827"><net_src comp="814" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="828"><net_src comp="814" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="832"><net_src comp="168" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="837"><net_src comp="174" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="842"><net_src comp="617" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="847"><net_src comp="625" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="852"><net_src comp="183" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="857"><net_src comp="189" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="862"><net_src comp="197" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="867"><net_src comp="661" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="872"><net_src comp="203" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="877"><net_src comp="671" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="883"><net_src comp="211" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="888"><net_src comp="217" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="893"><net_src comp="225" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="898"><net_src comp="231" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="903"><net_src comp="239" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="908"><net_src comp="245" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="913"><net_src comp="157" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="918"><net_src comp="253" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="923"><net_src comp="259" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="928"><net_src comp="157" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="933"><net_src comp="267" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="938"><net_src comp="273" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="943"><net_src comp="157" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="948"><net_src comp="157" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_A_IO_L2_in_3_x14 | {3 }
	Port: fifo_A_PE_2_0_x122 | {6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
 - Input state : 
	Port: A_IO_L2_in_2_x1 : fifo_A_A_IO_L2_in_2_x13 | {3 }
  - Chain level:
	State 1
		specmemcore_ln6639 : 1
		specmemcore_ln6640 : 1
	State 2
		add_ln890_319 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_514 : 1
		select_ln6646 : 2
		cmp_i_i72_mid1 : 2
		cmp_i_i72138 : 1
		select_ln6646_1 : 3
		xor_ln6646 : 2
		icmp_ln890146 : 1
		and_ln6646 : 2
		select_ln890 : 2
		add_ln691_703 : 3
		or_ln890 : 2
		select_ln890_803 : 2
		trunc_ln6655 : 4
		trunc_ln6655_1 : 1
		select_ln6646_2 : 2
		select_ln890_804 : 5
		tmp_2130_cast : 6
		select_ln890_805 : 2
		zext_ln6655 : 3
		add_ln6655 : 4
		br_ln6654 : 4
		add_ln691_706 : 3
		add_ln890_318 : 1
		select_ln890_807 : 2
	State 3
		local_A_pong_V_addr : 1
		store_ln6655 : 2
	State 4
	State 5
		add_ln890 : 1
		icmp_ln890_515 : 1
		br_ln890 : 2
		add_ln691_704 : 1
		icmp_ln890_516 : 1
		select_ln890_806 : 2
		zext_ln890 : 3
		local_A_pong_V_addr_401 : 4
		tmp : 3
		local_A_pong_V_addr_403 : 4
		local_A_pong_V_load : 5
		local_A_pong_V_load_2 : 5
		add_ln691_705 : 1
		select_ln691 : 2
	State 6
		add_ln6672 : 1
		zext_ln6672_3 : 2
		local_A_pong_V_addr_402 : 3
		add_ln6672_1 : 1
		zext_ln6672_4 : 2
		local_A_pong_V_addr_404 : 3
		write_ln174 : 1
		local_A_pong_V_load_1 : 4
		local_A_pong_V_load_3 : 4
	State 7
		local_A_pong_V_addr_405 : 1
		zext_ln6672_5 : 1
		local_A_pong_V_addr_406 : 2
		write_ln174 : 1
		local_A_pong_V_load_4 : 2
		local_A_pong_V_load_5 : 3
	State 8
		local_A_pong_V_addr_407 : 1
		add_ln6672_3 : 1
		zext_ln6672_6 : 2
		local_A_pong_V_addr_408 : 3
		local_A_pong_V_load_6 : 2
		local_A_pong_V_load_7 : 4
	State 9
		local_A_pong_V_addr_409 : 1
		zext_ln6672_7 : 1
		local_A_pong_V_addr_410 : 2
		local_A_pong_V_load_8 : 2
		local_A_pong_V_load_9 : 3
	State 10
		local_A_pong_V_addr_411 : 1
		zext_ln6672_8 : 1
		local_A_pong_V_addr_412 : 2
		local_A_pong_V_load_10 : 2
		local_A_pong_V_load_11 : 3
	State 11
		local_A_pong_V_addr_413 : 1
		zext_ln6672_9 : 1
		local_A_pong_V_addr_414 : 2
		local_A_pong_V_load_12 : 2
		local_A_pong_V_load_13 : 3
	State 12
		local_A_pong_V_addr_415 : 1
		zext_ln6672_10 : 1
		local_A_pong_V_addr_416 : 2
		local_A_pong_V_load_14 : 2
		local_A_pong_V_load_15 : 3
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |   add_ln890_319_fu_393   |    0    |    20   |
|          |     add_ln691_fu_405     |    0    |    12   |
|          |   add_ln691_703_fu_471   |    0    |    12   |
|          |     add_ln6655_fu_535    |    0    |    16   |
|          |   add_ln691_706_fu_541   |    0    |    13   |
|          |   add_ln890_318_fu_547   |    0    |    18   |
|          |     add_ln890_fu_565     |    0    |    19   |
|    add   |   add_ln691_704_fu_577   |    0    |    13   |
|          |   add_ln691_705_fu_611   |    0    |    14   |
|          |     add_ln6672_fu_631    |    0    |    14   |
|          |    add_ln6672_1_fu_642   |    0    |    15   |
|          |    add_ln6672_2_fu_661   |    0    |    15   |
|          |    add_ln6672_3_fu_682   |    0    |    16   |
|          |    add_ln6672_4_fu_701   |    0    |    16   |
|          |    add_ln6672_5_fu_719   |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_399    |    0    |    12   |
|          |   icmp_ln890_514_fu_411  |    0    |    11   |
|          |   cmp_i_i72_mid1_fu_425  |    0    |    9    |
|   icmp   |    cmp_i_i72138_fu_431   |    0    |    9    |
|          |   icmp_ln890146_fu_451   |    0    |    10   |
|          |   icmp_ln890_515_fu_571  |    0    |    12   |
|          |   icmp_ln890_516_fu_583  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |   select_ln6646_fu_417   |    0    |    5    |
|          |  select_ln6646_1_fu_437  |    0    |    2    |
|          |    select_ln890_fu_463   |    0    |    4    |
|          |  select_ln890_803_fu_483 |    0    |    6    |
|  select  |  select_ln6646_2_fu_499  |    0    |    4    |
|          |  select_ln890_804_fu_507 |    0    |    4    |
|          |  select_ln890_805_fu_523 |    0    |    5    |
|          |  select_ln890_807_fu_553 |    0    |    11   |
|          |  select_ln890_806_fu_589 |    0    |    6    |
|          |    select_ln691_fu_617   |    0    |    7    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln6646_fu_445    |    0    |    2    |
|          |     xor_ln6672_fu_753    |    0    |    6    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln6646_fu_457    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_477     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   tmp_1681_read_fu_130   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_136 |    0    |    0    |
|          |     grp_write_fu_144     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln6655_fu_491   |    0    |    0    |
|          |   trunc_ln6655_1_fu_495  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   tmp_2130_cast_fu_515   |    0    |    0    |
|          |        tmp_fu_602        |    0    |    0    |
|          |       tmp_s_fu_653       |    0    |    0    |
|bitconcatenate|      tmp_1676_fu_674     |    0    |    0    |
|          |      tmp_1677_fu_693     |    0    |    0    |
|          |      tmp_1678_fu_711     |    0    |    0    |
|          |      tmp_1679_fu_729     |    0    |    0    |
|          |      tmp_1680_fu_745     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln6655_fu_531    |    0    |    0    |
|          |   zext_ln6655_1_fu_561   |    0    |    0    |
|          |     zext_ln890_fu_597    |    0    |    0    |
|          |   zext_ln6672_1_fu_625   |    0    |    0    |
|          |   zext_ln6672_2_fu_628   |    0    |    0    |
|          |   zext_ln6672_3_fu_637   |    0    |    0    |
|   zext   |   zext_ln6672_4_fu_648   |    0    |    0    |
|          |   zext_ln6672_5_fu_666   |    0    |    0    |
|          |    zext_ln6672_fu_671    |    0    |    0    |
|          |   zext_ln6672_6_fu_688   |    0    |    0    |
|          |   zext_ln6672_7_fu_706   |    0    |    0    |
|          |   zext_ln6672_8_fu_724   |    0    |    0    |
|          |   zext_ln6672_9_fu_740   |    0    |    0    |
|          |   zext_ln6672_10_fu_762  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |    sext_ln6672_fu_737    |    0    |    0    |
|          |   sext_ln6672_1_fu_758   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   368   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_A_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    8   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln6655_reg_790      |    9   |
|      add_ln6672_2_reg_864     |    8   |
|     add_ln691_706_reg_795     |    6   |
|     add_ln890_319_reg_767     |   13   |
|       add_ln890_reg_805       |   12   |
|          c3_V_reg_292         |    4   |
|          c4_V_reg_314         |    5   |
|        c5_V_32_reg_325        |    6   |
|          c5_V_reg_347         |    6   |
|          c6_V_reg_358         |    7   |
|     icmp_ln890_515_reg_810    |    1   |
|       icmp_ln890_reg_772      |    1   |
|    indvar_flatten13_reg_281   |   13   |
|    indvar_flatten37_reg_336   |   12   |
|     indvar_flatten_reg_303    |   11   |
|local_A_pong_V_addr_401_reg_829|    9   |
|local_A_pong_V_addr_402_reg_849|    9   |
|local_A_pong_V_addr_403_reg_834|    9   |
|local_A_pong_V_addr_404_reg_854|    9   |
|local_A_pong_V_addr_405_reg_859|    9   |
|local_A_pong_V_addr_406_reg_869|    9   |
|local_A_pong_V_addr_407_reg_880|    9   |
|local_A_pong_V_addr_408_reg_885|    9   |
|local_A_pong_V_addr_409_reg_890|    9   |
|local_A_pong_V_addr_410_reg_895|    9   |
|local_A_pong_V_addr_411_reg_900|    9   |
|local_A_pong_V_addr_412_reg_905|    9   |
|local_A_pong_V_addr_413_reg_915|    9   |
|local_A_pong_V_addr_414_reg_920|    9   |
|local_A_pong_V_addr_415_reg_930|    9   |
|local_A_pong_V_addr_416_reg_935|    9   |
| local_A_pong_V_load_11_reg_925|   256  |
| local_A_pong_V_load_13_reg_940|   256  |
| local_A_pong_V_load_15_reg_945|   256  |
| local_A_pong_V_load_9_reg_910 |   256  |
|            reg_369            |   256  |
|            reg_375            |   256  |
|            reg_381            |   256  |
|            reg_387            |   256  |
|    select_ln6646_1_reg_776    |    1   |
|      select_ln691_reg_839     |    7   |
|    select_ln890_805_reg_785   |    5   |
|    select_ln890_806_reg_814   |    6   |
|    select_ln890_807_reg_800   |   11   |
|      select_ln890_reg_780     |    4   |
|     zext_ln6672_1_reg_844     |    8   |
|      zext_ln6672_reg_874      |    9   |
+-------------------------------+--------+
|             Total             |  2357  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_144 |  p2  |   9  |  256 |  2304  ||    49   |
| grp_access_fu_157 |  p0  |  16  |   9  |   144  ||    65   |
| grp_access_fu_157 |  p2  |  17  |   0  |    0   ||    81   |
|      reg_369      |  p0  |   2  |  256 |   512  ||    9    |
|      reg_375      |  p0  |   2  |  256 |   512  ||    9    |
|      reg_381      |  p0  |   2  |  256 |   512  ||    9    |
|      reg_387      |  p0  |   2  |  256 |   512  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  4496  ||  3.283  ||   231   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   368  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   231  |
|  Register |    -   |    -   |  2357  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    3   |  2357  |   599  |
+-----------+--------+--------+--------+--------+
