// Seed: 2747135841
module module_0 (
    input wire id_0
);
  wire id_2;
  logic id_3 = -1, id_4;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input tri id_0[-1 : ""],
    output wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6
);
  int id_8, id_9;
  assign id_1 = 1;
  always begin : LABEL_0
    id_9 <= #1 1'b0;
  end
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input tri id_3,
    inout tri0 id_4,
    output tri id_5,
    inout tri1 void id_6,
    input wire id_7,
    input wire id_8
);
  module_0 modCall_1 (id_3);
  assign id_4 = id_8;
endmodule
