initSidebarItems({"struct":[["CR_URX_END_MASK_R","Field `cr_urx_end_mask` reader - "],["CR_URX_END_MASK_W","Field `cr_urx_end_mask` writer - "],["CR_URX_FER_MASK_R","Field `cr_urx_fer_mask` reader - "],["CR_URX_FER_MASK_W","Field `cr_urx_fer_mask` writer - "],["CR_URX_FIFO_MASK_R","Field `cr_urx_fifo_mask` reader - "],["CR_URX_FIFO_MASK_W","Field `cr_urx_fifo_mask` writer - "],["CR_URX_PCE_MASK_R","Field `cr_urx_pce_mask` reader - "],["CR_URX_PCE_MASK_W","Field `cr_urx_pce_mask` writer - "],["CR_URX_RTO_MASK_R","Field `cr_urx_rto_mask` reader - "],["CR_URX_RTO_MASK_W","Field `cr_urx_rto_mask` writer - "],["CR_UTX_END_MASK_R","Field `cr_utx_end_mask` reader - "],["CR_UTX_END_MASK_W","Field `cr_utx_end_mask` writer - "],["CR_UTX_FER_MASK_R","Field `cr_utx_fer_mask` reader - "],["CR_UTX_FER_MASK_W","Field `cr_utx_fer_mask` writer - "],["CR_UTX_FIFO_MASK_R","Field `cr_utx_fifo_mask` reader - "],["CR_UTX_FIFO_MASK_W","Field `cr_utx_fifo_mask` writer - "],["R","Register `uart_int_mask` reader"],["UART_INT_MASK_SPEC","UART interrupt mask"],["W","Register `uart_int_mask` writer"]]});