<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='482' ll='485' type='iterator_range&lt;mop_iterator&gt; llvm::MachineInstr::defs()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='480'>/// Returns a range over all explicit operands that are register definitions.
  /// Implicit definition are not included!</doc>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='771' u='c' c='_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='609' u='c' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancing15scanInstructionEPN4llvm12MachineInstrEjRSt3mapIjPNS_5ChainESt4lessIjESaISt4pairIKjS6_EEERSt6vectorISt10u2982951'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp' l='674' u='c' c='_ZN12_GLOBAL__N_125AArch64A57FPLoadBalancing15scanInstructionEPN4llvm12MachineInstrEjRSt3mapIjPNS_5ChainESt4lessIjESaISt4pairIKjS6_EEERSt6vectorISt10u2982951'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='483' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='497' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='508' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening8slhLoadsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='757' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion13storeLiveOutsEPN4llvm17MachineBasicBlockEPKNS1_19MachineRegisterInfoEPKNS1_18TargetRegisterInfoERNS_12PHILinearizeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp' l='799' u='c' c='_ZN12_GLOBAL__N_116LinearizedRegion16storeMBBLiveOutsEPN4llvm17MachineBasicBlockEPKNS1_19MachineRegisterInfoEPKNS1_18TargetRegisterInfoERNS_12PHILinearizeEPNS_9RegionMRTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='465' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='734' u='c' c='_ZN4llvm19GCNHazardRecognizer16checkVALUHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='904' u='c' c='_ZN4llvm19GCNHazardRecognizer27fixVMEMtoScalarWriteHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='369' u='c' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='325' u='c' c='_ZL16findSingleRegDefPKN4llvm14MachineOperandEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='210' u='c' c='_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='383' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode16scanInstructionsERN4llvm15MachineFunctionERSt6vectorINS_8WorkItemESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXProxyRegErasure.cpp' l='97' u='c' c='_ZN12_GLOBAL__N_120NVPTXProxyRegErasure30replaceMachineInstructionUsageERN4llvm15MachineFunctionERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp' l='538' u='c' c='_ZNK12_GLOBAL__N_119PPCBranchCoalescing8canMergeERNS0_23CoalescingCandidateInfoES2_'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='321' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass21collectCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12MachineInstrELj2EEELj2EEEb'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='537' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass32checkForProfitableCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12Ma287040'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='592' u='c' c='_ZN12_GLOBAL__N_121X86DomainReassignment12buildClosureERNS_7ClosureEj'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1678' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1761' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass36tracePredStateThroughBlocksAndHardenERN4llvm15MachineFunctionE'/>
