/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_4z);
  assign celloutsig_0_6z = ~celloutsig_0_5z;
  assign celloutsig_1_3z = ~celloutsig_1_0z[2];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[1] | celloutsig_0_3z) & (celloutsig_0_2z | in_data[22]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z | celloutsig_0_9z) & (celloutsig_0_8z[4] | celloutsig_0_5z));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_2z) & (celloutsig_1_3z | in_data[112]));
  assign celloutsig_1_13z = ~((celloutsig_1_7z | celloutsig_1_2z) & (celloutsig_1_6z | celloutsig_1_10z));
  assign celloutsig_1_19z = celloutsig_1_6z | celloutsig_1_12z;
  assign celloutsig_0_0z = in_data[72] ^ in_data[63];
  assign celloutsig_1_18z = ~(celloutsig_1_7z ^ celloutsig_1_13z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z ^ celloutsig_1_2z);
  assign celloutsig_0_9z = { in_data[24:20], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } === { celloutsig_0_8z[7:5], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_5z = ! in_data[143:141];
  assign celloutsig_1_0z = in_data[176:173] % { 1'h1, in_data[108:106] };
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z } * { in_data[37:35], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[5:4], celloutsig_0_0z } * { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = in_data[29:27] !== { in_data[37], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[190:185] !== { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[133:127], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z } !== { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[157:156], celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z } !== { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_0_3z = in_data[77:75] !== in_data[47:45];
  assign celloutsig_0_2z = ^ in_data[36:29];
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[177]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_3z) | celloutsig_1_5z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[0] & celloutsig_1_5z) | celloutsig_1_1z);
  assign celloutsig_1_10z = ~((celloutsig_1_4z & celloutsig_1_2z) | celloutsig_1_0z[1]);
  always_latch
    if (clkin_data[0]) celloutsig_0_11z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { in_data[88:87], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_10z };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
