// Library - stdcell_rv32Lib, Cell - reg2w32, View - schematic
// LAST TIME SAVED: Mar 14 21:46:09 2024
// NETLIST TIME: Mar 14 21:46:14 2024
`timescale 1ns / 1ns 

module reg2w32 ( Q1, Q1b, Q2, Q2b, CLK, D, RE1, RE2, WE );

output  Q1, Q1b, Q2, Q2b;

input  CLK, D;

input [31:0]  RE2;
input [31:0]  RE1;
input [31:0]  WE;


specify 
    specparam CDS_LIBNAME  = "stdcell_rv32Lib";
    specparam CDS_CELLNAME = "reg2w32";
    specparam CDS_VIEWNAME = "schematic";
endspecify

