TimeQuest Timing Analyzer report for PartA
Wed May 01 16:47:59 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'lab9final:inst1|controller:inst2|state.E'
 12. Slow Model Setup: 'Clock'
 13. Slow Model Setup: 'PIPO:inst25|74175:inst|13'
 14. Slow Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|26'
 15. Slow Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|25'
 16. Slow Model Setup: 'lab9final:inst1|controller:inst2|state.F'
 17. Slow Model Hold: 'PIPO:inst25|74175:inst|13'
 18. Slow Model Hold: 'Clock'
 19. Slow Model Hold: 'lab9final:inst1|controller:inst2|state.E'
 20. Slow Model Hold: 'lab9final:inst1|controller:inst2|state.F'
 21. Slow Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|26'
 22. Slow Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|25'
 23. Slow Model Recovery: 'lab9final:inst1|controller:inst2|state.E'
 24. Slow Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|26'
 25. Slow Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|25'
 26. Slow Model Recovery: 'lab9final:inst1|controller:inst2|state.F'
 27. Slow Model Removal: 'lab9final:inst1|controller:inst2|state.F'
 28. Slow Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|26'
 29. Slow Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|25'
 30. Slow Model Removal: 'lab9final:inst1|controller:inst2|state.E'
 31. Slow Model Minimum Pulse Width: 'Clock'
 32. Slow Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.E'
 33. Slow Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.F'
 34. Slow Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|26'
 35. Slow Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|25'
 36. Slow Model Minimum Pulse Width: 'PIPO:inst25|74175:inst|13'
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Fast Model Setup Summary
 40. Fast Model Hold Summary
 41. Fast Model Recovery Summary
 42. Fast Model Removal Summary
 43. Fast Model Minimum Pulse Width Summary
 44. Fast Model Setup: 'lab9final:inst1|controller:inst2|state.E'
 45. Fast Model Setup: 'Clock'
 46. Fast Model Setup: 'PIPO:inst25|74175:inst|13'
 47. Fast Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|26'
 48. Fast Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|25'
 49. Fast Model Setup: 'lab9final:inst1|controller:inst2|state.F'
 50. Fast Model Hold: 'PIPO:inst25|74175:inst|13'
 51. Fast Model Hold: 'Clock'
 52. Fast Model Hold: 'lab9final:inst1|controller:inst2|state.E'
 53. Fast Model Hold: 'lab9final:inst1|controller:inst2|state.F'
 54. Fast Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|26'
 55. Fast Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|25'
 56. Fast Model Recovery: 'lab9final:inst1|controller:inst2|state.E'
 57. Fast Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|26'
 58. Fast Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|25'
 59. Fast Model Recovery: 'lab9final:inst1|controller:inst2|state.F'
 60. Fast Model Removal: 'lab9final:inst1|controller:inst2|state.F'
 61. Fast Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|26'
 62. Fast Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|25'
 63. Fast Model Removal: 'lab9final:inst1|controller:inst2|state.E'
 64. Fast Model Minimum Pulse Width: 'Clock'
 65. Fast Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.E'
 66. Fast Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.F'
 67. Fast Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|26'
 68. Fast Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|25'
 69. Fast Model Minimum Pulse Width: 'PIPO:inst25|74175:inst|13'
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Multicorner Timing Analysis Summary
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; PartA                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Clock Name                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                      ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+
; Accumulator:inst15|BC:inst|74193:inst|25 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Accumulator:inst15|BC:inst|74193:inst|25 } ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Accumulator:inst15|BC:inst|74193:inst|26 } ;
; Clock                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                    ;
; lab9final:inst1|controller:inst2|state.E ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab9final:inst1|controller:inst2|state.E } ;
; lab9final:inst1|controller:inst2|state.F ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab9final:inst1|controller:inst2|state.F } ;
; PIPO:inst25|74175:inst|13                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PIPO:inst25|74175:inst|13 }                ;
+------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                         ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note                                                  ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
; 185.29 MHz ; 185.29 MHz      ; Clock                                    ;                                                       ;
; 655.31 MHz ; 450.05 MHz      ; lab9final:inst1|controller:inst2|state.E ; limit due to low minimum pulse width violation (tcl)  ;
; 1443.0 MHz ; 450.05 MHz      ; Accumulator:inst15|BC:inst|74193:inst|25 ; limit due to low minimum pulse width violation (tcl)  ;
; 1443.0 MHz ; 450.05 MHz      ; Accumulator:inst15|BC:inst|74193:inst|26 ; limit due to low minimum pulse width violation (tcl)  ;
; 1443.0 MHz ; 450.05 MHz      ; lab9final:inst1|controller:inst2|state.F ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; lab9final:inst1|controller:inst2|state.E ; -7.571 ; -56.642       ;
; Clock                                    ; -4.397 ; -56.385       ;
; PIPO:inst25|74175:inst|13                ; -1.592 ; -4.247        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.592 ; -0.592        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.532 ; -0.934        ;
; lab9final:inst1|controller:inst2|state.F ; -0.390 ; -0.390        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; PIPO:inst25|74175:inst|13                ; -4.601 ; -4.601        ;
; Clock                                    ; -4.400 ; -30.410       ;
; lab9final:inst1|controller:inst2|state.E ; -3.396 ; -3.396        ;
; lab9final:inst1|controller:inst2|state.F ; -2.014 ; -3.337        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; -1.631 ; -1.631        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.385  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Recovery Summary                                       ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; lab9final:inst1|controller:inst2|state.E ; -7.859 ; -26.669       ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; -3.932 ; -9.760        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; -3.775 ; -6.174        ;
; lab9final:inst1|controller:inst2|state.F ; -3.255 ; -10.930       ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Removal Summary                                       ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; lab9final:inst1|controller:inst2|state.F ; 2.442 ; 0.000         ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; 2.745 ; 0.000         ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.151 ; 0.000         ;
; lab9final:inst1|controller:inst2|state.E ; 5.230 ; 0.000         ;
+------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; Clock                                    ; -2.064 ; -143.341      ;
; lab9final:inst1|controller:inst2|state.E ; -0.611 ; -9.776        ;
; lab9final:inst1|controller:inst2|state.F ; -0.611 ; -4.888        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.611 ; -3.666        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.611 ; -2.444        ;
; PIPO:inst25|74175:inst|13                ; 0.500  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -7.571 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -5.028     ; 3.081      ;
; -6.326 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -3.754     ; 3.110      ;
; -6.269 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7] ; PIPO:inst25|74175:inst|13                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -5.752     ; 1.555      ;
; -6.244 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6] ; PIPO:inst25|74175:inst|14                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -5.752     ; 1.530      ;
; -6.237 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4] ; PIPO:inst25|74175:inst|16                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -5.752     ; 1.523      ;
; -5.964 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5] ; PIPO:inst25|74175:inst|15                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -5.752     ; 1.250      ;
; -5.547 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -3.142     ; 2.943      ;
; -5.417 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.907     ; 3.048      ;
; -5.332 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.791     ; 3.079      ;
; -5.185 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.791     ; 2.932      ;
; -5.038 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.179     ; 3.397      ;
; -4.727 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.179     ; 3.086      ;
; -4.599 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.986     ; 3.151      ;
; -4.451 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.944     ; 3.045      ;
; -4.107 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.944     ; 2.701      ;
; -4.044 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.986     ; 2.596      ;
; -2.297 ; lab9final:inst1|controller:inst2|state.A                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.086     ; 1.920      ;
; -2.024 ; lab9final:inst1|controller:inst2|state.G                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.086     ; 1.647      ;
; -1.878 ; lab9final:inst1|controller:inst2|state.C                                                 ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.402     ; 0.974      ;
; -1.662 ; lab9final:inst1|controller:inst2|state.H                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.086     ; 1.285      ;
; -1.494 ; lab9final:inst1|controller:inst2|state.B                                                 ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.296     ; 0.820      ;
; -1.398 ; lab9final:inst1|controller:inst2|state.D                                                 ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.402     ; 0.984      ;
; -0.526 ; BC:inst14|74193:inst|23~_emulated                                                        ; BC:inst14|74193:inst|23~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 1.564      ;
; -0.518 ; BC:inst14|74193:inst|25~_emulated                                                        ; BC:inst14|74193:inst|25~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 1.556      ;
; -0.372 ; BC:inst14|74193:inst|26~_emulated                                                        ; BC:inst14|74193:inst|26~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 1.410      ;
; -0.339 ; BC:inst14|74193:inst|24~_emulated                                                        ; BC:inst14|74193:inst|24~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 1.377      ;
; 2.605  ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; 4.218      ; 1.099      ;
; 3.105  ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 4.218      ; 1.099      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -4.397 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; -2.056     ; 3.301      ;
; -2.653 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 0.023      ; 3.636      ;
; -2.620 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 0.023      ; 3.603      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.564 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.023     ; 3.501      ;
; -2.545 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 0.023      ; 3.528      ;
; -2.307 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 0.023      ; 3.290      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.036 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 3.982      ;
; -1.725 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 3.671      ;
; -1.626 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 3.572      ;
; -1.479 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 3.425      ;
; -1.425 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 3.371      ;
; -1.341 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 3.287      ;
; -0.997 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 2.943      ;
; -0.994 ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -0.803     ; 0.729      ;
; -0.886 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 2.102      ; 3.948      ;
; -0.870 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 0.986      ; 2.816      ;
; -0.819 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 2.102      ; 3.881      ;
; -0.677 ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -1.119     ; 0.096      ;
; -0.539 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 2.102      ; 3.601      ;
; -0.467 ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -0.909     ; 0.096      ;
; -0.361 ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -0.803     ; 0.096      ;
; -0.310 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 4.335      ;
; 0.001  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 4.024      ;
; 0.108  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 3.917      ;
; 0.255  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 3.770      ;
; 0.319  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 3.706      ;
; 0.427  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 3.598      ;
; 0.711  ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; 0.402      ; 0.729      ;
; 0.771  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 3.254      ;
; 0.874  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 3.065      ; 3.151      ;
; 1.028  ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; 0.086      ; 0.096      ;
; 1.238  ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; 0.296      ; 0.096      ;
; 1.344  ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; 0.402      ; 0.096      ;
; 1.484  ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 3.165      ; 2.141      ;
; 1.648  ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 2.972      ; 1.784      ;
; 1.771  ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 2.930      ; 1.619      ;
; 2.334  ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 3.777      ; 1.903      ;
; 2.388  ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.500        ; 3.333      ; 1.405      ;
; 2.448  ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.500        ; 3.393      ; 1.405      ;
; 2.549  ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 1.000        ; 2.994      ; 1.405      ;
; 2.680  ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.500        ; 3.625      ; 1.405      ;
; 3.086  ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.500        ; 4.031      ; 1.405      ;
; 3.210  ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 5.244      ; 2.494      ;
; 3.377  ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 1.000        ; 3.822      ; 1.405      ;
; 3.392  ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 5.051      ; 2.119      ;
; 3.539  ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 5.009      ; 1.930      ;
; 4.068  ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 5.856      ; 2.248      ;
; 4.594  ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.500        ; 5.289      ; 1.432      ;
; 4.610  ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.500        ; 5.289      ; 1.416      ;
; 5.094  ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 1.000        ; 5.289      ; 1.432      ;
; 5.110  ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 1.000        ; 5.289      ; 1.416      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PIPO:inst25|74175:inst|13'                                                                                                                                                                        ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                          ; Launch Clock                             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; -1.592 ; lab9final:inst1|controller:inst2|state.A ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 1.119      ; 1.920      ;
; -1.319 ; lab9final:inst1|controller:inst2|state.G ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 1.119      ; 1.647      ;
; -1.173 ; lab9final:inst1|controller:inst2|state.C ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.803      ; 0.974      ;
; -0.957 ; lab9final:inst1|controller:inst2|state.H ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 1.119      ; 1.285      ;
; -0.789 ; lab9final:inst1|controller:inst2|state.B ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.909      ; 0.820      ;
; -0.693 ; lab9final:inst1|controller:inst2|state.D ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.803      ; 0.984      ;
; 3.810  ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; 0.500        ; 5.423      ; 1.099      ;
; 4.310  ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; 1.000        ; 5.423      ; 1.099      ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                                                ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.592 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -0.399     ; 0.731      ;
; 0.004  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; 0.197      ; 0.731      ;
; 0.247  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; -0.060     ; 0.731      ;
; 0.307  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 0.000      ; 0.731      ;
; 0.713  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 0.406      ; 0.731      ;
; 1.883  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; 1.799      ; 0.731      ;
; 2.383  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 1.799      ; 0.731      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                                                ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.532 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -0.339     ; 0.731      ;
; -0.402 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -0.209     ; 0.731      ;
; -0.099 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; -0.406     ; 0.731      ;
; 0.307  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; 0.000      ; 0.731      ;
; 0.367  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; 0.060      ; 0.731      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                                                ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.390 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; -0.197     ; 0.731      ;
; 0.016  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.209      ; 0.731      ;
; 0.146  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.339      ; 0.731      ;
; 0.206  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.399      ; 0.731      ;
; 0.307  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 0.000      ; 0.731      ;
; 1.575  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 1.491      ; 0.731      ;
; 2.075  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 1.491      ; 0.731      ;
; 2.266  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 2.182      ; 0.731      ;
; 2.766  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 2.182      ; 0.731      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PIPO:inst25|74175:inst|13'                                                                                                                                                                         ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                          ; Launch Clock                             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; -4.601 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; 0.000        ; 5.423      ; 1.099      ;
; -4.101 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; -0.500       ; 5.423      ; 1.099      ;
; 0.411  ; lab9final:inst1|controller:inst2|state.B ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.909      ; 0.820      ;
; 0.666  ; lab9final:inst1|controller:inst2|state.H ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 1.119      ; 1.285      ;
; 0.671  ; lab9final:inst1|controller:inst2|state.C ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.803      ; 0.974      ;
; 0.681  ; lab9final:inst1|controller:inst2|state.D ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.803      ; 0.984      ;
; 1.028  ; lab9final:inst1|controller:inst2|state.G ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 1.119      ; 1.647      ;
; 1.301  ; lab9final:inst1|controller:inst2|state.A ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 1.119      ; 1.920      ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -4.400 ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.000        ; 5.289      ; 1.416      ;
; -4.384 ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.000        ; 5.289      ; 1.432      ;
; -3.900 ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; -0.500       ; 5.289      ; 1.416      ;
; -3.884 ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; -0.500       ; 5.289      ; 1.432      ;
; -3.358 ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 5.856      ; 2.248      ;
; -2.829 ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 5.009      ; 1.930      ;
; -2.682 ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 5.051      ; 2.119      ;
; -2.667 ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 0.000        ; 3.822      ; 1.405      ;
; -2.500 ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 5.244      ; 2.494      ;
; -2.376 ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; -0.500       ; 4.031      ; 1.405      ;
; -1.970 ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; -0.500       ; 3.625      ; 1.405      ;
; -1.839 ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 0.000        ; 2.994      ; 1.405      ;
; -1.738 ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; -0.500       ; 3.393      ; 1.405      ;
; -1.678 ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; -0.500       ; 3.333      ; 1.405      ;
; -1.624 ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 3.777      ; 1.903      ;
; -1.061 ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 2.930      ; 1.619      ;
; -0.938 ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 2.972      ; 1.784      ;
; -0.774 ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 3.165      ; 2.141      ;
; -0.592 ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; 0.402      ; 0.096      ;
; -0.486 ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; 0.296      ; 0.096      ;
; -0.276 ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; 0.086      ; 0.096      ;
; -0.164 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 3.151      ;
; -0.130 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 3.185      ;
; -0.061 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 3.254      ;
; 0.041  ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; 0.402      ; 0.729      ;
; 0.083  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 3.398      ;
; 0.303  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 3.618      ;
; 0.355  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 3.670      ;
; 0.455  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 3.770      ;
; 0.709  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 3.065      ; 4.024      ;
; 0.890  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 2.102      ; 3.242      ;
; 1.113  ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -0.803     ; 0.096      ;
; 1.219  ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -0.909     ; 0.096      ;
; 1.318  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 2.102      ; 3.670      ;
; 1.429  ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -1.119     ; 0.096      ;
; 1.580  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 2.816      ;
; 1.585  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 2.102      ; 3.937      ;
; 1.638  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 2.874      ;
; 1.707  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 2.943      ;
; 1.746  ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -0.803     ; 0.729      ;
; 1.827  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 3.063      ;
; 2.029  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 3.265      ;
; 2.089  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 3.325      ;
; 2.189  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 3.425      ;
; 2.435  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 0.986      ; 3.671      ;
; 2.658  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 0.023      ; 2.931      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 3.024  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 0.023      ; 3.297      ;
; 3.044  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 0.023      ; 3.317      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.274  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.023     ; 3.501      ;
; 3.319  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 0.023      ; 3.592      ;
; 4.768  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; -2.056     ; 2.962      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.396 ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 4.218      ; 1.099      ;
; -2.896 ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; 4.218      ; 1.099      ;
; 1.091  ; BC:inst14|74193:inst|24~_emulated                                                        ; BC:inst14|74193:inst|24~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 1.377      ;
; 1.116  ; lab9final:inst1|controller:inst2|state.B                                                 ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.296     ; 0.820      ;
; 1.124  ; BC:inst14|74193:inst|26~_emulated                                                        ; BC:inst14|74193:inst|26~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 1.410      ;
; 1.270  ; BC:inst14|74193:inst|25~_emulated                                                        ; BC:inst14|74193:inst|25~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 1.556      ;
; 1.278  ; BC:inst14|74193:inst|23~_emulated                                                        ; BC:inst14|74193:inst|23~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 1.564      ;
; 1.371  ; lab9final:inst1|controller:inst2|state.H                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.086     ; 1.285      ;
; 1.376  ; lab9final:inst1|controller:inst2|state.C                                                 ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.402     ; 0.974      ;
; 1.386  ; lab9final:inst1|controller:inst2|state.D                                                 ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.402     ; 0.984      ;
; 1.733  ; lab9final:inst1|controller:inst2|state.G                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.086     ; 1.647      ;
; 2.006  ; lab9final:inst1|controller:inst2|state.A                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.086     ; 1.920      ;
; 4.790  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.944     ; 2.632      ;
; 4.796  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.986     ; 2.596      ;
; 4.859  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.944     ; 2.701      ;
; 5.043  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.986     ; 2.843      ;
; 5.073  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.179     ; 2.680      ;
; 5.479  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.179     ; 3.086      ;
; 5.810  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.907     ; 2.689      ;
; 5.837  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.791     ; 2.832      ;
; 5.937  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.791     ; 2.932      ;
; 6.088  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -3.142     ; 2.732      ;
; 6.716  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5] ; PIPO:inst25|74175:inst|15                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -5.752     ; 1.250      ;
; 6.989  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4] ; PIPO:inst25|74175:inst|16                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -5.752     ; 1.523      ;
; 6.996  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6] ; PIPO:inst25|74175:inst|14                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -5.752     ; 1.530      ;
; 7.021  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7] ; PIPO:inst25|74175:inst|13                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -5.752     ; 1.555      ;
; 7.067  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -3.754     ; 3.099      ;
; 7.984  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -5.028     ; 2.742      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -2.014 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 2.182      ; 0.731      ;
; -1.514 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 2.182      ; 0.731      ;
; -1.323 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 1.491      ; 0.731      ;
; -0.823 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 1.491      ; 0.731      ;
; 0.445  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 0.000      ; 0.731      ;
; 0.546  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.399      ; 0.731      ;
; 0.606  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.339      ; 0.731      ;
; 0.736  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.209      ; 0.731      ;
; 1.142  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; -0.197     ; 0.731      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.631 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 1.799      ; 0.731      ;
; -1.131 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; 1.799      ; 0.731      ;
; 0.039  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 0.406      ; 0.731      ;
; 0.445  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 0.000      ; 0.731      ;
; 0.505  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; -0.060     ; 0.731      ;
; 0.748  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; 0.197      ; 0.731      ;
; 1.344  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -0.399     ; 0.731      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                                                ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.385 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; 0.060      ; 0.731      ;
; 0.445 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; 0.000      ; 0.731      ;
; 0.851 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; -0.406     ; 0.731      ;
; 1.154 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -0.209     ; 0.731      ;
; 1.284 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -0.339     ; 0.731      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                           ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -7.859 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -5.028     ; 3.369      ;
; -6.852 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -3.754     ; 3.636      ;
; -6.119 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -3.142     ; 3.515      ;
; -5.858 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.791     ; 3.605      ;
; -5.839 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.907     ; 3.470      ;
; -5.614 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.791     ; 3.361      ;
; -5.610 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.179     ; 3.969      ;
; -5.299 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.179     ; 3.658      ;
; -4.887 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.986     ; 3.439      ;
; -4.822 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.944     ; 3.416      ;
; -4.573 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.986     ; 3.125      ;
; -4.478 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.944     ; 3.072      ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -3.932 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -2.505     ; 1.965      ;
; -3.835 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -2.408     ; 1.965      ;
; -1.993 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -0.561     ; 1.970      ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -3.775 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -2.348     ; 1.965      ;
; -2.399 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -0.967     ; 1.970      ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -3.255 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -2.813     ; 1.480      ;
; -3.049 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -2.122     ; 1.965      ;
; -2.936 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -2.009     ; 1.965      ;
; -1.690 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -0.758     ; 1.970      ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.442 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -0.758     ; 1.970      ;
; 3.688 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -2.009     ; 1.965      ;
; 3.801 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -2.122     ; 1.965      ;
; 4.007 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -2.813     ; 1.480      ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.745 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -0.561     ; 1.970      ;
; 4.587 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -2.408     ; 1.965      ;
; 4.684 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -2.505     ; 1.965      ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 3.151 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -0.967     ; 1.970      ;
; 4.527 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -2.348     ; 1.965      ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                           ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 5.230 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.944     ; 3.072      ;
; 5.325 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.986     ; 3.125      ;
; 5.571 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.944     ; 3.413      ;
; 5.572 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.986     ; 3.372      ;
; 5.812 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.179     ; 3.419      ;
; 6.051 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.179     ; 3.658      ;
; 6.266 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.791     ; 3.261      ;
; 6.366 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.791     ; 3.361      ;
; 6.540 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.907     ; 3.419      ;
; 6.827 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -3.142     ; 3.471      ;
; 7.496 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -3.754     ; 3.528      ;
; 8.513 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -5.028     ; 3.271      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.A                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.A                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.B                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.B                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.C                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.C                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.D                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.D                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.E                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.E                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.F                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.F                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.G                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.G                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.H                                                                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.H                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.A|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.A|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.B|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.B|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.C|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.C|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.D|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.D|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.E|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.E|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.F|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.F|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.G|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.G|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.H|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.H|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|combout                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.E'                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|23~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|23~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|24~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|24~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|25~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|25~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|26~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|26~_emulated                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|13                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|13                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|14                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|14                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|15                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|15                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|16                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|16                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|21|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|21|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|21|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|21|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|23~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|23~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|24~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|24~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|25~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|25~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|26~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|26~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|51|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|51|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|51|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|51|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|5|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|5|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|5|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|5|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|Selector7~0|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|Selector7~0|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|13|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|13|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|14|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|14|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|15|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|15|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|16|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|16|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.F'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|26|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|26|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|21|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|21|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|26|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|26|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|51|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|51|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|5|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|5|datac                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|25|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|25|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|51|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|51|datad                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PIPO:inst25|74175:inst|13'                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst25|inst|13|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst25|inst|13|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
+-------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;        ; 7.035  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.068  ; 7.068  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 6.718  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 6.804  ; 6.804  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;        ; 7.172  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.080  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.079  ; 7.079  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.624  ; 9.624  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.674  ; 9.674  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.299  ; 9.299  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.403  ; 9.403  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.776  ; 9.776  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.605  ; 9.605  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.688  ; 9.688  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ;        ; 6.879  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 6.972  ; 6.972  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.345  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.249  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.239  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.030 ; 10.030 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.080 ; 10.080 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 9.705  ; 9.705  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 9.809  ; 9.809  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.182 ; 10.182 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.011 ; 10.011 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.094 ; 10.094 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; C0        ; Clock                                    ; 11.548 ; 11.548 ; Rise       ; Clock                                    ;
; C1        ; Clock                                    ; 11.918 ; 11.918 ; Rise       ; Clock                                    ;
; C3        ; Clock                                    ; 10.725 ; 10.725 ; Rise       ; Clock                                    ;
; C4        ; Clock                                    ; 12.960 ; 12.960 ; Rise       ; Clock                                    ;
; C8        ; Clock                                    ; 11.188 ; 11.188 ; Rise       ; Clock                                    ;
; a1out     ; Clock                                    ; 16.315 ; 16.315 ; Rise       ; Clock                                    ;
; a2out     ; Clock                                    ; 16.600 ; 16.600 ; Rise       ; Clock                                    ;
; a3out     ; Clock                                    ; 16.604 ; 16.604 ; Rise       ; Clock                                    ;
; a4out     ; Clock                                    ; 15.632 ; 15.632 ; Rise       ; Clock                                    ;
; a5out     ; Clock                                    ; 15.399 ; 15.399 ; Rise       ; Clock                                    ;
; a6out     ; Clock                                    ; 16.316 ; 16.316 ; Rise       ; Clock                                    ;
; a7out     ; Clock                                    ; 16.736 ; 16.736 ; Rise       ; Clock                                    ;
; c1out     ; Clock                                    ; 14.060 ; 14.060 ; Rise       ; Clock                                    ;
; c2out     ; Clock                                    ; 13.982 ; 13.982 ; Rise       ; Clock                                    ;
; c3out     ; Clock                                    ; 14.103 ; 14.103 ; Rise       ; Clock                                    ;
; c4out     ; Clock                                    ; 13.749 ; 13.749 ; Rise       ; Clock                                    ;
; c5out     ; Clock                                    ; 14.109 ; 14.109 ; Rise       ; Clock                                    ;
; c6out     ; Clock                                    ; 14.104 ; 14.104 ; Rise       ; Clock                                    ;
; c7out     ; Clock                                    ; 14.411 ; 14.411 ; Rise       ; Clock                                    ;
; d1out     ; Clock                                    ; 13.703 ; 13.703 ; Rise       ; Clock                                    ;
; d2out     ; Clock                                    ; 13.324 ; 13.324 ; Rise       ; Clock                                    ;
; d3out     ; Clock                                    ; 13.321 ; 13.321 ; Rise       ; Clock                                    ;
; d4out     ; Clock                                    ; 13.337 ; 13.337 ; Rise       ; Clock                                    ;
; d5out     ; Clock                                    ; 13.345 ; 13.345 ; Rise       ; Clock                                    ;
; d6out     ; Clock                                    ; 13.707 ; 13.707 ; Rise       ; Clock                                    ;
; d7out     ; Clock                                    ; 13.590 ; 13.590 ; Rise       ; Clock                                    ;
; C2        ; lab9final:inst1|controller:inst2|state.E ; 7.215  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ; 7.215  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C2        ; lab9final:inst1|controller:inst2|state.E ;        ; 7.215  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ;        ; 7.215  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a1out     ; lab9final:inst1|controller:inst2|state.E ; 10.378 ; 10.378 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a2out     ; lab9final:inst1|controller:inst2|state.E ; 10.566 ; 10.566 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a3out     ; lab9final:inst1|controller:inst2|state.E ; 10.572 ; 10.572 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a4out     ; lab9final:inst1|controller:inst2|state.E ; 10.497 ; 10.497 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a5out     ; lab9final:inst1|controller:inst2|state.E ; 10.266 ; 10.266 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a6out     ; lab9final:inst1|controller:inst2|state.E ; 10.380 ; 10.380 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a7out     ; lab9final:inst1|controller:inst2|state.E ; 10.698 ; 10.698 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C9        ; lab9final:inst1|controller:inst2|state.F ; 7.749  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b1out     ; lab9final:inst1|controller:inst2|state.F ; 9.833  ; 9.833  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b2out     ; lab9final:inst1|controller:inst2|state.F ; 9.883  ; 9.883  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b3out     ; lab9final:inst1|controller:inst2|state.F ; 9.508  ; 9.508  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b4out     ; lab9final:inst1|controller:inst2|state.F ; 9.612  ; 9.612  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b5out     ; lab9final:inst1|controller:inst2|state.F ; 9.985  ; 9.985  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b6out     ; lab9final:inst1|controller:inst2|state.F ; 9.814  ; 9.814  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b7out     ; lab9final:inst1|controller:inst2|state.F ; 9.897  ; 9.897  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; C9        ; lab9final:inst1|controller:inst2|state.F ;        ; 7.749  ; Fall       ; lab9final:inst1|controller:inst2|state.F ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;        ; 7.035  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.068  ; 7.068  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 6.718  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 6.804  ; 6.804  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;        ; 7.172  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.080  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.079  ; 7.079  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.035  ; 7.631  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.068  ; 7.068  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.249  ; 6.718  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 6.804  ; 6.804  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.172  ; 7.712  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.617  ; 7.080  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.079  ; 7.079  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ;        ; 6.879  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 6.972  ; 6.972  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.345  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.249  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.239  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 6.879  ; 7.189  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 6.972  ; 6.972  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.652  ; 7.345  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.557  ; 7.249  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.548  ; 7.239  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; C0        ; Clock                                    ; 11.548 ; 11.548 ; Rise       ; Clock                                    ;
; C1        ; Clock                                    ; 11.918 ; 11.918 ; Rise       ; Clock                                    ;
; C3        ; Clock                                    ; 10.725 ; 10.725 ; Rise       ; Clock                                    ;
; C4        ; Clock                                    ; 12.815 ; 12.815 ; Rise       ; Clock                                    ;
; C8        ; Clock                                    ; 11.188 ; 11.188 ; Rise       ; Clock                                    ;
; a1out     ; Clock                                    ; 12.542 ; 12.542 ; Rise       ; Clock                                    ;
; a2out     ; Clock                                    ; 12.740 ; 12.740 ; Rise       ; Clock                                    ;
; a3out     ; Clock                                    ; 12.746 ; 12.746 ; Rise       ; Clock                                    ;
; a4out     ; Clock                                    ; 12.105 ; 12.105 ; Rise       ; Clock                                    ;
; a5out     ; Clock                                    ; 11.872 ; 11.872 ; Rise       ; Clock                                    ;
; a6out     ; Clock                                    ; 12.512 ; 12.512 ; Rise       ; Clock                                    ;
; a7out     ; Clock                                    ; 12.878 ; 12.878 ; Rise       ; Clock                                    ;
; c1out     ; Clock                                    ; 13.271 ; 13.271 ; Rise       ; Clock                                    ;
; c2out     ; Clock                                    ; 13.460 ; 13.460 ; Rise       ; Clock                                    ;
; c3out     ; Clock                                    ; 13.585 ; 13.585 ; Rise       ; Clock                                    ;
; c4out     ; Clock                                    ; 13.261 ; 13.261 ; Rise       ; Clock                                    ;
; c5out     ; Clock                                    ; 13.618 ; 13.618 ; Rise       ; Clock                                    ;
; c6out     ; Clock                                    ; 13.539 ; 13.539 ; Rise       ; Clock                                    ;
; c7out     ; Clock                                    ; 13.913 ; 13.913 ; Rise       ; Clock                                    ;
; d1out     ; Clock                                    ; 11.608 ; 11.608 ; Rise       ; Clock                                    ;
; d2out     ; Clock                                    ; 11.235 ; 11.235 ; Rise       ; Clock                                    ;
; d3out     ; Clock                                    ; 11.238 ; 11.238 ; Rise       ; Clock                                    ;
; d4out     ; Clock                                    ; 11.243 ; 11.243 ; Rise       ; Clock                                    ;
; d5out     ; Clock                                    ; 11.256 ; 11.256 ; Rise       ; Clock                                    ;
; d6out     ; Clock                                    ; 11.623 ; 11.623 ; Rise       ; Clock                                    ;
; d7out     ; Clock                                    ; 11.492 ; 11.492 ; Rise       ; Clock                                    ;
; C2        ; lab9final:inst1|controller:inst2|state.E ; 7.215  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ; 7.215  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C2        ; lab9final:inst1|controller:inst2|state.E ;        ; 7.215  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ;        ; 7.215  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a1out     ; lab9final:inst1|controller:inst2|state.E ; 8.731  ; 8.731  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a2out     ; lab9final:inst1|controller:inst2|state.E ; 8.924  ; 8.924  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a3out     ; lab9final:inst1|controller:inst2|state.E ; 8.930  ; 8.930  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a4out     ; lab9final:inst1|controller:inst2|state.E ; 9.036  ; 9.036  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a5out     ; lab9final:inst1|controller:inst2|state.E ; 8.803  ; 8.803  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a6out     ; lab9final:inst1|controller:inst2|state.E ; 8.733  ; 8.733  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a7out     ; lab9final:inst1|controller:inst2|state.E ; 9.061  ; 9.061  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C9        ; lab9final:inst1|controller:inst2|state.F ; 7.749  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b1out     ; lab9final:inst1|controller:inst2|state.F ; 7.970  ; 7.970  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b2out     ; lab9final:inst1|controller:inst2|state.F ; 7.966  ; 7.966  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b3out     ; lab9final:inst1|controller:inst2|state.F ; 7.588  ; 7.588  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b4out     ; lab9final:inst1|controller:inst2|state.F ; 7.678  ; 7.678  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b5out     ; lab9final:inst1|controller:inst2|state.F ; 8.051  ; 8.051  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b6out     ; lab9final:inst1|controller:inst2|state.F ; 7.956  ; 7.956  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b7out     ; lab9final:inst1|controller:inst2|state.F ; 7.947  ; 7.947  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; C9        ; lab9final:inst1|controller:inst2|state.F ;        ; 7.749  ; Fall       ; lab9final:inst1|controller:inst2|state.F ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; lab9final:inst1|controller:inst2|state.E ; -3.351 ; -20.213       ;
; Clock                                    ; -1.558 ; -22.753       ;
; PIPO:inst25|74175:inst|13                ; -0.164 ; -0.176        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.028  ; 0.000         ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.069  ; 0.000         ;
; lab9final:inst1|controller:inst2|state.F ; 0.072  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; PIPO:inst25|74175:inst|13                ; -2.217 ; -2.217        ;
; Clock                                    ; -2.098 ; -15.023       ;
; lab9final:inst1|controller:inst2|state.E ; -1.786 ; -1.786        ;
; lab9final:inst1|controller:inst2|state.F ; -0.845 ; -1.449        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.703 ; -0.703        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.174  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Recovery Summary                                       ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; lab9final:inst1|controller:inst2|state.E ; -3.609 ; -11.122       ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; -1.632 ; -4.061        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; -1.539 ; -2.518        ;
; lab9final:inst1|controller:inst2|state.F ; -1.061 ; -3.436        ;
+------------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Removal Summary                                       ;
+------------------------------------------+-------+---------------+
; Clock                                    ; Slack ; End Point TNS ;
+------------------------------------------+-------+---------------+
; lab9final:inst1|controller:inst2|state.F ; 1.322 ; 0.000         ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.729 ; 0.000         ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.859 ; 0.000         ;
; lab9final:inst1|controller:inst2|state.E ; 2.721 ; 0.000         ;
+------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; Clock                                    ; -2.000 ; -137.222      ;
; lab9final:inst1|controller:inst2|state.E ; -0.500 ; -8.000        ;
; lab9final:inst1|controller:inst2|state.F ; -0.500 ; -4.000        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500 ; -3.000        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500 ; -2.000        ;
; PIPO:inst25|74175:inst|13                ; 0.500  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -3.351 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.695     ; 1.188      ;
; -2.596 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7] ; PIPO:inst25|74175:inst|13                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -2.958     ; 0.670      ;
; -2.581 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6] ; PIPO:inst25|74175:inst|14                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -2.958     ; 0.655      ;
; -2.579 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4] ; PIPO:inst25|74175:inst|16                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -2.958     ; 0.653      ;
; -2.480 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5] ; PIPO:inst25|74175:inst|15                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -2.958     ; 0.554      ;
; -2.385 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.690     ; 1.227      ;
; -2.105 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.479     ; 1.158      ;
; -2.041 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.391     ; 1.182      ;
; -1.974 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.326     ; 1.180      ;
; -1.925 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.326     ; 1.131      ;
; -1.896 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.115     ; 1.313      ;
; -1.779 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.115     ; 1.196      ;
; -1.724 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.032     ; 1.224      ;
; -1.672 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.027     ; 1.177      ;
; -1.571 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.027     ; 1.076      ;
; -1.509 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.032     ; 1.009      ;
; -0.095 ; lab9final:inst1|controller:inst2|state.A                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.106      ; 0.735      ;
; -0.002 ; lab9final:inst1|controller:inst2|state.G                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.106      ; 0.642      ;
; 0.057  ; lab9final:inst1|controller:inst2|state.C                                                 ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.009     ; 0.412      ;
; 0.124  ; lab9final:inst1|controller:inst2|state.H                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.106      ; 0.516      ;
; 0.188  ; lab9final:inst1|controller:inst2|state.B                                                 ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.018      ; 0.354      ;
; 0.222  ; lab9final:inst1|controller:inst2|state.D                                                 ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; -0.009     ; 0.418      ;
; 0.400  ; BC:inst14|74193:inst|23~_emulated                                                        ; BC:inst14|74193:inst|23~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 0.632      ;
; 0.412  ; BC:inst14|74193:inst|25~_emulated                                                        ; BC:inst14|74193:inst|25~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 0.620      ;
; 0.459  ; BC:inst14|74193:inst|26~_emulated                                                        ; BC:inst14|74193:inst|26~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 0.573      ;
; 0.479  ; BC:inst14|74193:inst|24~_emulated                                                        ; BC:inst14|74193:inst|24~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 0.000      ; 0.553      ;
; 1.820  ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; 2.131      ; 0.486      ;
; 2.320  ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 1.000        ; 2.131      ; 0.486      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -1.558 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; -1.281     ; 1.276      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                                    ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.404 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 0.018      ; 1.421      ;
; -0.390 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 0.018      ; 1.407      ;
; -0.384 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 0.018      ; 1.401      ;
; -0.266 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 0.018      ; 1.283      ;
; -0.192 ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -0.422     ; 0.302      ;
; -0.181 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.562      ;
; -0.064 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.445      ;
; -0.047 ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -0.537     ; 0.042      ;
; 0.007  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.374      ;
; 0.041  ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -0.449     ; 0.042      ;
; 0.056  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.325      ;
; 0.068  ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; 0.500        ; -0.422     ; 0.042      ;
; 0.069  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.312      ;
; 0.103  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.278      ;
; 0.204  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.177      ;
; 0.284  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 0.382      ; 1.097      ;
; 0.739  ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; 0.009      ; 0.302      ;
; 0.765  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 1.317      ; 1.551      ;
; 0.787  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 1.317      ; 1.529      ;
; 0.884  ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; -0.106     ; 0.042      ;
; 0.911  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 1.317      ; 1.405      ;
; 0.972  ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; -0.018     ; 0.042      ;
; 0.996  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.684      ;
; 0.999  ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 1.000        ; 0.009      ; 0.042      ;
; 1.113  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.567      ;
; 1.127  ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 1.497      ; 0.869      ;
; 1.176  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.504      ;
; 1.193  ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 1.414      ; 0.720      ;
; 1.225  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.455      ;
; 1.243  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.437      ;
; 1.254  ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 1.409      ; 0.654      ;
; 1.280  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.400      ;
; 1.381  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.299      ;
; 1.440  ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 1.708      ; 0.767      ;
; 1.453  ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.500        ; 1.536      ; 0.582      ;
; 1.458  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 1.000        ; 1.681      ; 1.222      ;
; 1.494  ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.500        ; 1.577      ; 0.582      ;
; 1.857  ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 1.000        ; 1.440      ; 0.582      ;
; 2.055  ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.500        ; 2.140      ; 0.584      ;
; 2.185  ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.500        ; 2.270      ; 0.584      ;
; 2.304  ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 2.796      ; 0.991      ;
; 2.367  ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 2.713      ; 0.845      ;
; 2.431  ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 2.708      ; 0.776      ;
; 2.451  ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.500        ; 2.406      ; 0.595      ;
; 2.459  ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.500        ; 2.406      ; 0.587      ;
; 2.609  ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.500        ; 3.007      ; 0.897      ;
; 2.648  ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 1.000        ; 2.233      ; 0.584      ;
; 2.951  ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 1.000        ; 2.406      ; 0.595      ;
; 2.959  ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 1.000        ; 2.406      ; 0.587      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PIPO:inst25|74175:inst|13'                                                                                                                                                                        ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                          ; Launch Clock                             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; -0.164 ; lab9final:inst1|controller:inst2|state.A ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.537      ; 0.735      ;
; -0.071 ; lab9final:inst1|controller:inst2|state.G ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.537      ; 0.642      ;
; -0.012 ; lab9final:inst1|controller:inst2|state.C ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.422      ; 0.412      ;
; 0.055  ; lab9final:inst1|controller:inst2|state.H ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.537      ; 0.516      ;
; 0.119  ; lab9final:inst1|controller:inst2|state.B ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.449      ; 0.354      ;
; 0.153  ; lab9final:inst1|controller:inst2|state.D ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; 0.500        ; 0.422      ; 0.418      ;
; 2.251  ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; 0.500        ; 2.562      ; 0.486      ;
; 2.751  ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; 1.000        ; 2.562      ; 0.486      ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.028 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -0.137     ; 0.367      ;
; 0.258 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; 0.093      ; 0.367      ;
; 0.624 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; -0.041     ; 0.367      ;
; 0.665 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 0.000      ; 0.367      ;
; 0.795 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 0.130      ; 0.367      ;
; 1.083 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; 0.777      ; 0.367      ;
; 1.583 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 1.000        ; 0.777      ; 0.367      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.069 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -0.096     ; 0.367      ;
; 0.128 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -0.037     ; 0.367      ;
; 0.535 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; -0.130     ; 0.367      ;
; 0.665 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; 0.000      ; 0.367      ;
; 0.706 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 1.000        ; 0.041      ; 0.367      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.072 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; -0.093     ; 0.367      ;
; 0.202 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.037      ; 0.367      ;
; 0.261 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.096      ; 0.367      ;
; 0.302 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.137      ; 0.367      ;
; 0.665 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 0.000      ; 0.367      ;
; 0.984 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.678      ; 0.367      ;
; 1.225 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.500        ; 0.919      ; 0.367      ;
; 1.484 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 0.678      ; 0.367      ;
; 1.725 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; 0.919      ; 0.367      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PIPO:inst25|74175:inst|13'                                                                                                                                                                         ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                          ; Launch Clock                             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+
; -2.217 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; 0.000        ; 2.562      ; 0.486      ;
; -1.717 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13 ; -0.500       ; 2.562      ; 0.486      ;
; 0.405  ; lab9final:inst1|controller:inst2|state.B ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.449      ; 0.354      ;
; 0.479  ; lab9final:inst1|controller:inst2|state.H ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.537      ; 0.516      ;
; 0.490  ; lab9final:inst1|controller:inst2|state.C ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.422      ; 0.412      ;
; 0.496  ; lab9final:inst1|controller:inst2|state.D ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.422      ; 0.418      ;
; 0.605  ; lab9final:inst1|controller:inst2|state.G ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.537      ; 0.642      ;
; 0.698  ; lab9final:inst1|controller:inst2|state.A ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; PIPO:inst25|74175:inst|13 ; -0.500       ; 0.537      ; 0.735      ;
+--------+------------------------------------------+--------------------------------------------------+------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+
; -2.098 ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; 0.000        ; 2.406      ; 0.587      ;
; -2.090 ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; 0.000        ; 2.406      ; 0.595      ;
; -1.787 ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 0.000        ; 2.233      ; 0.584      ;
; -1.748 ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 3.007      ; 0.897      ;
; -1.598 ; Accumulator:inst15|BC:inst|74193:inst|25                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; -0.500       ; 2.406      ; 0.587      ;
; -1.590 ; Accumulator:inst15|BC:inst|74193:inst|26                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; -0.500       ; 2.406      ; 0.595      ;
; -1.570 ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 2.708      ; 0.776      ;
; -1.506 ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 2.713      ; 0.845      ;
; -1.443 ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 2.796      ; 0.991      ;
; -1.324 ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; -0.500       ; 2.270      ; 0.584      ;
; -1.194 ; Accumulator:inst15|BC:inst|74193:inst|23                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; -0.500       ; 2.140      ; 0.584      ;
; -0.996 ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; lab9final:inst1|controller:inst2|state.F ; Clock       ; 0.000        ; 1.440      ; 0.582      ;
; -0.633 ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock       ; -0.500       ; 1.577      ; 0.582      ;
; -0.597 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.222      ;
; -0.592 ; Accumulator:inst15|BC:inst|74193:inst|24                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock       ; -0.500       ; 1.536      ; 0.582      ;
; -0.579 ; BC:inst14|74193:inst|26~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 1.708      ; 0.767      ;
; -0.574 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.245      ;
; -0.520 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.299      ;
; -0.503 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.316      ;
; -0.393 ; BC:inst14|74193:inst|24~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 1.409      ; 0.654      ;
; -0.389 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.430      ;
; -0.387 ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.432      ;
; -0.364 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.455      ;
; -0.332 ; BC:inst14|74193:inst|23~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 1.414      ; 0.720      ;
; -0.266 ; BC:inst14|74193:inst|25~_emulated                                                                                 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; lab9final:inst1|controller:inst2|state.E ; Clock       ; -0.500       ; 1.497      ; 0.869      ;
; -0.252 ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 1.681      ; 1.567      ;
; -0.167 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 1.317      ; 1.288      ;
; -0.119 ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; 0.009      ; 0.042      ;
; -0.092 ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; -0.018     ; 0.042      ;
; -0.004 ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; -0.106     ; 0.042      ;
; 0.015  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 1.317      ; 1.470      ;
; 0.074  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 1.317      ; 1.529      ;
; 0.141  ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; lab9final:inst1|controller:inst2|state.E ; Clock       ; 0.000        ; 0.009      ; 0.302      ;
; 0.577  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.097      ;
; 0.603  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.123      ;
; 0.657  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.177      ;
; 0.671  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.191      ;
; 0.782  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.302      ;
; 0.788  ; lab9final:inst1|controller:inst2|state.H                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.308      ;
; 0.805  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.325      ;
; 0.812  ; lab9final:inst1|controller:inst2|nextstate.D_178                                                                  ; lab9final:inst1|controller:inst2|state.D                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -0.422     ; 0.042      ;
; 0.839  ; lab9final:inst1|controller:inst2|nextstate.C_191                                                                  ; lab9final:inst1|controller:inst2|state.C                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -0.449     ; 0.042      ;
; 0.925  ; lab9final:inst1|controller:inst2|state.A                                                                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 0.382      ; 1.445      ;
; 0.927  ; lab9final:inst1|controller:inst2|nextstate.B_204                                                                  ; lab9final:inst1|controller:inst2|state.B                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -0.537     ; 0.042      ;
; 1.010  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock                                    ; Clock       ; 0.000        ; 0.018      ; 1.166      ;
; 1.072  ; lab9final:inst1|controller:inst2|nextstate.E_165                                                                  ; lab9final:inst1|controller:inst2|state.E                                                                          ; PIPO:inst25|74175:inst|13                ; Clock       ; -0.500       ; -0.422     ; 0.302      ;
; 1.130  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; 0.018      ; 1.286      ;
; 1.192  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock                                    ; Clock       ; 0.000        ; 0.018      ; 1.348      ;
; 1.243  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock                                    ; Clock       ; 0.000        ; 0.018      ; 1.399      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; Clock                                    ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 2.304  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock                                    ; Clock       ; 0.000        ; -1.281     ; 1.161      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock                                    ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
+--------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                          ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.786 ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 2.131      ; 0.486      ;
; -1.286 ; lab9final:inst1|controller:inst2|state.F                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; 2.131      ; 0.486      ;
; 0.336  ; lab9final:inst1|controller:inst2|state.B                                                 ; lab9final:inst1|controller:inst2|nextstate.C_191 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.018      ; 0.354      ;
; 0.401  ; BC:inst14|74193:inst|24~_emulated                                                        ; BC:inst14|74193:inst|24~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 0.553      ;
; 0.410  ; lab9final:inst1|controller:inst2|state.H                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.106      ; 0.516      ;
; 0.421  ; lab9final:inst1|controller:inst2|state.C                                                 ; lab9final:inst1|controller:inst2|nextstate.D_178 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.009     ; 0.412      ;
; 0.421  ; BC:inst14|74193:inst|26~_emulated                                                        ; BC:inst14|74193:inst|26~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 0.573      ;
; 0.427  ; lab9final:inst1|controller:inst2|state.D                                                 ; lab9final:inst1|controller:inst2|nextstate.E_165 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -0.009     ; 0.418      ;
; 0.468  ; BC:inst14|74193:inst|25~_emulated                                                        ; BC:inst14|74193:inst|25~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 0.620      ;
; 0.480  ; BC:inst14|74193:inst|23~_emulated                                                        ; BC:inst14|74193:inst|23~_emulated                ; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.000      ; 0.632      ;
; 0.536  ; lab9final:inst1|controller:inst2|state.G                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.106      ; 0.642      ;
; 0.629  ; lab9final:inst1|controller:inst2|state.A                                                 ; lab9final:inst1|controller:inst2|nextstate.B_204 ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; 0.106      ; 0.735      ;
; 2.389  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.032     ; 1.009      ;
; 2.397  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.027     ; 1.022      ;
; 2.451  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.027     ; 1.076      ;
; 2.483  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.032     ; 1.103      ;
; 2.522  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.115     ; 1.059      ;
; 2.659  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.115     ; 1.196      ;
; 2.782  ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.326     ; 1.108      ;
; 2.804  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.391     ; 1.065      ;
; 2.805  ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.326     ; 1.131      ;
; 2.926  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.479     ; 1.099      ;
; 3.243  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.690     ; 1.205      ;
; 3.360  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5] ; PIPO:inst25|74175:inst|15                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -2.958     ; 0.554      ;
; 3.459  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4] ; PIPO:inst25|74175:inst|16                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -2.958     ; 0.653      ;
; 3.461  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6] ; PIPO:inst25|74175:inst|14                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -2.958     ; 0.655      ;
; 3.476  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7] ; PIPO:inst25|74175:inst|13                        ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 0.000        ; -2.958     ; 0.670      ;
; 4.116  ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated                ; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.695     ; 1.073      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.845 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 0.919      ; 0.367      ;
; -0.604 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 0.678      ; 0.367      ;
; -0.345 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.919      ; 0.367      ;
; -0.104 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.678      ; 0.367      ;
; 0.215  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; 0.000      ; 0.367      ;
; 0.578  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.137      ; 0.367      ;
; 0.619  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.096      ; 0.367      ;
; 0.678  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; 0.037      ; 0.367      ;
; 0.808  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; -0.500       ; -0.093     ; 0.367      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.703 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 0.777      ; 0.367      ;
; -0.203 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; 0.777      ; 0.367      ;
; 0.085  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 0.130      ; 0.367      ;
; 0.215  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; 0.000      ; 0.367      ;
; 0.256  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.000        ; -0.041     ; 0.367      ;
; 0.622  ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; 0.093      ; 0.367      ;
; 0.852  ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -0.137     ; 0.367      ;
+--------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                                                ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.174 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; 0.041      ; 0.367      ;
; 0.215 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; 0.000      ; 0.367      ;
; 0.345 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.000        ; -0.130     ; 0.367      ;
; 0.752 ; Accumulator:inst15|BC:inst|74193:inst|23 ; Accumulator:inst15|BC:inst|74193:inst|23 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -0.037     ; 0.367      ;
; 0.811 ; Accumulator:inst15|BC:inst|74193:inst|24 ; Accumulator:inst15|BC:inst|74193:inst|24 ; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -0.096     ; 0.367      ;
+-------+------------------------------------------+------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                           ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -3.609 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -2.695     ; 1.446      ;
; -2.718 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.690     ; 1.560      ;
; -2.450 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.479     ; 1.503      ;
; -2.345 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.391     ; 1.486      ;
; -2.307 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.326     ; 1.513      ;
; -2.240 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.115     ; 1.657      ;
; -2.215 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.326     ; 1.421      ;
; -2.123 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.115     ; 1.540      ;
; -1.982 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.032     ; 1.482      ;
; -1.954 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.027     ; 1.459      ;
; -1.853 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.027     ; 1.358      ;
; -1.841 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; 0.500        ; -1.032     ; 1.341      ;
+--------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -1.632 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -1.248     ; 0.916      ;
; -1.580 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -1.196     ; 0.916      ;
; -0.849 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0.500        ; -0.460     ; 0.921      ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -1.539 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -1.155     ; 0.916      ;
; -0.979 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0.500        ; -0.590     ; 0.921      ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                 ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; -1.061 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -1.347     ; 0.746      ;
; -0.990 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -1.106     ; 0.916      ;
; -0.943 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -1.059     ; 0.916      ;
; -0.442 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 1.000        ; -0.553     ; 0.921      ;
+--------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'lab9final:inst1|controller:inst2|state.F'                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 1.322 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -0.553     ; 0.921      ;
; 1.823 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -1.059     ; 0.916      ;
; 1.870 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -1.106     ; 0.916      ;
; 1.941 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock        ; lab9final:inst1|controller:inst2|state.F ; 0.000        ; -1.347     ; 0.746      ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 1.729 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -0.460     ; 0.921      ;
; 2.460 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -1.196     ; 0.916      ;
; 2.512 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|26 ; -0.500       ; -1.248     ; 0.916      ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 1.859 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|23 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -0.590     ; 0.921      ;
; 2.419 ; lab9final:inst1|controller:inst2|state.G ; Accumulator:inst15|BC:inst|74193:inst|24 ; Clock        ; Accumulator:inst15|BC:inst|74193:inst|25 ; -0.500       ; -1.155     ; 0.916      ;
+-------+------------------------------------------+------------------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'lab9final:inst1|controller:inst2|state.E'                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                           ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+
; 2.721 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.032     ; 1.341      ;
; 2.733 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.027     ; 1.358      ;
; 2.815 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.032     ; 1.435      ;
; 2.818 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.027     ; 1.443      ;
; 2.926 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.115     ; 1.463      ;
; 3.003 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.115     ; 1.540      ;
; 3.072 ; lab9final:inst1|controller:inst2|state.H                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.326     ; 1.398      ;
; 3.095 ; lab9final:inst1|controller:inst2|state.A                                                 ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.326     ; 1.421      ;
; 3.203 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2] ; BC:inst14|74193:inst|24~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.391     ; 1.464      ;
; 3.329 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1] ; BC:inst14|74193:inst|25~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.479     ; 1.502      ;
; 3.533 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0] ; BC:inst14|74193:inst|26~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -1.690     ; 1.495      ;
; 4.448 ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3] ; BC:inst14|74193:inst|23~_emulated ; Clock        ; lab9final:inst1|controller:inst2|state.E ; -0.500       ; -2.695     ; 1.405      ;
+-------+------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; TRISCRAMAsp19:inst|altsyncram:altsyncram_component|altsyncram_ipc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.A                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.A                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.B                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.B                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.C                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.C                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.D                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.D                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.E                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.E                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.F                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.F                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.G                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.G                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.H                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lab9final:inst1|controller:inst2|state.H                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.A|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.A|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.B|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.B|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.C|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.C|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.D|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.D|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.E|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.E|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.F|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.F|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.G|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.G|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|inst2|state.H|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|inst2|state.H|clk                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst7|combout                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.E'                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|23~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|23~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|24~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|24~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|25~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|25~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|26~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; BC:inst14|74193:inst|26~_emulated                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|13                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|13                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|14                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|14                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|15                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|15                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|16                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; PIPO:inst25|74175:inst|16                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|21|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|21|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|21|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|21|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|23~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|23~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|24~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|24~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|25~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|25~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|26~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|26~_emulated|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|51|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|51|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|51|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|51|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|5|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst14|inst|5|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|5|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst14|inst|5|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|Selector7~0|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|Selector7~0|datad                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Fall       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst1|inst2|state.E|regout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|13|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|13|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|14|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|14|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|15|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|15|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|16|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; inst25|inst|16|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.E ; Rise       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lab9final:inst1|controller:inst2|state.F'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|21|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|26|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|26|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|51|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst15|inst|inst|5|datad                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab9final:inst1|controller:inst2|state.F ; Rise       ; inst1|inst2|state.F|regout               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|26'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|21|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|21|dataa                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|25|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|26|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|26|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|51|datac                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|51|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Fall       ; inst15|inst|inst|5|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|5|datac                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|26 ; Rise       ; inst15|inst|inst|5|datac                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Accumulator:inst15|BC:inst|74193:inst|25'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|23 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|24 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|21|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|21|datab                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|23|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|24|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|25|regout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|25|regout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Fall       ; inst15|inst|inst|51|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|51|datad                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Accumulator:inst15|BC:inst|74193:inst|25 ; Rise       ; inst15|inst|inst|51|datad                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PIPO:inst25|74175:inst|13'                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                           ;
+-------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|inclk[0]          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0clkctrl|outclk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|combout                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|Selector7~0|datac                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.B_204|datab                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.C_191|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.D_178|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.E_165|datad                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst1|inst2|nextstate.H~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Rise       ; inst25|inst|13|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Rise       ; inst25|inst|13|regout                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.B_204 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.C_191 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.D_178 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PIPO:inst25|74175:inst|13 ; Fall       ; lab9final:inst1|controller:inst2|nextstate.E_165 ;
+-------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;       ; 3.100 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.100 ; 3.100 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.956 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.997 ; 2.997 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;       ; 3.152 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.101 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.128 ; 3.128 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 4.238 ; 4.238 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 4.238 ; 4.238 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 4.099 ; 4.099 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 4.127 ; 4.127 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 4.282 ; 4.282 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 4.234 ; 4.234 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 4.266 ; 4.266 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.135 ; 3.135 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.144 ; 3.144 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ;       ; 2.993 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.049 ; 3.049 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.204 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.146 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.172 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 4.368 ; 4.368 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 4.368 ; 4.368 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 4.229 ; 4.229 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 4.257 ; 4.257 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 4.412 ; 4.412 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 4.364 ; 4.364 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 4.396 ; 4.396 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; C0        ; Clock                                    ; 5.398 ; 5.398 ; Rise       ; Clock                                    ;
; C1        ; Clock                                    ; 5.537 ; 5.537 ; Rise       ; Clock                                    ;
; C3        ; Clock                                    ; 4.930 ; 4.930 ; Rise       ; Clock                                    ;
; C4        ; Clock                                    ; 5.774 ; 5.774 ; Rise       ; Clock                                    ;
; C8        ; Clock                                    ; 5.276 ; 5.276 ; Rise       ; Clock                                    ;
; a1out     ; Clock                                    ; 7.510 ; 7.510 ; Rise       ; Clock                                    ;
; a2out     ; Clock                                    ; 7.660 ; 7.660 ; Rise       ; Clock                                    ;
; a3out     ; Clock                                    ; 7.670 ; 7.670 ; Rise       ; Clock                                    ;
; a4out     ; Clock                                    ; 7.227 ; 7.227 ; Rise       ; Clock                                    ;
; a5out     ; Clock                                    ; 7.142 ; 7.142 ; Rise       ; Clock                                    ;
; a6out     ; Clock                                    ; 7.511 ; 7.511 ; Rise       ; Clock                                    ;
; a7out     ; Clock                                    ; 7.645 ; 7.645 ; Rise       ; Clock                                    ;
; c1out     ; Clock                                    ; 6.622 ; 6.622 ; Rise       ; Clock                                    ;
; c2out     ; Clock                                    ; 6.617 ; 6.617 ; Rise       ; Clock                                    ;
; c3out     ; Clock                                    ; 6.667 ; 6.667 ; Rise       ; Clock                                    ;
; c4out     ; Clock                                    ; 6.555 ; 6.555 ; Rise       ; Clock                                    ;
; c5out     ; Clock                                    ; 6.661 ; 6.661 ; Rise       ; Clock                                    ;
; c6out     ; Clock                                    ; 6.655 ; 6.655 ; Rise       ; Clock                                    ;
; c7out     ; Clock                                    ; 6.771 ; 6.771 ; Rise       ; Clock                                    ;
; d1out     ; Clock                                    ; 6.498 ; 6.498 ; Rise       ; Clock                                    ;
; d2out     ; Clock                                    ; 6.330 ; 6.330 ; Rise       ; Clock                                    ;
; d3out     ; Clock                                    ; 6.330 ; 6.330 ; Rise       ; Clock                                    ;
; d4out     ; Clock                                    ; 6.344 ; 6.344 ; Rise       ; Clock                                    ;
; d5out     ; Clock                                    ; 6.351 ; 6.351 ; Rise       ; Clock                                    ;
; d6out     ; Clock                                    ; 6.496 ; 6.496 ; Rise       ; Clock                                    ;
; d7out     ; Clock                                    ; 6.448 ; 6.448 ; Rise       ; Clock                                    ;
; C2        ; lab9final:inst1|controller:inst2|state.E ; 3.216 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ; 3.216 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C2        ; lab9final:inst1|controller:inst2|state.E ;       ; 3.216 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ;       ; 3.216 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a1out     ; lab9final:inst1|controller:inst2|state.E ; 4.601 ; 4.601 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a2out     ; lab9final:inst1|controller:inst2|state.E ; 4.743 ; 4.743 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a3out     ; lab9final:inst1|controller:inst2|state.E ; 4.750 ; 4.750 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a4out     ; lab9final:inst1|controller:inst2|state.E ; 4.611 ; 4.611 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a5out     ; lab9final:inst1|controller:inst2|state.E ; 4.528 ; 4.528 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a6out     ; lab9final:inst1|controller:inst2|state.E ; 4.603 ; 4.603 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a7out     ; lab9final:inst1|controller:inst2|state.E ; 4.721 ; 4.721 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C9        ; lab9final:inst1|controller:inst2|state.F ; 3.367 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b1out     ; lab9final:inst1|controller:inst2|state.F ; 4.275 ; 4.275 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b2out     ; lab9final:inst1|controller:inst2|state.F ; 4.275 ; 4.275 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b3out     ; lab9final:inst1|controller:inst2|state.F ; 4.136 ; 4.136 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b4out     ; lab9final:inst1|controller:inst2|state.F ; 4.164 ; 4.164 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b5out     ; lab9final:inst1|controller:inst2|state.F ; 4.319 ; 4.319 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b6out     ; lab9final:inst1|controller:inst2|state.F ; 4.271 ; 4.271 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b7out     ; lab9final:inst1|controller:inst2|state.F ; 4.303 ; 4.303 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; C9        ; lab9final:inst1|controller:inst2|state.F ;       ; 3.367 ; Fall       ; lab9final:inst1|controller:inst2|state.F ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;       ; 3.100 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.100 ; 3.100 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.956 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.997 ; 2.997 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;       ; 3.152 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.101 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.128 ; 3.128 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.100 ; 3.407 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.100 ; 3.100 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.261 ; 2.956 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.997 ; 2.997 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.152 ; 3.469 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.409 ; 3.101 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.128 ; 3.128 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.135 ; 3.135 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.144 ; 3.144 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ;       ; 2.993 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.049 ; 3.049 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.204 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.146 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.172 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.135 ; 3.135 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.144 ; 3.144 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 2.993 ; 3.220 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.049 ; 3.049 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.428 ; 3.204 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.368 ; 3.146 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.397 ; 3.172 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; C0        ; Clock                                    ; 5.398 ; 5.398 ; Rise       ; Clock                                    ;
; C1        ; Clock                                    ; 5.537 ; 5.537 ; Rise       ; Clock                                    ;
; C3        ; Clock                                    ; 4.930 ; 4.930 ; Rise       ; Clock                                    ;
; C4        ; Clock                                    ; 5.732 ; 5.732 ; Rise       ; Clock                                    ;
; C8        ; Clock                                    ; 5.276 ; 5.276 ; Rise       ; Clock                                    ;
; a1out     ; Clock                                    ; 5.502 ; 5.502 ; Rise       ; Clock                                    ;
; a2out     ; Clock                                    ; 5.656 ; 5.656 ; Rise       ; Clock                                    ;
; a3out     ; Clock                                    ; 5.659 ; 5.659 ; Rise       ; Clock                                    ;
; a4out     ; Clock                                    ; 5.385 ; 5.385 ; Rise       ; Clock                                    ;
; a5out     ; Clock                                    ; 5.300 ; 5.300 ; Rise       ; Clock                                    ;
; a6out     ; Clock                                    ; 5.502 ; 5.502 ; Rise       ; Clock                                    ;
; a7out     ; Clock                                    ; 5.636 ; 5.636 ; Rise       ; Clock                                    ;
; c1out     ; Clock                                    ; 6.301 ; 6.301 ; Rise       ; Clock                                    ;
; c2out     ; Clock                                    ; 6.416 ; 6.416 ; Rise       ; Clock                                    ;
; c3out     ; Clock                                    ; 6.470 ; 6.470 ; Rise       ; Clock                                    ;
; c4out     ; Clock                                    ; 6.350 ; 6.350 ; Rise       ; Clock                                    ;
; c5out     ; Clock                                    ; 6.459 ; 6.459 ; Rise       ; Clock                                    ;
; c6out     ; Clock                                    ; 6.455 ; 6.455 ; Rise       ; Clock                                    ;
; c7out     ; Clock                                    ; 6.568 ; 6.568 ; Rise       ; Clock                                    ;
; d1out     ; Clock                                    ; 5.222 ; 5.222 ; Rise       ; Clock                                    ;
; d2out     ; Clock                                    ; 5.061 ; 5.061 ; Rise       ; Clock                                    ;
; d3out     ; Clock                                    ; 5.063 ; 5.063 ; Rise       ; Clock                                    ;
; d4out     ; Clock                                    ; 5.069 ; 5.069 ; Rise       ; Clock                                    ;
; d5out     ; Clock                                    ; 5.081 ; 5.081 ; Rise       ; Clock                                    ;
; d6out     ; Clock                                    ; 5.233 ; 5.233 ; Rise       ; Clock                                    ;
; d7out     ; Clock                                    ; 5.171 ; 5.171 ; Rise       ; Clock                                    ;
; C2        ; lab9final:inst1|controller:inst2|state.E ; 3.216 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ; 3.216 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C2        ; lab9final:inst1|controller:inst2|state.E ;       ; 3.216 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ;       ; 3.216 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a1out     ; lab9final:inst1|controller:inst2|state.E ; 3.855 ; 3.855 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a2out     ; lab9final:inst1|controller:inst2|state.E ; 4.004 ; 4.004 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a3out     ; lab9final:inst1|controller:inst2|state.E ; 4.007 ; 4.007 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a4out     ; lab9final:inst1|controller:inst2|state.E ; 3.943 ; 3.943 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a5out     ; lab9final:inst1|controller:inst2|state.E ; 3.861 ; 3.861 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a6out     ; lab9final:inst1|controller:inst2|state.E ; 3.857 ; 3.857 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a7out     ; lab9final:inst1|controller:inst2|state.E ; 3.988 ; 3.988 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C9        ; lab9final:inst1|controller:inst2|state.F ; 3.367 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b1out     ; lab9final:inst1|controller:inst2|state.F ; 3.503 ; 3.503 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b2out     ; lab9final:inst1|controller:inst2|state.F ; 3.506 ; 3.506 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b3out     ; lab9final:inst1|controller:inst2|state.F ; 3.357 ; 3.357 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b4out     ; lab9final:inst1|controller:inst2|state.F ; 3.410 ; 3.410 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b5out     ; lab9final:inst1|controller:inst2|state.F ; 3.565 ; 3.565 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b6out     ; lab9final:inst1|controller:inst2|state.F ; 3.505 ; 3.505 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b7out     ; lab9final:inst1|controller:inst2|state.F ; 3.534 ; 3.534 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; C9        ; lab9final:inst1|controller:inst2|state.F ;       ; 3.367 ; Fall       ; lab9final:inst1|controller:inst2|state.F ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                     ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                          ; -7.571  ; -4.601  ; -7.859   ; 1.322   ; -2.064              ;
;  Accumulator:inst15|BC:inst|74193:inst|25 ; -0.532  ; 0.174   ; -3.775   ; 1.859   ; -0.611              ;
;  Accumulator:inst15|BC:inst|74193:inst|26 ; -0.592  ; -1.631  ; -3.932   ; 1.729   ; -0.611              ;
;  Clock                                    ; -4.397  ; -4.400  ; N/A      ; N/A     ; -2.064              ;
;  PIPO:inst25|74175:inst|13                ; -1.592  ; -4.601  ; N/A      ; N/A     ; 0.500               ;
;  lab9final:inst1|controller:inst2|state.E ; -7.571  ; -3.396  ; -7.859   ; 2.721   ; -0.611              ;
;  lab9final:inst1|controller:inst2|state.F ; -0.390  ; -2.014  ; -3.255   ; 1.322   ; -0.611              ;
; Design-wide TNS                           ; -119.19 ; -43.375 ; -53.533  ; 0.0     ; -164.115            ;
;  Accumulator:inst15|BC:inst|74193:inst|25 ; -0.934  ; 0.000   ; -6.174   ; 0.000   ; -2.444              ;
;  Accumulator:inst15|BC:inst|74193:inst|26 ; -0.592  ; -1.631  ; -9.760   ; 0.000   ; -3.666              ;
;  Clock                                    ; -56.385 ; -30.410 ; N/A      ; N/A     ; -143.341            ;
;  PIPO:inst25|74175:inst|13                ; -4.247  ; -4.601  ; N/A      ; N/A     ; 0.000               ;
;  lab9final:inst1|controller:inst2|state.E ; -56.642 ; -3.396  ; -26.669  ; 0.000   ; -9.776              ;
;  lab9final:inst1|controller:inst2|state.F ; -0.390  ; -3.337  ; -10.930  ; 0.000   ; -4.888              ;
+-------------------------------------------+---------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;        ; 7.035  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.068  ; 7.068  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 6.718  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 6.804  ; 6.804  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;        ; 7.172  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.080  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 7.079  ; 7.079  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.624  ; 9.624  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.674  ; 9.674  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.299  ; 9.299  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.403  ; 9.403  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.776  ; 9.776  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.605  ; 9.605  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 9.688  ; 9.688  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.258  ; 7.258  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ;        ; 6.879  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 6.972  ; 6.972  ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.345  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.249  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 7.239  ;        ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.030 ; 10.030 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.080 ; 10.080 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 9.705  ; 9.705  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 9.809  ; 9.809  ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.182 ; 10.182 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.011 ; 10.011 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 10.094 ; 10.094 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; C0        ; Clock                                    ; 11.548 ; 11.548 ; Rise       ; Clock                                    ;
; C1        ; Clock                                    ; 11.918 ; 11.918 ; Rise       ; Clock                                    ;
; C3        ; Clock                                    ; 10.725 ; 10.725 ; Rise       ; Clock                                    ;
; C4        ; Clock                                    ; 12.960 ; 12.960 ; Rise       ; Clock                                    ;
; C8        ; Clock                                    ; 11.188 ; 11.188 ; Rise       ; Clock                                    ;
; a1out     ; Clock                                    ; 16.315 ; 16.315 ; Rise       ; Clock                                    ;
; a2out     ; Clock                                    ; 16.600 ; 16.600 ; Rise       ; Clock                                    ;
; a3out     ; Clock                                    ; 16.604 ; 16.604 ; Rise       ; Clock                                    ;
; a4out     ; Clock                                    ; 15.632 ; 15.632 ; Rise       ; Clock                                    ;
; a5out     ; Clock                                    ; 15.399 ; 15.399 ; Rise       ; Clock                                    ;
; a6out     ; Clock                                    ; 16.316 ; 16.316 ; Rise       ; Clock                                    ;
; a7out     ; Clock                                    ; 16.736 ; 16.736 ; Rise       ; Clock                                    ;
; c1out     ; Clock                                    ; 14.060 ; 14.060 ; Rise       ; Clock                                    ;
; c2out     ; Clock                                    ; 13.982 ; 13.982 ; Rise       ; Clock                                    ;
; c3out     ; Clock                                    ; 14.103 ; 14.103 ; Rise       ; Clock                                    ;
; c4out     ; Clock                                    ; 13.749 ; 13.749 ; Rise       ; Clock                                    ;
; c5out     ; Clock                                    ; 14.109 ; 14.109 ; Rise       ; Clock                                    ;
; c6out     ; Clock                                    ; 14.104 ; 14.104 ; Rise       ; Clock                                    ;
; c7out     ; Clock                                    ; 14.411 ; 14.411 ; Rise       ; Clock                                    ;
; d1out     ; Clock                                    ; 13.703 ; 13.703 ; Rise       ; Clock                                    ;
; d2out     ; Clock                                    ; 13.324 ; 13.324 ; Rise       ; Clock                                    ;
; d3out     ; Clock                                    ; 13.321 ; 13.321 ; Rise       ; Clock                                    ;
; d4out     ; Clock                                    ; 13.337 ; 13.337 ; Rise       ; Clock                                    ;
; d5out     ; Clock                                    ; 13.345 ; 13.345 ; Rise       ; Clock                                    ;
; d6out     ; Clock                                    ; 13.707 ; 13.707 ; Rise       ; Clock                                    ;
; d7out     ; Clock                                    ; 13.590 ; 13.590 ; Rise       ; Clock                                    ;
; C2        ; lab9final:inst1|controller:inst2|state.E ; 7.215  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ; 7.215  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C2        ; lab9final:inst1|controller:inst2|state.E ;        ; 7.215  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ;        ; 7.215  ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a1out     ; lab9final:inst1|controller:inst2|state.E ; 10.378 ; 10.378 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a2out     ; lab9final:inst1|controller:inst2|state.E ; 10.566 ; 10.566 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a3out     ; lab9final:inst1|controller:inst2|state.E ; 10.572 ; 10.572 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a4out     ; lab9final:inst1|controller:inst2|state.E ; 10.497 ; 10.497 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a5out     ; lab9final:inst1|controller:inst2|state.E ; 10.266 ; 10.266 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a6out     ; lab9final:inst1|controller:inst2|state.E ; 10.380 ; 10.380 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a7out     ; lab9final:inst1|controller:inst2|state.E ; 10.698 ; 10.698 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C9        ; lab9final:inst1|controller:inst2|state.F ; 7.749  ;        ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b1out     ; lab9final:inst1|controller:inst2|state.F ; 9.833  ; 9.833  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b2out     ; lab9final:inst1|controller:inst2|state.F ; 9.883  ; 9.883  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b3out     ; lab9final:inst1|controller:inst2|state.F ; 9.508  ; 9.508  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b4out     ; lab9final:inst1|controller:inst2|state.F ; 9.612  ; 9.612  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b5out     ; lab9final:inst1|controller:inst2|state.F ; 9.985  ; 9.985  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b6out     ; lab9final:inst1|controller:inst2|state.F ; 9.814  ; 9.814  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b7out     ; lab9final:inst1|controller:inst2|state.F ; 9.897  ; 9.897  ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; C9        ; lab9final:inst1|controller:inst2|state.F ;        ; 7.749  ; Fall       ; lab9final:inst1|controller:inst2|state.F ;
+-----------+------------------------------------------+--------+--------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;       ; 3.100 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.100 ; 3.100 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.956 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.997 ; 2.997 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ;       ; 3.152 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.101 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.128 ; 3.128 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.100 ; 3.407 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.100 ; 3.100 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.261 ; 2.956 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 2.997 ; 2.997 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.152 ; 3.469 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.409 ; 3.101 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|25 ; 3.128 ; 3.128 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|25 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.135 ; 3.135 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.144 ; 3.144 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ;       ; 2.993 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.049 ; 3.049 ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.204 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.146 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.172 ;       ; Rise       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b1out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.135 ; 3.135 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b2out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.144 ; 3.144 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b3out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 2.993 ; 3.220 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b4out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.049 ; 3.049 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b5out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.428 ; 3.204 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b6out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.368 ; 3.146 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; b7out     ; Accumulator:inst15|BC:inst|74193:inst|26 ; 3.397 ; 3.172 ; Fall       ; Accumulator:inst15|BC:inst|74193:inst|26 ;
; C0        ; Clock                                    ; 5.398 ; 5.398 ; Rise       ; Clock                                    ;
; C1        ; Clock                                    ; 5.537 ; 5.537 ; Rise       ; Clock                                    ;
; C3        ; Clock                                    ; 4.930 ; 4.930 ; Rise       ; Clock                                    ;
; C4        ; Clock                                    ; 5.732 ; 5.732 ; Rise       ; Clock                                    ;
; C8        ; Clock                                    ; 5.276 ; 5.276 ; Rise       ; Clock                                    ;
; a1out     ; Clock                                    ; 5.502 ; 5.502 ; Rise       ; Clock                                    ;
; a2out     ; Clock                                    ; 5.656 ; 5.656 ; Rise       ; Clock                                    ;
; a3out     ; Clock                                    ; 5.659 ; 5.659 ; Rise       ; Clock                                    ;
; a4out     ; Clock                                    ; 5.385 ; 5.385 ; Rise       ; Clock                                    ;
; a5out     ; Clock                                    ; 5.300 ; 5.300 ; Rise       ; Clock                                    ;
; a6out     ; Clock                                    ; 5.502 ; 5.502 ; Rise       ; Clock                                    ;
; a7out     ; Clock                                    ; 5.636 ; 5.636 ; Rise       ; Clock                                    ;
; c1out     ; Clock                                    ; 6.301 ; 6.301 ; Rise       ; Clock                                    ;
; c2out     ; Clock                                    ; 6.416 ; 6.416 ; Rise       ; Clock                                    ;
; c3out     ; Clock                                    ; 6.470 ; 6.470 ; Rise       ; Clock                                    ;
; c4out     ; Clock                                    ; 6.350 ; 6.350 ; Rise       ; Clock                                    ;
; c5out     ; Clock                                    ; 6.459 ; 6.459 ; Rise       ; Clock                                    ;
; c6out     ; Clock                                    ; 6.455 ; 6.455 ; Rise       ; Clock                                    ;
; c7out     ; Clock                                    ; 6.568 ; 6.568 ; Rise       ; Clock                                    ;
; d1out     ; Clock                                    ; 5.222 ; 5.222 ; Rise       ; Clock                                    ;
; d2out     ; Clock                                    ; 5.061 ; 5.061 ; Rise       ; Clock                                    ;
; d3out     ; Clock                                    ; 5.063 ; 5.063 ; Rise       ; Clock                                    ;
; d4out     ; Clock                                    ; 5.069 ; 5.069 ; Rise       ; Clock                                    ;
; d5out     ; Clock                                    ; 5.081 ; 5.081 ; Rise       ; Clock                                    ;
; d6out     ; Clock                                    ; 5.233 ; 5.233 ; Rise       ; Clock                                    ;
; d7out     ; Clock                                    ; 5.171 ; 5.171 ; Rise       ; Clock                                    ;
; C2        ; lab9final:inst1|controller:inst2|state.E ; 3.216 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ; 3.216 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.E ;
; C2        ; lab9final:inst1|controller:inst2|state.E ;       ; 3.216 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C7        ; lab9final:inst1|controller:inst2|state.E ;       ; 3.216 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a1out     ; lab9final:inst1|controller:inst2|state.E ; 3.855 ; 3.855 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a2out     ; lab9final:inst1|controller:inst2|state.E ; 4.004 ; 4.004 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a3out     ; lab9final:inst1|controller:inst2|state.E ; 4.007 ; 4.007 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a4out     ; lab9final:inst1|controller:inst2|state.E ; 3.943 ; 3.943 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a5out     ; lab9final:inst1|controller:inst2|state.E ; 3.861 ; 3.861 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a6out     ; lab9final:inst1|controller:inst2|state.E ; 3.857 ; 3.857 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; a7out     ; lab9final:inst1|controller:inst2|state.E ; 3.988 ; 3.988 ; Fall       ; lab9final:inst1|controller:inst2|state.E ;
; C9        ; lab9final:inst1|controller:inst2|state.F ; 3.367 ;       ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b1out     ; lab9final:inst1|controller:inst2|state.F ; 3.503 ; 3.503 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b2out     ; lab9final:inst1|controller:inst2|state.F ; 3.506 ; 3.506 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b3out     ; lab9final:inst1|controller:inst2|state.F ; 3.357 ; 3.357 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b4out     ; lab9final:inst1|controller:inst2|state.F ; 3.410 ; 3.410 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b5out     ; lab9final:inst1|controller:inst2|state.F ; 3.565 ; 3.565 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b6out     ; lab9final:inst1|controller:inst2|state.F ; 3.505 ; 3.505 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; b7out     ; lab9final:inst1|controller:inst2|state.F ; 3.534 ; 3.534 ; Rise       ; lab9final:inst1|controller:inst2|state.F ;
; C9        ; lab9final:inst1|controller:inst2|state.F ;       ; 3.367 ; Fall       ; lab9final:inst1|controller:inst2|state.F ;
+-----------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 0        ; 2        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 0        ; 2        ;
; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 2        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 1        ; 3        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 0        ; 2        ;
; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 2        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock                                    ; 1        ; 3        ; 0        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock                                    ; 1        ; 3        ; 0        ; 0        ;
; Clock                                    ; Clock                                    ; 80       ; 0        ; 0        ; 0        ;
; lab9final:inst1|controller:inst2|state.E ; Clock                                    ; 4        ; 8        ; 0        ; 0        ;
; lab9final:inst1|controller:inst2|state.F ; Clock                                    ; 2        ; 0        ; 0        ; 0        ;
; PIPO:inst25|74175:inst|13                ; Clock                                    ; 0        ; 4        ; 0        ; 0        ;
; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 10       ; 0        ; 20       ; 0        ;
; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0        ; 0        ; 0        ; 4        ;
; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 1        ; 1        ; 0        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 1        ; 3        ; 0        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 1        ; 3        ; 0        ; 0        ;
; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 2        ; 0        ; 0        ; 0        ;
; Clock                                    ; PIPO:inst25|74175:inst|13                ; 0        ; 0        ; 6        ; 0        ;
; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13                ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 0        ; 2        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 0        ; 2        ;
; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 2        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 1        ; 3        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 0        ; 2        ;
; lab9final:inst1|controller:inst2|state.F ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 2        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; Clock                                    ; 1        ; 3        ; 0        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; Clock                                    ; 1        ; 3        ; 0        ; 0        ;
; Clock                                    ; Clock                                    ; 80       ; 0        ; 0        ; 0        ;
; lab9final:inst1|controller:inst2|state.E ; Clock                                    ; 4        ; 8        ; 0        ; 0        ;
; lab9final:inst1|controller:inst2|state.F ; Clock                                    ; 2        ; 0        ; 0        ; 0        ;
; PIPO:inst25|74175:inst|13                ; Clock                                    ; 0        ; 4        ; 0        ; 0        ;
; Clock                                    ; lab9final:inst1|controller:inst2|state.E ; 10       ; 0        ; 20       ; 0        ;
; lab9final:inst1|controller:inst2|state.E ; lab9final:inst1|controller:inst2|state.E ; 0        ; 0        ; 0        ; 4        ;
; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.E ; 1        ; 1        ; 0        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|25 ; lab9final:inst1|controller:inst2|state.F ; 1        ; 3        ; 0        ; 0        ;
; Accumulator:inst15|BC:inst|74193:inst|26 ; lab9final:inst1|controller:inst2|state.F ; 1        ; 3        ; 0        ; 0        ;
; lab9final:inst1|controller:inst2|state.F ; lab9final:inst1|controller:inst2|state.F ; 2        ; 0        ; 0        ; 0        ;
; Clock                                    ; PIPO:inst25|74175:inst|13                ; 0        ; 0        ; 6        ; 0        ;
; lab9final:inst1|controller:inst2|state.F ; PIPO:inst25|74175:inst|13                ; 0        ; 0        ; 1        ; 1        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                ;
+------------+------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------+----------+----------+----------+----------+
; Clock      ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 2        ; 0        ;
; Clock      ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 3        ; 0        ;
; Clock      ; lab9final:inst1|controller:inst2|state.E ; 0        ; 0        ; 20       ; 0        ;
; Clock      ; lab9final:inst1|controller:inst2|state.F ; 4        ; 0        ; 0        ; 0        ;
+------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                 ;
+------------+------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------+----------+----------+----------+----------+
; Clock      ; Accumulator:inst15|BC:inst|74193:inst|25 ; 0        ; 0        ; 2        ; 0        ;
; Clock      ; Accumulator:inst15|BC:inst|74193:inst|26 ; 0        ; 0        ; 3        ; 0        ;
; Clock      ; lab9final:inst1|controller:inst2|state.E ; 0        ; 0        ; 20       ; 0        ;
; Clock      ; lab9final:inst1|controller:inst2|state.F ; 4        ; 0        ; 0        ; 0        ;
+------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 191   ; 191  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 01 16:47:55 2019
Info: Command: quartus_sta PartA -c PartA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PartA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name Accumulator:inst15|BC:inst|74193:inst|25 Accumulator:inst15|BC:inst|74193:inst|25
    Info (332105): create_clock -period 1.000 -name PIPO:inst25|74175:inst|13 PIPO:inst25|74175:inst|13
    Info (332105): create_clock -period 1.000 -name lab9final:inst1|controller:inst2|state.E lab9final:inst1|controller:inst2|state.E
    Info (332105): create_clock -period 1.000 -name Accumulator:inst15|BC:inst|74193:inst|26 Accumulator:inst15|BC:inst|74193:inst|26
    Info (332105): create_clock -period 1.000 -name lab9final:inst1|controller:inst2|state.F lab9final:inst1|controller:inst2|state.F
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|inst2|nextstate.H~0  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.571
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.571       -56.642 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -4.397       -56.385 Clock 
    Info (332119):    -1.592        -4.247 PIPO:inst25|74175:inst|13 
    Info (332119):    -0.592        -0.592 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):    -0.532        -0.934 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):    -0.390        -0.390 lab9final:inst1|controller:inst2|state.F 
Info (332146): Worst-case hold slack is -4.601
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.601        -4.601 PIPO:inst25|74175:inst|13 
    Info (332119):    -4.400       -30.410 Clock 
    Info (332119):    -3.396        -3.396 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -2.014        -3.337 lab9final:inst1|controller:inst2|state.F 
    Info (332119):    -1.631        -1.631 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):     0.385         0.000 Accumulator:inst15|BC:inst|74193:inst|25 
Info (332146): Worst-case recovery slack is -7.859
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.859       -26.669 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -3.932        -9.760 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):    -3.775        -6.174 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):    -3.255       -10.930 lab9final:inst1|controller:inst2|state.F 
Info (332146): Worst-case removal slack is 2.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.442         0.000 lab9final:inst1|controller:inst2|state.F 
    Info (332119):     2.745         0.000 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):     3.151         0.000 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):     5.230         0.000 lab9final:inst1|controller:inst2|state.E 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -143.341 Clock 
    Info (332119):    -0.611        -9.776 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -0.611        -4.888 lab9final:inst1|controller:inst2|state.F 
    Info (332119):    -0.611        -3.666 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):    -0.611        -2.444 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):     0.500         0.000 PIPO:inst25|74175:inst|13 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|inst2|nextstate.H~0  from: datab  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.351
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.351       -20.213 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -1.558       -22.753 Clock 
    Info (332119):    -0.164        -0.176 PIPO:inst25|74175:inst|13 
    Info (332119):     0.028         0.000 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):     0.069         0.000 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):     0.072         0.000 lab9final:inst1|controller:inst2|state.F 
Info (332146): Worst-case hold slack is -2.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.217        -2.217 PIPO:inst25|74175:inst|13 
    Info (332119):    -2.098       -15.023 Clock 
    Info (332119):    -1.786        -1.786 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -0.845        -1.449 lab9final:inst1|controller:inst2|state.F 
    Info (332119):    -0.703        -0.703 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):     0.174         0.000 Accumulator:inst15|BC:inst|74193:inst|25 
Info (332146): Worst-case recovery slack is -3.609
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.609       -11.122 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -1.632        -4.061 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):    -1.539        -2.518 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):    -1.061        -3.436 lab9final:inst1|controller:inst2|state.F 
Info (332146): Worst-case removal slack is 1.322
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.322         0.000 lab9final:inst1|controller:inst2|state.F 
    Info (332119):     1.729         0.000 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):     1.859         0.000 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):     2.721         0.000 lab9final:inst1|controller:inst2|state.E 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -137.222 Clock 
    Info (332119):    -0.500        -8.000 lab9final:inst1|controller:inst2|state.E 
    Info (332119):    -0.500        -4.000 lab9final:inst1|controller:inst2|state.F 
    Info (332119):    -0.500        -3.000 Accumulator:inst15|BC:inst|74193:inst|26 
    Info (332119):    -0.500        -2.000 Accumulator:inst15|BC:inst|74193:inst|25 
    Info (332119):     0.500         0.000 PIPO:inst25|74175:inst|13 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4560 megabytes
    Info: Processing ended: Wed May 01 16:47:59 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


