==========
DMA
==========

简介
=====
DMA(Direct Memory Access)是一种内存存取技术，可以独立地直接读写系统内存，而不需处理器介入处理。
在同等程度的处理器负担下，DMA是一种快速的数据传送方式。
DMA控制器有4组独立专用通道，管理外围设备和内存之间的数据传输以提高总线效率。
主要有三种类型传输包括内存至内存、内存至外设、外设至内存。并支持LLI链接列表功能。
使用上由软件配置传输数据大小、数据源地址和目标地址。

主要特征
=========
- 4组独立专用通道
- 独立控制来源与目标存取宽度(单字节、双字节、四字节)
- 每个通道独立作为读写缓存
- 每个通道可被独立的外设硬件触发或是软件触发
- 支持外设包括UART、I2C、SPI、ADC。
- 八种流程控制

  * DMA流程控制，来源内存、目标内存
  * DMA流程控制，来源内存、目标外设
  * DMA流程控制，来源外设、目标内存
  * DMA流程控制，来源外设、目标外设
  * 目标外设流程控制，来源外设、目标外设
  * 目标外设流程控制，来源内存、目标外设
  * 来源外设流程控制，来源外设、目标内存
  * 来源外设流程控制，来源外设、目标外设

-	支持LLI链表功能，提高DMA效率

功能描述
=========
工作原理
---------
当一个设备试图通过总线直接向另一个设备传输数据时，
它会先向CPU发送DMA请求信号。外设通过DMA
向CPU提出接管总线控制权的总线请求，CPU收到该信号后，在当前的总线周期结束后，
会按DMA信号的优先级和提出DMA请求的先后顺序响应DMA信号。
CPU对某个设备接口响应DMA请求时，会让出总线控制权。
于是在DMA控制器的管理下，外设和存储器直接进行数据交换，
而不需CPU干预。数据传送完毕后，设备会向CPU发送DMA结束信号，交还总线控制权。

.. figure:: picture/Dma_Arch.png
   :align: center

   DMA框图

DMA 包含一组 AHB Master 接口和一组 AHB Slave 接口。AHB Master 接口根据当前配置需求通过系
统总线主动存取内存或是外设，做为数据搬移的端口。AHB Slave 接口作为配置 DMA 的接口，只支持32-bit 存取。

DMA通道配置
-------------
DMA共支持4路通道，各通道之间互不干涉，可以同时运行，下面是DMA通道x的配置过程：

1. 在DMA_C0SrcAddr寄存器中设置32-bit来源地址

2. 在DMA_C0DstAddr寄存器中设置32-bit目标地址

3. 地址自动累加，可通过配置DMA_C0Control寄存器中SI(来源)、DI(目标)设定是否开启地址自动累加模式，设置为1时，开启地址自动累加模式

4. 设置传输数据宽度，可通过配置DMA_C0Control寄存器中STW(来源)、DTW(目标)位，宽度选项有单字节、双自结、四字节

5. Burst型态，可通过配置DMA_C0Control寄存器中SBS(来源)、DBS(目标)位来设置，配置选项有Single、INCR4、INCR8、INCR16

6. 需要特别注意的是所配置的组合，单笔burst不能超过16字节

7. 设置数据传输长度的范围为：0-4095

外设支持
-------------
可通过配置SrcPeripheral(来源)和DstPeripheral(目标)来决定当前DMA配合的外设，关系为0-3 : UART / 6-7 : I2C / 10-11 : SPI / 22-23 : ADC/DAC

**UART使用DMA传输数据**

UART发送数据包，使用DMA方式能大量减轻CPU处理的时间，使其CPU资源不被大量浪费，
尤其在UART收发大量数据包（如高频率收发指令）时具有明显优势。

以UART0传输为例，配置过程如下：

1. 将寄存器DMA_C0Config[SRCPH]位的值设置为1，即将Source peripheral设置为UART_TX

2. 将寄存器DMA_C0Config[DSTPH]位的值设置为0，即将Destination peripheral设置为UART_RX

**I2C使用DMA传输数据**

配置如下：

1. 将寄存器DMA_C0Config[SRCPH]位的值设置为7，即将Source peripheral设置为I2C_TX

2. 将寄存器DMA_C0Config[DSTPH]位的值设置为6，即将Destination peripheral设置为I2C_RX

**SPI使用DMA传输数据**

配置如下：

1. 将寄存器DMA_C0Config[SRCPH]位的值设置为11，即将Source peripheral设置为SPI_TX

2. 将寄存器DMA_C0Config[DSTPH]位的值设置为10，即将Destination peripheral设置为SPI_RX

**ADC0/1使用DMA传输数据**

配置如下：

1. 将寄存器DMA_C0Config[SRCPH]位的值设置为22/23，即将Source peripheral设置为GPADC0/GPADC1

链表模式
-----------
DMA支持链表工作模式。在进行一次DMA读或写操作时，可以向下一条链表中填写数据，
当完成当前链表的数据传输后，通过读取DMA_C0LLI寄存器的数值获取下一条链表的起始地址，
直接传输下一条链表中的数据。保证DMA传输过程中连续不间断的工作，提高CPU和DMA的效率。

.. figure:: picture/DMA_LLI.png
   :align: center

   LLI 框架

DMA中断
----------

- DMA_INT_TCOMPLETED

   * 数据传输完成中断，当一次数据传输完毕后，会进入此中断
 
- DMA_INT_ERR
 
   * 数据传输出错中断，当数据传输过程中出现错误时，会进入此中断


传输模式
==========
内存到内存
------------
这个模式启动后，DMA会根据设定好的搬移数量(TransferSize)，将数据从来源地址搬到目标地址，
传输完毕后DMA控制器会自动回到空闲状态，等待下一次的搬运。

具体配置流程如下：

1. 将寄存器DMA_C0SrcAddr的值设置为来源的内存地址

2. 将寄存器DMA_C0DstAddr的值设置为目标的内存地址

3. 选择传输模式，将寄存器DMA_C0Config[FLOWCTRL]位的值设置为0，即选择memory-to-memory模式

4. 设置DMA_C0Control寄存器中对应的位的数值：DI、SI位设置为1，开启地址自动累加模式，
   DTW、STW位分别设置来源和目标的传输宽度，DBS、SBS位分别设置来源和目标的burst型态，

5. 选择合适的通道，使能DMA，完成数据传输

内存到外设
------------
在这种工作模式下，DMA会根据设定好的搬移数量(TransferSize)，
把数据从来源端搬至内部缓存，当缓存空间不够时自动暂停，
待有足够的缓存空间时继续，直到设定的搬移数量达到。
另外一方面当目标外设请求触发会将目标配置burst到目标地址，
直到达到设定搬移数量完成自动回到空闲状态，等待下一次启动

具体配置流程如下：

1. 将寄存器DMA_C0SrcAddr的值设置为来源的内存地址

2. 将寄存器DMA_C0DstAddr的值设置为目标的外设地址

3. 选择传输模式，将寄存器DMA_C0Config[FLOWCTRL]位的值设置为1，
   即选择Memory-to-peripheral模式

4. 设置DMA_C0Control寄存器中对应的位的数值：DI、SI位设置为1，开启地址自动累加模式，
   DTW、STW位分别设置来源和目标的传输宽度，DBS、SBS位分别设置来源和目标的burst型态，

5. 选择合适的通道，使能DMA，完成数据传输

外设到内存
------------
在这种工作模式下，当来源外设请求触发时将来源配置burst到缓存，
直到设定的搬移数量达到停止。另外一方面，当内部缓存足够一次目标burst数量时，
DMA会自动将缓存的内容搬到目标地址直到达到设定搬移数量完成自动回到空闲状态，
等待下一次启动

具体配置流程如下：

1. 将寄存器DMA_C0SrcAddr的值设置为来源的外设地址

2. 将寄存器DMA_C0DstAddr的值设置为目标的内存地址

3. 选择传输模式，将寄存器DMA_C0Config[FLOWCTRL]位的值设置为2，
   即选择Peripheral-to-memory模式

4. 设置DMA_C0Control寄存器中对应的位的数值：DI、SI位设置为1，开启地址自动累加模式，
   DTW、STW位分别设置来源和目标的传输宽度，DBS、SBS位分别设置来源和目标的burst型态，

5. 选择合适的通道，使能DMA，完成数据传输


寄存器描述
====================

+--------------------------+---------------------------------------------------------+
| 名称                     | 描述                                                    |
+--------------------------+---------------------------------------------------------+
| `DMA_IntStatus`_         | Interrupt status                                        |
+--------------------------+---------------------------------------------------------+
| `DMA_IntTCStatus`_       | Interrupt terminal count request status                 |
+--------------------------+---------------------------------------------------------+
| `DMA_IntTCClear`_        | Terminal count request clear                            |
+--------------------------+---------------------------------------------------------+
| `DMA_IntErrorStatus`_    | Interrupt error status                                  |
+--------------------------+---------------------------------------------------------+
| `DMA_IntErrClr`_         | Interrupt error clear                                   |
+--------------------------+---------------------------------------------------------+
| `DMA_RawIntTCStatus`_    | Status of the terminal count interrupt prior to masking |
+--------------------------+---------------------------------------------------------+
| `DMA_RawIntErrorStatus`_ | Status of the error interrupt prior to masking          |
+--------------------------+---------------------------------------------------------+
| `DMA_EnbldChns`_         | Channel enable status                                   |
+--------------------------+---------------------------------------------------------+
| `DMA_SoftBReq`_          | Software burst request                                  |
+--------------------------+---------------------------------------------------------+
| `DMA_SoftSReq`_          | Software single request                                 |
+--------------------------+---------------------------------------------------------+
| `DMA_SoftLBReq`_         | Software last burst request                             |
+--------------------------+---------------------------------------------------------+
| `DMA_SoftLSReq`_         | Software last single request                            |
+--------------------------+---------------------------------------------------------+
| `DMA_Config`_            | DMA general configuration                               |
+--------------------------+---------------------------------------------------------+
| `DMA_Sync`_              | DMA request asynchronous setting                        |
+--------------------------+---------------------------------------------------------+
| `DMA_C0SrcAddr`_         | Channel DMA source address                              |
+--------------------------+---------------------------------------------------------+
| `DMA_C0DstAddr`_         | Channel DMA Destination address                         |
+--------------------------+---------------------------------------------------------+
| `DMA_C0LLI`_             | Channel DMA link list                                   |
+--------------------------+---------------------------------------------------------+
| `DMA_C0Control`_         | Channel DMA bus control                                 |
+--------------------------+---------------------------------------------------------+
| `DMA_C0Config`_          | Channel DMA configuration                               |
+--------------------------+---------------------------------------------------------+
| `DMA_C1SrcAddr`_         | Channel DMA source address                              |
+--------------------------+---------------------------------------------------------+
| `DMA_C1DstAddr`_         | Channel DMA Destination address                         |
+--------------------------+---------------------------------------------------------+
| `DMA_C1LLI`_             | Channel DMA link list                                   |
+--------------------------+---------------------------------------------------------+
| `DMA_C1Control`_         | Channel DMA bus control                                 |
+--------------------------+---------------------------------------------------------+
| `DMA_C1Config`_          | Channel DMA configuration                               |
+--------------------------+---------------------------------------------------------+
| `DMA_C2SrcAddr`_         | Channel DMA source address                              |
+--------------------------+---------------------------------------------------------+
| `DMA_C2DstAddr`_         | Channel DMA Destination address                         |
+--------------------------+---------------------------------------------------------+
| `DMA_C2LLI`_             | Channel DMA link list                                   |
+--------------------------+---------------------------------------------------------+
| `DMA_C2Control`_         | Channel DMA bus control                                 |
+--------------------------+---------------------------------------------------------+
| `DMA_C2Config`_          | Channel DMA configuration                               |
+--------------------------+---------------------------------------------------------+
| `DMA_C3SrcAddr`_         | Channel DMA source address                              |
+--------------------------+---------------------------------------------------------+
| `DMA_C3DstAddr`_         | Channel DMA Destination address                         |
+--------------------------+---------------------------------------------------------+
| `DMA_C3LLI`_             | Channel DMA link list                                   |
+--------------------------+---------------------------------------------------------+
| `DMA_C3Control`_         | Channel DMA bus control                                 |
+--------------------------+---------------------------------------------------------+
| `DMA_C3Config`_          | Channel DMA configuration                               |
+--------------------------+---------------------------------------------------------+

DMA_IntStatus
---------------
 
**地址：**  0x4000c000
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | INTSTA                                                                                        |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                       |
+----------+----------+--------+-------------+--------------------------------------------+
| 31:8     | RSVD     |        |             |                                            |
+----------+----------+--------+-------------+--------------------------------------------+
| 7:0      | INTSTA   | R      | 0           | Status of the DMA interrupts after masking |
+----------+----------+--------+-------------+--------------------------------------------+

DMA_IntTCStatus
-----------------
 
**地址：**  0x4000c004
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | INTTCSTA                                                                                      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                    |
+----------+----------+--------+-------------+-----------------------------------------+
| 31:8     | RSVD     |        |             |                                         |
+----------+----------+--------+-------------+-----------------------------------------+
| 7:0      | INTTCSTA | R      | 0           | Interrupt terminal count request status |
+----------+----------+--------+-------------+-----------------------------------------+

DMA_IntTCClear
----------------
 
**地址：**  0x4000c008
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | TCRC                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                         |
+----------+----------+--------+-------------+------------------------------+
| 31:8     | RSVD     |        |             |                              |
+----------+----------+--------+-------------+------------------------------+
| 7:0      | TCRC     | W      | 0           | Terminal count request clear |
+----------+----------+--------+-------------+------------------------------+

DMA_IntErrorStatus
--------------------
 
**地址：**  0x4000c00c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | IES                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                   |
+----------+----------+--------+-------------+------------------------+
| 31:8     | RSVD     |        |             |                        |
+----------+----------+--------+-------------+------------------------+
| 7:0      | IES      | R      | 0           | Interrupt error status |
+----------+----------+--------+-------------+------------------------+

DMA_IntErrClr
---------------
 
**地址：**  0x4000c010
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | IEC                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------+
| 位       | 名称     |权限    | 复位值      | 描述                  |
+----------+----------+--------+-------------+-----------------------+
| 31:8     | RSVD     |        |             |                       |
+----------+----------+--------+-------------+-----------------------+
| 7:0      | IEC      | W      | 0           | Interrupt error clear |
+----------+----------+--------+-------------+-----------------------+

DMA_RawIntTCStatus
--------------------
 
**地址：**  0x4000c014
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | SOTCIPTM                                                                                      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+---------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                    |
+----------+----------+--------+-------------+---------------------------------------------------------+
| 31:8     | RSVD     |        |             |                                                         |
+----------+----------+--------+-------------+---------------------------------------------------------+
| 7:0      | SOTCIPTM | R      | 0           | Status of the terminal count interrupt prior to masking |
+----------+----------+--------+-------------+---------------------------------------------------------+

DMA_RawIntErrorStatus
-----------------------
 
**地址：**  0x4000c018
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | SOTEIPTM                                                                                      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                           |
+----------+----------+--------+-------------+------------------------------------------------+
| 31:8     | RSVD     |        |             |                                                |
+----------+----------+--------+-------------+------------------------------------------------+
| 7:0      | SOTEIPTM | R      | 0           | Status of the error interrupt prior to masking |
+----------+----------+--------+-------------+------------------------------------------------+

DMA_EnbldChns
---------------
 
**地址：**  0x4000c01c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                          | CES                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------+
| 位       | 名称     |权限    | 复位值      | 描述                  |
+----------+----------+--------+-------------+-----------------------+
| 31:8     | RSVD     |        |             |                       |
+----------+----------+--------+-------------+-----------------------+
| 7:0      | CES      | R      | 0           | Channel enable status |
+----------+----------+--------+-------------+-----------------------+

DMA_SoftBReq
--------------
 
**地址：**  0x4000c020
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SBR                                                                                                                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SBR                                                                                                                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                   |
+----------+----------+--------+-------------+------------------------+
| 31:0     | SBR      | R/W    | 0           | Software burst request |
+----------+----------+--------+-------------+------------------------+

DMA_SoftSReq
--------------
 
**地址：**  0x4000c024
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SSR                                                                                                                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SSR                                                                                                                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                    |
+----------+----------+--------+-------------+-------------------------+
| 31:0     | SSR      | R/W    | 0           | Software single request |
+----------+----------+--------+-------------+-------------------------+

DMA_SoftLBReq
---------------
 
**地址：**  0x4000c028
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SLBR                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SLBR                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                        |
+----------+----------+--------+-------------+-----------------------------+
| 31:0     | SLBR     | R/W    | 0           | Software last burst request |
+----------+----------+--------+-------------+-----------------------------+

DMA_SoftLSReq
---------------
 
**地址：**  0x4000c02c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SLSR                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SLSR                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                         |
+----------+----------+--------+-------------+------------------------------+
| 31:0     | SLSR     | R/W    | 0           | Software last single request |
+----------+----------+--------+-------------+------------------------------+

DMA_Config
------------
 
**地址：**  0x4000c030
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                  | AHBMEC    | SDMAEN    |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                   |
+----------+----------+--------+-------------+------------------------------------------------------------------------+
| 31:2     | RSVD     |        |             |                                                                        |
+----------+----------+--------+-------------+------------------------------------------------------------------------+
| 1        | AHBMEC   | R/W    | 0           | AHB Master endianness configuration: 0 = little-endian, 1 = big-endian |
+----------+----------+--------+-------------+------------------------------------------------------------------------+
| 0        | SDMAEN   | R/W    | 0           | SMDMA Enable.                                                          |
+----------+----------+--------+-------------+------------------------------------------------------------------------+

DMA_Sync
----------
 
**地址：**  0x4000c034
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSLFDRS                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSLFDRS                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                       |
+----------+----------+--------+-------------+----------------------------------------------------------------------------+
| 31:0     | DSLFDRS  | R/W    | 0           | DMA synchronization logic for DMA request signals: 0 = enable, 1 = disable |
+----------+----------+--------+-------------+----------------------------------------------------------------------------+

DMA_C0SrcAddr
---------------
 
**地址：**  0x4000c100
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DMASA                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DMASA                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------+
| 位       | 名称     |权限    | 复位值      | 描述               |
+----------+----------+--------+-------------+--------------------+
| 31:0     | DMASA    | R/W    | 0           | DMA source address |
+----------+----------+--------+-------------+--------------------+

DMA_C0DstAddr
---------------
 
**地址：**  0x4000c104
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DMADA                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DMADA                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                    |
+----------+----------+--------+-------------+-------------------------+
| 31:0     | DMADA    | R/W    | 0           | DMA Destination address |
+----------+----------+--------+-------------+-------------------------+

DMA_C0LLI
-----------
 
**地址：**  0x4000c108
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| FLLI                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| FLLI                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                          |
+----------+----------+--------+-------------+-----------------------------------------------+
| 31:0     | FLLI     | R/W    | 0           | First linked list item. Bits [1:0] must be 0. |
+----------+----------+--------+-------------+-----------------------------------------------+

DMA_C0Control
---------------
 
**地址：**  0x4000c10c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TCIEN     | PROTECT                           | DI        | SI        | RSVD      | IMTMMODE  | DTW                               | STW                               | DBS                   |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DBS       | SBS                               | TS                                                                                                                                            |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 31       | TCIEN    | R/W    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 30:28    | PROTECT  | R/W    | 0           | Protection.                                                                                                                   |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 27       | DI       | R/W    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 26       | SI       | R/W    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 25       | RSVD     |        |             |                                                                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 24       | IMTMMODE | R/W    | 0           | In Memory-to-memory mode, Set this bit high when Src data size is larger than Dst.                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 23:21    | DTW      | R/W    | 3'B010      | Destination transfer width: 8/16/32                                                                                           |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 20:18    | STW      | R/W    | 3'B010      | Source transfer width: 8/16/32                                                                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 17:15    | DBS      | R/W    | 3'B001      | Destination burst size: 1/4/8/16                                                                                              |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 14:12    | SBS      | R/W    | 3'B001      | Source burst size: 1/4/8/16. Note CH FIFO Size is 16Bytes and SBSize*Swidth should <= 16B                                     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 11:0     | TS       | R/W    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C0Config
--------------
 
**地址：**  0x4000c110
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                  | LLICOUNT                                                                                                              | RSVD      | HALT      | ACTIVE    | LOCK      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TCIM      | IEM       | FLOWCTRL                          | DSTPH                                                     | SRCPH                                                     | CHEN      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 31:30    | RSVD     |        |             |                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 29:20    | LLICOUNT | R      | 0           | LLI counter. Increased 1 each LLI run. Cleared 0 when config Control.         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 19       | RSVD     |        |             |                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 18       | HALT     | R/W    | 0           | Halt: 0 = enable DMA requests, 1 = ignore subsequent source DMA requests.     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 17       | ACTIVE   | R      | 0           | Active: 0 = no data in FIFO of the channel, 1 = FIFO of the channel has data. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 16       | LOCK     | R/W    | 0           | Lock.                                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 15       | TCIM     | R/W    | 0           | Terminal count interrupt mask.                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 14       | IEM      | R/W    | 0           | Interrupt error mask.                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 13:11    | FLOWCTRL | R/W    | 0           | 000: Memory-to-memory (DMA)                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | 001: Memory-to-peripheral (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 010: Peripheral-to-memory (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 011: Source peripheral-to-Destination peripheral (DMA)                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 100: Source peripheral-to-Destination peripheral (Destination peripheral)     |
+          +          +        +             +                                                                               +
|          |          |        |             | 101: Memory-to-peripheral (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 110: Peripheral-to-memory (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 111: Source peripheral-to-Destination peripheral (Source peripheral)          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 10:6     | DSTPH    | R/W    | 0           | Destination peripheral.                                                       |
+          +          +        +             +                                                                               +
|          |          |        |             | [23:22] DAC/ADC                                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | [11:10] SPI TX/RX                                                             |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 7: 6] I2C TX/RX                                                             |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 3: 0] UART1 TX/RX ; UART0 TX/RX                                             |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 5:1      | SRCPH    | R/W    | 0           | Source peripheral.                                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 0        | CHEN     | R/W    | 0           | Channel enable.                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+

DMA_C1SrcAddr
---------------
 
**地址：**  0x4000c200
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SRCADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SRCADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------+
| 位       | 名称     |权限    | 复位值      | 描述               |
+----------+----------+--------+-------------+--------------------+
| 31:0     | SRCADDR  | R/W    | 0           | DMA source address |
+----------+----------+--------+-------------+--------------------+

DMA_C1DstAddr
---------------
 
**地址：**  0x4000c204
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSTADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSTADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                    |
+----------+----------+--------+-------------+-------------------------+
| 31:0     | DSTADDR  | R/W    | 0           | DMA Destination address |
+----------+----------+--------+-------------+-------------------------+

DMA_C1LLI
-----------
 
**地址：**  0x4000c208
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| LLI                                                                                                                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| LLI                                                                                                                                                                   | RSVD                  |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                          |
+----------+----------+--------+-------------+-----------------------------------------------+
| 31:2     | LLI      | R/W    | 0           | First linked list item. Bits [1:0] must be 0. |
+----------+----------+--------+-------------+-----------------------------------------------+
| 1:0      | RSVD     |        |             |                                               |
+----------+----------+--------+-------------+-----------------------------------------------+

DMA_C1Control
---------------
 
**地址：**  0x4000c20c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| I         | PROT                              | DI        | SI        | RSVD                  | DWIDTH                            | SWIDTH                            | DBSIZE                |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DBSIZE    | SBSIZE                            | TRANSIZE                                                                                                                                      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 31       | I        | R/W    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 30:28    | PROT     | R/W    | 0           | Protection.                                                                                                                   |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 27       | DI       | R/W    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 26       | SI       | R/W    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 25:24    | RSVD     |        |             |                                                                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 23:21    | DWIDTH   | R/W    | 3'B010      | Destination transfer width: 8/16/32                                                                                           |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 20:18    | SWIDTH   | R/W    | 3'B010      | Source transfer width: 8/16/32                                                                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 17:15    | DBSIZE   | R/W    | 3'B001      | Destination burst size: 1/4/8/16                                                                                              |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 14:12    | SBSIZE   | R/W    | 3'B001      | Source burst size: 1/4/8/16. Note CH FIFO Size is 16Bytes and SBSize*Swidth should <= 16B                                     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 11:0     | TRANSIZE | R/W    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C1Config
--------------
 
**地址：**  0x4000c210
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                      | H         | A         | L         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| ITC       | IE        | FLOWCTRL                          | DSTPH                                                     | SRCPH                                                     | E         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 31:19    | RSVD     |        |             |                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 18       | H        | R/W    | 0           | Halt: 0 = enable DMA requests, 1 = ignore subsequent source DMA requests.     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 17       | A        | R      | 0           | Active: 0 = no data in FIFO of the channel, 1 = FIFO of the channel has data. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 16       | L        | R/W    | 0           | Lock.                                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 15       | ITC      | R/W    | 0           | Terminal count interrupt mask.                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 14       | IE       | R/W    | 0           | Interrupt error mask.                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 13:11    | FLOWCTRL | R/W    | 0           | 000: Memory-to-memory (DMA)                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | 001: Memory-to-peripheral (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 010: Peripheral-to-memory (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 011: Source peripheral-to-Destination peripheral (DMA)                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 100: Source peripheral-to-Destination peripheral (Destination peripheral)     |
+          +          +        +             +                                                                               +
|          |          |        |             | 101: Memory-to-peripheral (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 110: Peripheral-to-memory (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 111: Source peripheral-to-Destination peripheral (Source peripheral)          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 10:6     | DSTPH    | R/W    | 0           | Destination peripheral.                                                       |
+          +          +        +             +                                                                               +
|          |          |        |             | [23:22] GPADC                                                                 |
+          +          +        +             +                                                                               +
|          |          |        |             | [21:18] I2S                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [17:14] PDM                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [13:10] SPI                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 9: 6] I2C                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 5: 0] UART                                                                  |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 5:1      | SRCPH    | R/W    | 0           | Source peripheral.                                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 0        | E        | R/W    | 0           | Channel enable.                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+

DMA_C2SrcAddr
---------------
 
**地址：**  0x4000c300
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SRCADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SRCADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------+
| 位       | 名称     |权限    | 复位值      | 描述               |
+----------+----------+--------+-------------+--------------------+
| 31:0     | SRCADDR  | R/W    | 0           | DMA source address |
+----------+----------+--------+-------------+--------------------+

DMA_C2DstAddr
---------------
 
**地址：**  0x4000c304
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSTADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSTADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                    |
+----------+----------+--------+-------------+-------------------------+
| 31:0     | DSTADDR  | R/W    | 0           | DMA Destination address |
+----------+----------+--------+-------------+-------------------------+

DMA_C2LLI
-----------
 
**地址：**  0x4000c308
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| LLI                                                                                                                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| LLI                                                                                                                                                                   | RSVD                  |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                          |
+----------+----------+--------+-------------+-----------------------------------------------+
| 31:2     | LLI      | R/W    | 0           | First linked list item. Bits [1:0] must be 0. |
+----------+----------+--------+-------------+-----------------------------------------------+
| 1:0      | RSVD     |        |             |                                               |
+----------+----------+--------+-------------+-----------------------------------------------+

DMA_C2Control
---------------
 
**地址：**  0x4000c30c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| I         | PROT                              | DI        | SI        | RSVD                  | DWIDTH                            | SWIDTH                            | DBSIZE                |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DBSIZE    | SBSIZE                            | TRANSIZE                                                                                                                                      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 31       | I        | R/W    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 30:28    | PROT     | R/W    | 0           | Protection.                                                                                                                   |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 27       | DI       | R/W    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 26       | SI       | R/W    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 25:24    | RSVD     |        |             |                                                                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 23:21    | DWIDTH   | R/W    | 3'B010      | Destination transfer width: 8/16/32                                                                                           |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 20:18    | SWIDTH   | R/W    | 3'B010      | Source transfer width: 8/16/32                                                                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 17:15    | DBSIZE   | R/W    | 3'B001      | Destination burst size: 1/4/8/16                                                                                              |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 14:12    | SBSIZE   | R/W    | 3'B001      | Source burst size: 1/4/8/16. Note CH FIFO Size is 16Bytes and SBSize*Swidth should <= 16B                                     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 11:0     | TRANSIZE | R/W    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C2Config
--------------
 
**地址：**  0x4000c310
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                      | H         | A         | L         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| ITC       | IE        | FLOWCTRL                          | DSTPH                                                     | SRCPH                                                     | E         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 31:19    | RSVD     |        |             |                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 18       | H        | R/W    | 0           | Halt: 0 = enable DMA requests, 1 = ignore subsequent source DMA requests.     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 17       | A        | R      | 0           | Active: 0 = no data in FIFO of the channel, 1 = FIFO of the channel has data. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 16       | L        | R/W    | 0           | Lock.                                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 15       | ITC      | R/W    | 0           | Terminal count interrupt mask.                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 14       | IE       | R/W    | 0           | Interrupt error mask.                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 13:11    | FLOWCTRL | R/W    | 0           | 000: Memory-to-memory (DMA)                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | 001: Memory-to-peripheral (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 010: Peripheral-to-memory (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 011: Source peripheral-to-Destination peripheral (DMA)                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 100: Source peripheral-to-Destination peripheral (Destination peripheral)     |
+          +          +        +             +                                                                               +
|          |          |        |             | 101: Memory-to-peripheral (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 110: Peripheral-to-memory (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 111: Source peripheral-to-Destination peripheral (Source peripheral)          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 10:6     | DSTPH    | R/W    | 0           | Destination peripheral.                                                       |
+          +          +        +             +                                                                               +
|          |          |        |             | [23:22] GPADC                                                                 |
+          +          +        +             +                                                                               +
|          |          |        |             | [21:18] I2S                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [17:14] PDM                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [13:10] SPI                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 9: 6] I2C                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 5: 0] UART                                                                  |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 5:1      | SRCPH    | R/W    | 0           | Source peripheral.                                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 0        | E        | R/W    | 0           | Channel enable.                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+

DMA_C3SrcAddr
---------------
 
**地址：**  0x4000c400
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SRCADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| SRCADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------+
| 位       | 名称     |权限    | 复位值      | 描述               |
+----------+----------+--------+-------------+--------------------+
| 31:0     | SRCADDR  | R/W    | 0           | DMA source address |
+----------+----------+--------+-------------+--------------------+

DMA_C3DstAddr
---------------
 
**地址：**  0x4000c404
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSTADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DSTADDR                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                    |
+----------+----------+--------+-------------+-------------------------+
| 31:0     | DSTADDR  | R/W    | 0           | DMA Destination address |
+----------+----------+--------+-------------+-------------------------+

DMA_C3LLI
-----------
 
**地址：**  0x4000c408
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| LLI                                                                                                                                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| LLI                                                                                                                                                                   | RSVD                  |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                          |
+----------+----------+--------+-------------+-----------------------------------------------+
| 31:2     | LLI      | R/W    | 0           | First linked list item. Bits [1:0] must be 0. |
+----------+----------+--------+-------------+-----------------------------------------------+
| 1:0      | RSVD     |        |             |                                               |
+----------+----------+--------+-------------+-----------------------------------------------+

DMA_C3Control
---------------
 
**地址：**  0x4000c40c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| I         | PROT                              | DI        | SI        | RSVD                  | DWIDTH                            | SWIDTH                            | DBSIZE                |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| DBSIZE    | SBSIZE                            | TRANSIZE                                                                                                                                      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 31       | I        | R/W    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 30:28    | PROT     | R/W    | 0           | Protection.                                                                                                                   |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 27       | DI       | R/W    | 1           | Destination increment. When set, the Destination address is incremented after each transfer.                                  |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 26       | SI       | R/W    | 1           | Source increment. When set, the source address is incremented after each transfer.                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 25:24    | RSVD     |        |             |                                                                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 23:21    | DWIDTH   | R/W    | 3'B010      | Destination transfer width: 8/16/32                                                                                           |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 20:18    | SWIDTH   | R/W    | 3'B010      | Source transfer width: 8/16/32                                                                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 17:15    | DBSIZE   | R/W    | 3'B001      | Destination burst size: 1/4/8/16                                                                                              |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 14:12    | SBSIZE   | R/W    | 3'B001      | Source burst size: 1/4/8/16. Note CH FIFO Size is 16Bytes and SBSize*Swidth should <= 16B                                     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
| 11:0     | TRANSIZE | R/W    | 0           | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                       |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------------------------------------------------------+

DMA_C3Config
--------------
 
**地址：**  0x4000c410
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                      | H         | A         | L         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| ITC       | IE        | FLOWCTRL                          | DSTPH                                                     | SRCPH                                                     | E         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 位       | 名称     |权限    | 复位值      | 描述                                                                          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 31:19    | RSVD     |        |             |                                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 18       | H        | R/W    | 0           | Halt: 0 = enable DMA requests, 1 = ignore subsequent source DMA requests.     |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 17       | A        | R      | 0           | Active: 0 = no data in FIFO of the channel, 1 = FIFO of the channel has data. |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 16       | L        | R/W    | 0           | Lock.                                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 15       | ITC      | R/W    | 0           | Terminal count interrupt mask.                                                |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 14       | IE       | R/W    | 0           | Interrupt error mask.                                                         |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 13:11    | FLOWCTRL | R/W    | 0           | 000: Memory-to-memory (DMA)                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | 001: Memory-to-peripheral (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 010: Peripheral-to-memory (DMA)                                               |
+          +          +        +             +                                                                               +
|          |          |        |             | 011: Source peripheral-to-Destination peripheral (DMA)                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 100: Source peripheral-to-Destination peripheral (Destination peripheral)     |
+          +          +        +             +                                                                               +
|          |          |        |             | 101: Memory-to-peripheral (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 110: Peripheral-to-memory (peripheral)                                        |
+          +          +        +             +                                                                               +
|          |          |        |             | 111: Source peripheral-to-Destination peripheral (Source peripheral)          |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 10:6     | DSTPH    | R/W    | 0           | Destination peripheral.                                                       |
+          +          +        +             +                                                                               +
|          |          |        |             | [23:22] GPADC                                                                 |
+          +          +        +             +                                                                               +
|          |          |        |             | [21:18] I2S                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [17:14] PDM                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [13:10] SPI                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 9: 6] I2C                                                                   |
+          +          +        +             +                                                                               +
|          |          |        |             | [ 5: 0] UART                                                                  |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 5:1      | SRCPH    | R/W    | 0           | Source peripheral.                                                            |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+
| 0        | E        | R/W    | 0           | Channel enable.                                                               |
+----------+----------+--------+-------------+-------------------------------------------------------------------------------+

