{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640611593835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640611593835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 21:26:33 2021 " "Processing started: Mon Dec 27 21:26:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640611593835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611593835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mediKit -c mediKit " "Command: quartus_map --read_settings_files=on --write_settings_files=off mediKit -c mediKit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611593835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640611594841 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640611594841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medikit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file medikit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mediKit " "Found entity 1: mediKit" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numkeyandsegdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numkeyandsegdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 numKeyAndSegDriver-a " "Found design unit 1: numKeyAndSegDriver-a" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606597 ""} { "Info" "ISGN_ENTITY_NAME" "1 numKeyAndSegDriver " "Found entity 1: numKeyAndSegDriver" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behave " "Found design unit 1: main-behave" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606600 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDdriver-a " "Found design unit 1: LEDdriver-a" {  } { { "LEDdriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LEDdriver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606602 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "LEDdriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LEDdriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDdecoder-behave " "Found design unit 1: LCDdecoder-behave" {  } { { "LCDdecoder.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCDdecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606604 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDdecoder " "Found entity 1: LCDdecoder" {  } { { "LCDdecoder.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCDdecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd1602driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD1602driver-a " "Found design unit 1: LCD1602driver-a" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606607 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD1602driver " "Found entity 1: LCD1602driver" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticedriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latticedriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latticeDriver-a " "Found design unit 1: latticeDriver-a" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606610 ""} { "Info" "ISGN_ENTITY_NAME" "1 latticeDriver " "Found entity 1: latticeDriver" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyINput-a " "Found design unit 1: keyINput-a" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606611 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyINput " "Found entity 1: keyINput" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_500.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_500.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_500-behave " "Found design unit 1: freqDiv_500-behave" {  } { { "freqDiv_500.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_500.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606613 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_500 " "Found entity 1: freqDiv_500" {  } { { "freqDiv_500.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_500.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_250.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_250.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_250-behave " "Found design unit 1: freqDiv_250-behave" {  } { { "freqDiv_250.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_250.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606615 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_250 " "Found entity 1: freqDiv_250" {  } { { "freqDiv_250.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_250.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_20-behave " "Found design unit 1: freqDiv_20-behave" {  } { { "freqDiv_20.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_20.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606616 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_20 " "Found entity 1: freqDiv_20" {  } { { "freqDiv_20.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_125.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_125.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_125-behave " "Found design unit 1: freqDiv_125-behave" {  } { { "freqDiv_125.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_125.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606618 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_125 " "Found entity 1: freqDiv_125" {  } { { "freqDiv_125.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_125.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_1000-behave " "Found design unit 1: freqDiv_1000-behave" {  } { { "freqDiv_1000.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_1000.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606620 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_1000 " "Found entity 1: freqDiv_1000" {  } { { "freqDiv_1000.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_1000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzerdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzerdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzerDriver-behave " "Found design unit 1: buzzerDriver-behave" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606621 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzerDriver " "Found entity 1: buzzerDriver" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611606621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mediKit " "Elaborating entity \"mediKit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640611606716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzerDriver buzzerDriver:inst31 " "Elaborating entity \"buzzerDriver\" for hierarchy \"buzzerDriver:inst31\"" {  } { { "mediKit.bdf" "inst31" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 848 1248 1432 960 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606718 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count buzzerDriver.vhd(41) " "VHDL Process Statement warning at buzzerDriver.vhd(41): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606719 "|mediKit|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_base buzzerDriver.vhd(42) " "VHDL Process Statement warning at buzzerDriver.vhd(42): signal \"clk_base\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606719 "|mediKit|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buz0 buzzerDriver.vhd(43) " "VHDL Process Statement warning at buzzerDriver.vhd(43): signal \"buz0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606719 "|mediKit|buzzerDriver:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_500 freqDiv_500:inst26 " "Elaborating entity \"freqDiv_500\" for hierarchy \"freqDiv_500:inst26\"" {  } { { "mediKit.bdf" "inst26" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 808 400 544 888 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst14 " "Elaborating entity \"main\" for hierarchy \"main:inst14\"" {  } { { "mediKit.bdf" "inst14" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 360 408 608 664 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_b0 main.vhd(81) " "VHDL Process Statement warning at main.vhd(81): signal \"cnt_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606724 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_b0 main.vhd(94) " "VHDL Process Statement warning at main.vhd(94): signal \"cnt_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606724 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_b0 main.vhd(107) " "VHDL Process Statement warning at main.vhd(107): signal \"cnt_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606725 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_b0 main.vhd(120) " "VHDL Process Statement warning at main.vhd(120): signal \"cnt_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606725 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_b0 main.vhd(133) " "VHDL Process Statement warning at main.vhd(133): signal \"cnt_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606725 "|mediKit|main:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyINput keyINput:inst " "Elaborating entity \"keyINput\" for hierarchy \"keyINput:inst\"" {  } { { "mediKit.bdf" "inst" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 360 104 248 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_20 freqDiv_20:inst1 " "Elaborating entity \"freqDiv_20\" for hierarchy \"freqDiv_20:inst1\"" {  } { { "mediKit.bdf" "inst1" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 192 -8 136 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numKeyAndSegDriver numKeyAndSegDriver:inst34 " "Elaborating entity \"numKeyAndSegDriver\" for hierarchy \"numKeyAndSegDriver:inst34\"" {  } { { "mediKit.bdf" "inst34" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 376 896 1096 552 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606728 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre numkeyAndSegDriver.vhd(346) " "VHDL Process Statement warning at numkeyAndSegDriver.vhd(346): signal \"pre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606734 "|mediKit|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C numkeyAndSegDriver.vhd(346) " "VHDL Process Statement warning at numkeyAndSegDriver.vhd(346): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606734 "|mediKit|numKeyAndSegDriver:inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_1000 freqDiv_1000:inst23 " "Elaborating entity \"freqDiv_1000\" for hierarchy \"freqDiv_1000:inst23\"" {  } { { "mediKit.bdf" "inst23" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 720 400 544 800 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602driver LCD1602driver:inst35 " "Elaborating entity \"LCD1602driver\" for hierarchy \"LCD1602driver:inst35\"" {  } { { "mediKit.bdf" "inst35" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { -40 1248 1496 232 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606736 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(73) " "VHDL Process Statement warning at LCD1602driver.vhd(73): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606737 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(74) " "VHDL Process Statement warning at LCD1602driver.vhd(74): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606737 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(78) " "VHDL Process Statement warning at LCD1602driver.vhd(78): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(79) " "VHDL Process Statement warning at LCD1602driver.vhd(79): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(83) " "VHDL Process Statement warning at LCD1602driver.vhd(83): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(84) " "VHDL Process Statement warning at LCD1602driver.vhd(84): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(90) " "VHDL Process Statement warning at LCD1602driver.vhd(90): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(91) " "VHDL Process Statement warning at LCD1602driver.vhd(91): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(95) " "VHDL Process Statement warning at LCD1602driver.vhd(95): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(96) " "VHDL Process Statement warning at LCD1602driver.vhd(96): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(100) " "VHDL Process Statement warning at LCD1602driver.vhd(100): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(101) " "VHDL Process Statement warning at LCD1602driver.vhd(101): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606738 "|mediKit|LCD1602driver:inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdecoder LCDdecoder:inst36 " "Elaborating entity \"LCDdecoder\" for hierarchy \"LCDdecoder:inst36\"" {  } { { "mediKit.bdf" "inst36" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { -664 824 1016 -584 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latticeDriver latticeDriver:inst30 " "Elaborating entity \"latticeDriver\" for hierarchy \"latticeDriver:inst30\"" {  } { { "mediKit.bdf" "inst30" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 672 1248 1440 816 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606743 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_2 latticeDriver.vhd(122) " "VHDL Process Statement warning at latticeDriver.vhd(122): signal \"sel2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_2 latticeDriver.vhd(145) " "VHDL Process Statement warning at latticeDriver.vhd(145): signal \"sel2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_2 latticeDriver.vhd(168) " "VHDL Process Statement warning at latticeDriver.vhd(168): signal \"sel2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_8 latticeDriver.vhd(191) " "VHDL Process Statement warning at latticeDriver.vhd(191): signal \"sel2_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_8 latticeDriver.vhd(215) " "VHDL Process Statement warning at latticeDriver.vhd(215): signal \"sel2_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_8 latticeDriver.vhd(238) " "VHDL Process Statement warning at latticeDriver.vhd(238): signal \"sel2_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r latticeDriver.vhd(67) " "VHDL Process Statement warning at latticeDriver.vhd(67): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_g latticeDriver.vhd(67) " "VHDL Process Statement warning at latticeDriver.vhd(67): inferring latch(es) for signal or variable \"col_g\", which holds its previous value in one or more paths through the process" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row latticeDriver.vhd(67) " "VHDL Process Statement warning at latticeDriver.vhd(67): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] latticeDriver.vhd(67) " "Inferred latch for \"row\[0\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] latticeDriver.vhd(67) " "Inferred latch for \"row\[1\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] latticeDriver.vhd(67) " "Inferred latch for \"row\[2\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606744 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] latticeDriver.vhd(67) " "Inferred latch for \"row\[3\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] latticeDriver.vhd(67) " "Inferred latch for \"row\[4\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] latticeDriver.vhd(67) " "Inferred latch for \"row\[5\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] latticeDriver.vhd(67) " "Inferred latch for \"row\[6\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] latticeDriver.vhd(67) " "Inferred latch for \"row\[7\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[0\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[1\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[2\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[3\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[4\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[5\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[6\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[7\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[0\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[1\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[2\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[3\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[4\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[5\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[6\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[7\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611606745 "|mediKit|latticeDriver:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_250 freqDiv_250:inst28 " "Elaborating entity \"freqDiv_250\" for hierarchy \"freqDiv_250:inst28\"" {  } { { "mediKit.bdf" "inst28" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 792 736 880 872 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_125 freqDiv_125:inst29 " "Elaborating entity \"freqDiv_125\" for hierarchy \"freqDiv_125:inst29\"" {  } { { "mediKit.bdf" "inst29" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 880 736 880 960 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:inst32 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:inst32\"" {  } { { "mediKit.bdf" "inst32" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 568 912 1080 648 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611606754 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod0\"" {  } { { "numkeyAndSegDriver.vhd" "Mod0" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div1\"" {  } { { "numkeyAndSegDriver.vhd" "Div1" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod2\"" {  } { { "numkeyAndSegDriver.vhd" "Mod2" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div2\"" {  } { { "numkeyAndSegDriver.vhd" "Div2" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod4\"" {  } { { "numkeyAndSegDriver.vhd" "Mod4" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div3\"" {  } { { "numkeyAndSegDriver.vhd" "Div3" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod6\"" {  } { { "numkeyAndSegDriver.vhd" "Mod6" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div0\"" {  } { { "numkeyAndSegDriver.vhd" "Div0" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod1\"" {  } { { "numkeyAndSegDriver.vhd" "Mod1" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod3\"" {  } { { "numkeyAndSegDriver.vhd" "Mod3" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 279 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod5\"" {  } { { "numkeyAndSegDriver.vhd" "Mod5" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 309 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640611608244 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640611608244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Mod0\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611608311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Mod0 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608311 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640611608311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_tnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_hie.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_j7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Div1\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611608788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Div1 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608788 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640611608788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nvl " "Found entity 1: lpm_divide_nvl" {  } { { "db/lpm_divide_nvl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_nvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bie " "Found entity 1: alt_u_div_bie" {  } { { "db/alt_u_div_bie.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_bie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Mod2\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611608920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Mod2 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611608920 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640611608920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rnl " "Found entity 1: lpm_divide_rnl" {  } { { "db/lpm_divide_rnl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_rnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611608979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611608979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611609004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611609004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_die.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611609029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611609029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Div0\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640611609072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Div0 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609072 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640611609072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_ovl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611609135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611609135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611609162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611609162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eie " "Found entity 1: alt_u_div_eie" {  } { { "db/alt_u_div_eie.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_eie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640611609188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611609188 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_r\[7\] latticeDriver:inst30\|col_g\[7\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_r\[7\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[7\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609478 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_r\[6\] latticeDriver:inst30\|col_g\[7\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_r\[6\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[7\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609478 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_g\[6\] latticeDriver:inst30\|col_g\[7\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_g\[6\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[7\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609478 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_g\[3\] latticeDriver:inst30\|col_g\[4\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_g\[3\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[4\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609478 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_r\[0\] latticeDriver:inst30\|col_r\[1\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_r\[0\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_r\[1\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640611609478 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1640611609478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:inst30\|col_g\[7\] " "Latch latticeDriver:inst30\|col_g\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:inst14\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640611609479 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:inst14\|cur_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640611609479 ""}  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640611609479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:inst30\|col_g\[4\] " "Latch latticeDriver:inst30\|col_g\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:inst14\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640611609480 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:inst14\|cur_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640611609480 ""}  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640611609480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:inst30\|col_r\[1\] " "Latch latticeDriver:inst30\|col_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:inst14\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal main:inst14\|cur_state\[3\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640611609480 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:inst14\|cur_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640611609480 ""}  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640611609480 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 0 1608 1784 16 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[5\] GND " "Pin \"col_green\[5\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[2\] GND " "Pin \"col_green\[2\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[1\] GND " "Pin \"col_green\[1\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[0\] GND " "Pin \"col_green\[0\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[5\] GND " "Pin \"col_red\[5\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[4\] GND " "Pin \"col_red\[4\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[3\] GND " "Pin \"col_red\[3\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[2\] GND " "Pin \"col_red\[2\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640611610367 "|mediKit|col_red[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640611610367 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640611611825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1372 " "Implemented 1372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640611611869 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640611611869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1289 " "Implemented 1289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640611611869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640611611869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640611611969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 21:26:51 2021 " "Processing ended: Mon Dec 27 21:26:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640611611969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640611611969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640611611969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640611611969 ""}
