// Seed: 3605105460
`timescale 1ps / 1ps
module module_0 (
    input tri   id_0,
    input logic id_1
);
  assign id_2[{1{1}}] = id_0[1] ? 1 : 1 - 1'b0 & 1;
  logic id_3;
endmodule
