
*** Running vivado
    with args -log system_a3_slot_5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_a3_slot_5_0.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_a3_slot_5_0.tcl -notrace
Command: synth_design -top system_a3_slot_5_0 -part xczu9eg-ffvb1156-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-ffvb1156'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -268 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18702 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.918 ; gain = 0.000 ; free physical = 4529 ; free virtual = 26023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_a3_slot_5_0' [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_5_0/synth/system_a3_slot_5_0.vhd:71]
	Parameter C_ARTICO3_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ARTICO3_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM bound to: 4096 - type: integer 
	Parameter C_NUM_MEM bound to: 2 - type: integer 
	Parameter C_NUM_REG bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a3_wrapper' declared at '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:30' bound to instance 'U0' of component 'a3_wrapper' [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_5_0/synth/system_a3_slot_5_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'a3_wrapper' [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:52]
	Parameter C_ARTICO3_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ARTICO3_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_MEM bound to: 4096 - type: integer 
	Parameter C_NUM_MEM bound to: 2 - type: integer 
	Parameter C_NUM_REG bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:70]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:78]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:86]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:87]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:96]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:100]
INFO: [Synth 8-638] synthesizing module 'bram_dualport' [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:59]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_MEM_DEPTH bound to: 512 - type: integer 
	Parameter C_MEM_MODE bound to: LOW_LATENCY - type: string 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:32]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:99]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'bram_dualport' (1#1) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/bram_dualport.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element MEM_POS_reg was removed.  [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'a3_wrapper' (2#1) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ipshared/eb0c/hdl/vhdl/a3_wrapper.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'system_a3_slot_5_0' (3#1) [/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.srcs/sources_1/bd/system/ip/system_a3_slot_5_0/synth/system_a3_slot_5_0.vhd:71]
WARNING: [Synth 8-3331] design bram_dualport has unconnected port rst_a
WARNING: [Synth 8-3331] design bram_dualport has unconnected port rst_b
WARNING: [Synth 8-3331] design a3_wrapper has unconnected port s_artico3_start
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1437.918 ; gain = 0.000 ; free physical = 4484 ; free virtual = 25978
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1437.918 ; gain = 0.000 ; free physical = 4510 ; free virtual = 26005
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1993.020 ; gain = 0.000 ; free physical = 701 ; free virtual = 22208
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1993.020 ; gain = 555.102 ; free physical = 204 ; free virtual = 21699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1993.020 ; gain = 555.102 ; free physical = 203 ; free virtual = 21698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1993.020 ; gain = 555.102 ; free physical = 202 ; free virtual = 21698
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1993.020 ; gain = 555.102 ; free physical = 165 ; free virtual = 21661
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram_dualport 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module a3_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U0/reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design system_a3_slot_5_0 has port s_artico3_ready driven by constant 1
WARNING: [Synth 8-3331] design bram_dualport has unconnected port rst_a
WARNING: [Synth 8-3331] design bram_dualport has unconnected port rst_b
WARNING: [Synth 8-3331] design system_a3_slot_5_0 has unconnected port s_artico3_start
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1993.020 ; gain = 555.102 ; free physical = 234 ; free virtual = 21730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_dualport: | mem_reg    | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|bram_dualport: | mem_reg    | 512 x 32(READ_FIRST)   | W | R | 512 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2594.996 ; gain = 1157.078 ; free physical = 201 ; free virtual = 17324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2594.996 ; gain = 1157.078 ; free physical = 212 ; free virtual = 17336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/memory_bank[0].mem_i/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/memory_bank[0].mem_i/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/memory_bank[1].mem_i/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/memory_bank[1].mem_i/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 163 ; free virtual = 17286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 166 ; free virtual = 17105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 169 ; free virtual = 17104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 163 ; free virtual = 17098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 162 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 162 ; free virtual = 17097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 160 ; free virtual = 17095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |   170|
|2     |LUT2     |    21|
|3     |LUT3     |   101|
|4     |LUT4     |    41|
|5     |LUT5     |    36|
|6     |LUT6     |     9|
|7     |RAMB36E2 |     2|
|8     |FDRE     |   157|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |   537|
|2     |  U0                       |a3_wrapper       |   537|
|3     |    \memory_bank[0].mem_i  |bram_dualport__1 |     1|
|4     |    \memory_bank[1].mem_i  |bram_dualport    |     1|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.027 ; gain = 1178.109 ; free physical = 159 ; free virtual = 17094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2616.027 ; gain = 623.008 ; free physical = 188 ; free virtual = 17095
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2616.035 ; gain = 1178.109 ; free physical = 222 ; free virtual = 17130
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/memory_bank[0].mem_i/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/memory_bank[1].mem_i/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

57 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2667.043 ; gain = 1283.516 ; free physical = 440 ; free virtual = 17119
INFO: [Common 17-1381] The checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/system_a3_slot_5_0_synth_1/system_a3_slot_5_0.dcp' has been generated.
WARNING: [Coretcl 2-1488] Problem adding IP cache entry: Directory already exists: /home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.cache/ip/2017.1/1b4425ef69f7657f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/leonardo/Desktop/artico_spider/artico3/demos/flexible_GSZIE_matmul/build.hw/myARTICo3.runs/system_a3_slot_5_0_synth_1/system_a3_slot_5_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2691.055 ; gain = 0.000 ; free physical = 220 ; free virtual = 16408
INFO: [Common 17-206] Exiting Vivado at Tue Sep 25 11:46:15 2018...
