<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1_VGAController.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TDMS_encoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TDMS_encoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="TDMS_encoder.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="atlys_lab_video.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="atlys_lab_video.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="atlys_lab_video.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="atlys_lab_video.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="atlys_lab_video.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="atlys_lab_video.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="atlys_lab_video.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="atlys_lab_video.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="atlys_lab_video.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="atlys_lab_video.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="atlys_lab_video.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="atlys_lab_video.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="atlys_lab_video.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="atlys_lab_video.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="atlys_lab_video.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="atlys_lab_video.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="atlys_lab_video.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="atlys_lab_video.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="atlys_lab_video.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="atlys_lab_video.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="atlys_lab_video.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="atlys_lab_video.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="atlys_lab_video.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="atlys_lab_video_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="atlys_lab_video_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="atlys_lab_video_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="atlys_lab_video_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="atlys_lab_video_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="atlys_lab_video_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atlys_lab_video_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atlys_lab_video_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="atlys_lab_video_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="atlys_lab_video_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atlys_lab_video_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="atlys_lab_video_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="atlys_lab_video_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="atlys_lab_video_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atlys_lab_video_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="count_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="count_reg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="count_reg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dvid.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dvid.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dvid.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="h_sync_gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="h_sync_gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="h_sync_gen.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="h_sync_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="h_sync_testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pixel_gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pixel_gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pixel_gen.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="v_sync_gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="v_sync_gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="v_sync_gen.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="v_sync_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="v_sync_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_sync.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_sync.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vga_sync.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_sync_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_sync_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vga_sync_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_sync_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1391537710" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1391537710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391637464" xil_pn:in_ck="617879941964418457" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1391637464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TDMS_encoder.vhd"/>
      <outfile xil_pn:name="atlys_lab_video.vhd"/>
      <outfile xil_pn:name="dvid.vhd"/>
      <outfile xil_pn:name="h_sync_gen.vhd"/>
      <outfile xil_pn:name="h_sync_testbench.vhd"/>
      <outfile xil_pn:name="pixel_gen.vhd"/>
      <outfile xil_pn:name="v_sync_gen.vhd"/>
      <outfile xil_pn:name="v_sync_test.vhd"/>
      <outfile xil_pn:name="vga_sync.vhd"/>
      <outfile xil_pn:name="vga_sync_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1391637383" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8228363422099044047" xil_pn:start_ts="1391637383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391637383" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2565975071334135475" xil_pn:start_ts="1391637383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391537710" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7619469927417452607" xil_pn:start_ts="1391537710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1391637468" xil_pn:in_ck="617879941964418457" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1391637468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TDMS_encoder.vhd"/>
      <outfile xil_pn:name="atlys_lab_video.vhd"/>
      <outfile xil_pn:name="dvid.vhd"/>
      <outfile xil_pn:name="h_sync_gen.vhd"/>
      <outfile xil_pn:name="h_sync_testbench.vhd"/>
      <outfile xil_pn:name="pixel_gen.vhd"/>
      <outfile xil_pn:name="v_sync_gen.vhd"/>
      <outfile xil_pn:name="v_sync_test.vhd"/>
      <outfile xil_pn:name="vga_sync.vhd"/>
      <outfile xil_pn:name="vga_sync_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1391637473" xil_pn:in_ck="617879941964418457" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7002874976913389854" xil_pn:start_ts="1391637468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="vga_sync_test_beh.prj"/>
      <outfile xil_pn:name="vga_sync_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1391637473" xil_pn:in_ck="-395125216691432230" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5769073576539970155" xil_pn:start_ts="1391637473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="vga_sync_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1391536323" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1391536323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391536323" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5764571756580905616" xil_pn:start_ts="1391536323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391641930" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6310879459283955489" xil_pn:start_ts="1391641930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391536323" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1391536323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391536323" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5532685774550232370" xil_pn:start_ts="1391536323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391641930" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1391641930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391641930" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2588198009464819947" xil_pn:start_ts="1391641930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391643280" xil_pn:in_ck="8976952964806958332" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1142154541897582257" xil_pn:start_ts="1391643267">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="atlys_lab_video.lso"/>
      <outfile xil_pn:name="atlys_lab_video.ngc"/>
      <outfile xil_pn:name="atlys_lab_video.ngr"/>
      <outfile xil_pn:name="atlys_lab_video.prj"/>
      <outfile xil_pn:name="atlys_lab_video.stx"/>
      <outfile xil_pn:name="atlys_lab_video.syr"/>
      <outfile xil_pn:name="atlys_lab_video.xst"/>
      <outfile xil_pn:name="atlys_lab_video_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1391641942" xil_pn:in_ck="6578114222110546020" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-46420871015216857" xil_pn:start_ts="1391641942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391643286" xil_pn:in_ck="6120967726365628475" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4671997287442417492" xil_pn:start_ts="1391643280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="atlys_lab_video.bld"/>
      <outfile xil_pn:name="atlys_lab_video.ngd"/>
      <outfile xil_pn:name="atlys_lab_video_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391643304" xil_pn:in_ck="-6851772964256580068" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-9014973246963970331" xil_pn:start_ts="1391643286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="atlys_lab_video.pcf"/>
      <outfile xil_pn:name="atlys_lab_video_map.map"/>
      <outfile xil_pn:name="atlys_lab_video_map.mrp"/>
      <outfile xil_pn:name="atlys_lab_video_map.ncd"/>
      <outfile xil_pn:name="atlys_lab_video_map.ngm"/>
      <outfile xil_pn:name="atlys_lab_video_map.xrpt"/>
      <outfile xil_pn:name="atlys_lab_video_summary.xml"/>
      <outfile xil_pn:name="atlys_lab_video_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391643326" xil_pn:in_ck="-5259285659160527851" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1391643304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="atlys_lab_video.ncd"/>
      <outfile xil_pn:name="atlys_lab_video.pad"/>
      <outfile xil_pn:name="atlys_lab_video.par"/>
      <outfile xil_pn:name="atlys_lab_video.ptwx"/>
      <outfile xil_pn:name="atlys_lab_video.unroutes"/>
      <outfile xil_pn:name="atlys_lab_video.xpi"/>
      <outfile xil_pn:name="atlys_lab_video_pad.csv"/>
      <outfile xil_pn:name="atlys_lab_video_pad.txt"/>
      <outfile xil_pn:name="atlys_lab_video_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391643343" xil_pn:in_ck="4047288687453449268" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1391643326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="atlys_lab_video.bgn"/>
      <outfile xil_pn:name="atlys_lab_video.bit"/>
      <outfile xil_pn:name="atlys_lab_video.drc"/>
      <outfile xil_pn:name="atlys_lab_video.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391643326" xil_pn:in_ck="8449543416596198936" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1391643318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="atlys_lab_video.twr"/>
      <outfile xil_pn:name="atlys_lab_video.twx"/>
    </transform>
  </transforms>

</generated_project>
