0.6
2018.2
Jun 14 2018
20:41:02
D:/MIPS32CPU/thinpad_top/thinpad_top.sim/sim_1/impl/func/xsim/tb_func_impl.v,1544076355,verilog,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,,BaudTickGen;BaudTickGen__parameterized0;LLbit_reg;SEG7_LUT;SEG7_LUT_0;async_receiver;async_transmitter;cp0_reg;ctrl;div;ex;ex_mem;glbl;hilo_reg;id;id_ex;if_id;mem;mem_wb;openmips;pc_reg;pll_example;pll_example__pll_example_clk_wiz;regfile;sram;sram_1;thinpad_top;vga,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v,1543033420,verilog,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/BankLib.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/clock.v,1543033420,verilog,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,,clock,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/BankLib.h,1543033420,verilog,,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1543033420,verilog,,,,,,,,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/TimingData.h,1543033420,verilog,,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h;D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,1543033420,verilog,,,,,,,,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/data.h,1543033420,verilog,,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/include/def.h,1543033420,verilog,,,,,,,,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/sram_model.v,1543033420,verilog,,,,sram_model,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/tb.sv,1544073293,systemVerilog,,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sources_1/new/defines.v,tb,,,../../../../../thinpad_top.srcs/sim_1/new/include;../../../../../thinpad_top.srcs/sources_1/ip/pll_example;../../../../../thinpad_top.srcs/sources_1/new,,,,,
,,,,D:/MIPS32CPU/thinpad_top/thinpad_top.srcs/sim_1/new/28F640P30.v,,,,,,,,,,
