[1]we	[1]we_tx_data_0
[1]reset_mode	[1]we_tx_data_0
[1]TX_DATA_REG0.data_in	TX_DATA_REG0.data_out
[1]CLOCK_DIVIDER_REG_LOW.data_out	[1]clock_divider
[1]mode	[1]reset_mode
[1]MODE_REG0.data_out	[1]mode
[1]cs	[1]we_tx_data_0
[1]addr	[1]we_tx_data_0
[1]we_tx_data_0	[1]TX_DATA_REG0.we
[1]clock_divider	[1]extended_mode
[1]CLOCK_DIVIDER_REG_3.data_out	[1]clock_divider
TX_DATA_REG0.data_out	tx_data_0
[1]TX_DATA_REG0.we	TX_DATA_REG0.data_out
[1]extended_mode	[1]we_tx_data_0
[1]transmit_buffer_status	[1]we_tx_data_0
[1]CLOCK_DIVIDER_REG_7.data_out	[1]clock_divider
[1]data_in	[1]TX_DATA_REG0.data_in