verify_local_cpu_features	,	F_60
pr_warn_once	,	F_29
this_cpu_has_cap	,	F_69
SYS_MPIDR_SAFE_VAL	,	V_152
SYS_ID_ISAR1_EL1	,	V_64
CONFIG_COMPAT	,	F_42
shift	,	V_13
valid_mask	,	V_25
hwcap_type	,	V_118
feature_matches	,	F_22
SCOPE_LOCAL_CPU	,	V_104
cpu_online_mask	,	V_136
pr_warn	,	F_16
init_cpu_features	,	F_12
SYS_MVFR2_EL1	,	V_90
GENMASK	,	F_38
pt_regs_write_reg	,	F_87
strict	,	V_30
ARRAY_SIZE	,	F_3
"No Cache Writeback Granule information, assuming cache line size %d\n"	,	L_8
arm64_ftr_reg	,	V_5
cpuid_feature_extract_field	,	F_23
arm64_ftr_set_value	,	F_4
SYS_ID_PFR1_EL1	,	V_84
rc	,	V_126
check_early_cpu_features	,	F_53
check_local_cpu_capabilities	,	F_64
read_cpuid_id	,	F_31
__maybe_unused	,	T_6
static_branch_enable	,	F_50
has_useable_gicv3_cpuif	,	F_27
"%s present but disabled by higher exception level\n"	,	L_3
pfr0	,	V_115
register_undef_hook	,	F_89
cur	,	V_15
safe_val	,	V_17
is_kernel_in_hyp_mode	,	F_35
SYS_ID_AA64PFR1_EL1	,	V_58
hwcaps	,	V_127
arm64_ftr_regs	,	V_7
set_sys_caps_initialised	,	F_52
sys_reg	,	V_21
verify_cpu_asid_bits	,	F_55
reg_id_isar4	,	V_71
FTR_EXACT	,	V_16
reg_id_isar5	,	V_73
SYS_ID_MMFR3_EL1	,	V_80
SYS_ID_ISAR5_EL1	,	V_72
capability	,	V_132
MIDR_REVISION_MASK	,	V_111
BUG	,	F_7
SYS_ID_AA64DFR1_EL1	,	V_44
__ftr_reg_entry	,	V_3
SYS_REVIDR_EL1	,	V_153
mrs_hook	,	V_162
__unused	,	V_108
has_no_fpsimd	,	F_39
arm64_elf_hwcaps	,	V_139
ftr_new	,	V_29
pr_info	,	F_47
regp	,	V_2
i	,	V_20
regs	,	V_156
s64	,	T_3
reg_id_isar0	,	V_63
reg_id_isar1	,	V_65
MIDR_IS_CPU_MODEL_RANGE	,	F_32
idmap_addr	,	V_112
insn	,	V_157
reg_id_isar2	,	V_67
verify_local_elf_hwcaps	,	F_56
cwg	,	V_144
reg_id_isar3	,	V_69
reg_mvfr1	,	V_89
reg_dczid	,	V_39
reg_mvfr0	,	V_87
reg_mvfr2	,	V_91
phys_addr_t	,	T_5
smp_processor_id	,	F_58
read_sanitised_ftr_reg	,	F_18
AARCH64_INSN_IMM_16	,	V_159
"CPU%d: missing feature: %s\n"	,	L_6
SYS_ID_ISAR2_EL1	,	V_66
cap_array	,	V_142
"CPU%d: missing HWCAP: %s\n"	,	L_5
SYS_ID_AA64ISAR0_EL1	,	V_46
has_cpuid_feature	,	F_24
arm64_ftr_value	,	F_11
user_val	,	V_32
emulate_mrs	,	F_84
is_emulated	,	F_76
reg	,	V_8
arm64_ftr_safe_value	,	F_6
__read_sysreg_by_encoding	,	F_20
SYS_ID_DFR0_EL1	,	V_60
info	,	V_35
reg_id_dfr0	,	V_61
enable_errata_workarounds	,	F_71
ret	,	V_6
ARM64_HAS_PAN	,	V_147
cap_set_elf_hwcap	,	F_41
cpuid_feature_extract_signed_field	,	F_40
sort_ftr_regs	,	F_8
MIDR_CPU_VAR_REV	,	F_33
name	,	V_95
read_sysreg_case	,	F_21
desc	,	V_107
BUG_ON	,	F_9
ftr_cur	,	V_92
sys_val	,	V_33
cache_line_size	,	F_73
SCOPE_SYSTEM	,	V_105
caps	,	V_131
has_no_hw_prefetch	,	F_30
sys_id	,	V_4
WARN_TAINT_ONCE	,	F_19
__attribute_const__	,	T_7
reg_cntfrq	,	V_41
sys_caps_initialised	,	V_137
scope	,	V_103
SYS_ID_MMFR0_EL1	,	V_74
L1_CACHE_BYTES	,	V_146
user_mask	,	V_24
"detected feature:"	,	L_7
boot	,	V_94
mask	,	V_12
field_pos	,	V_100
search_cmp_ftr_reg	,	F_1
strict_mask	,	V_23
ID_AA64PFR0_FP_SHIFT	,	V_116
HWCAP_CPUID	,	V_128
ftr_mask	,	V_28
SYS_ID_AA64DFR0_EL1	,	V_42
min_field_value	,	V_102
update_cpu_ftr_reg	,	F_14
cpus_have_const_cap	,	F_75
taint	,	V_96
cpus_set_cap	,	F_48
__this_cpu_has_cap	,	F_68
SYS_ID_AA64ISAR1_EL1	,	V_48
SYS_CNTFRQ_EL0	,	V_40
ftr_bits	,	V_26
stop_machine	,	F_51
check_update_ftr_reg	,	F_15
gic_enable_sre	,	F_28
compat_elf_hwcap	,	V_123
elf_hwcap	,	V_120
reg_id_pfr1	,	V_85
reg_id_pfr0	,	V_83
"L1_CACHE_BYTES smaller than the Cache Writeback Granule (%d &lt; %d)\n"	,	L_9
arm64_ftr_bits	,	V_9
enable_cpu_capabilities	,	F_49
cpufeature_pan_not_uao	,	F_74
arm64_errata	,	V_143
cache_type_cwg	,	F_72
enable	,	V_135
midr	,	V_109
id	,	V_1
FTR_HIGHER_SAFE	,	V_19
init_cpu_ftr_reg	,	F_10
val	,	V_22
verify_local_cpu_errata_workarounds	,	F_62
reg_id_aa64dfr1	,	V_45
SYS_MVFR0_EL1	,	V_86
reg_id_aa64dfr0	,	V_43
cls	,	V_145
__pa_symbol	,	F_37
matches	,	V_129
SYS_CTR_EL0	,	V_36
FTR_LOWER_SAFE	,	V_18
SYS_ID_ISAR3_EL1	,	V_68
CAP_HWCAP	,	V_119
sys_reg_CRn	,	F_78
compat_elf_hwcap2	,	V_125
sys_reg_CRm	,	F_80
SYS_ID_AA64MMFR0_EL1	,	V_50
get_arm64_ftr_reg	,	F_2
reg_ctr	,	V_37
reg_id_aa64pfr0	,	V_57
runs_at_el2	,	F_34
reg_id_aa64pfr1	,	V_59
SYS_ID_MMFR1_EL1	,	V_76
system_supports_32bit_el0	,	F_63
SYS_MIDR_EL1	,	V_150
has_sre	,	V_106
enable_mrs_emulation	,	F_88
SYS_ID_AA64MMFR1_EL1	,	V_52
setup_elf_hwcaps	,	F_44
cpuinfo_arm64	,	V_34
SYS_MPIDR_EL1	,	V_151
valp	,	V_149
reg_id_aa64mmfr0	,	V_51
reg_id_aa64mmfr1	,	V_53
reg_id_aa64mmfr2	,	V_55
pr_crit	,	F_57
MIDR_THUNDERX	,	V_110
reg_id_aa64isar0	,	V_47
update_cpu_capabilities	,	F_45
reg_id_aa64isar1	,	V_49
emulate_sys_reg	,	F_82
mark_const_caps_ready	,	F_67
CAP_COMPAT_HWCAP2	,	V_124
EINVAL	,	V_154
arm64_cpu_capabilities	,	V_98
cpus_have_cap	,	F_46
SYS_ID_ISAR0_EL1	,	V_62
def_scope	,	V_130
compat_elf_hwcaps	,	V_140
__init	,	T_4
width	,	V_27
"%s %s\n"	,	L_4
arm64_features	,	V_138
SYS_DCZID_EL0	,	V_38
aarch64_insn_decode_register	,	F_86
SYS_ID_PFR0_EL1	,	V_82
VA_BITS	,	V_114
__hyp_idmap_text_start	,	V_113
num	,	V_133
sign	,	V_101
reg_id_mmfr0	,	V_75
reg_id_mmfr2	,	V_79
reg_id_mmfr1	,	V_77
setup_cpu_features	,	F_70
reg_id_mmfr3	,	V_81
"SANITY CHECK: Unexpected variation in %s. Boot CPU: %#016llx, CPU%d: %#016llx\n"	,	L_1
arm64_const_caps_ready	,	V_141
cpus_have_elf_hwcap	,	F_43
hwcap	,	V_121
u32	,	T_1
AARCH64_INSN_REGTYPE_RT	,	V_160
hyp_offset_low	,	F_36
new	,	V_14
SYS_ID_ISAR4_EL1	,	V_70
visible	,	V_31
pt_regs	,	V_155
cpu	,	V_93
SYS_MVFR1_EL1	,	V_88
entry	,	V_99
verify_cpu_run_el	,	F_54
ftrp	,	V_10
arm64_ftr_reg_user_value	,	F_83
sys_reg_Op1	,	F_79
dst	,	V_158
sys_reg_Op0	,	F_77
SYS_ID_AA64PFR0_EL1	,	V_56
emulate_id_reg	,	F_81
"Unsupported CPU feature variation.\n"	,	L_2
cap	,	V_117
verify_local_cpu_capabilities	,	F_61
SYS_ID_AA64MMFR2_EL1	,	V_54
CAP_COMPAT_HWCAP	,	V_122
update_cpu_errata_workarounds	,	F_65
aarch64_insn_decode_immediate	,	F_85
ftr_val	,	V_11
WARN_ON	,	F_25
ARM64_HAS_UAO	,	V_148
update_cpu_features	,	F_17
TAINT_CPU_OUT_OF_SPEC	,	V_97
cpu_hwcap_keys	,	V_134
id_aa64pfr0_32bit_el0	,	F_13
u64	,	T_2
preemptible	,	F_26
pc	,	V_161
arm64_ftr_mask	,	F_5
setup_feature_capabilities	,	F_66
cpu_die_early	,	F_59
SYS_ID_MMFR2_EL1	,	V_78
