0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/user/Desktop/133Projects/OTTERPROGRMAMGINGE/OTTERPROGRMAMGINGE.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/user/Desktop/133Projects/OTTERPROGRMAMGINGE/OTTERPROGRMAMGINGE.srcs/sim_1/new/test_tb.sv,1714085393,systemVerilog,,,,otter_tb,,uvm,,,,,,
C:/Users/user/Desktop/133Projects/OTTERPROGRMAMGINGE/OTTERPROGRMAMGINGE.srcs/sources_1/new/Forward.sv,1715556114,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/FourMux.sv,,ForwardMarch,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/ALU.sv,1714012149,systemVerilog,C:/Users/user/Desktop/133Projects/OTTERPROGRMAMGINGE/OTTERPROGRMAMGINGE.srcs/sim_1/new/test_tb.sv;C:/Users/user/Desktop/133Projects/OTTERPROGRMAMGINGE/OTTERPROGRMAMGINGE.srcs/sources_1/new/Forward.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BAG.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BCG.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/CU_DCDR.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/FourMux.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/ImmediateGenerator.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_MUX.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_REG.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/REG_FILE.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/TwoMux.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/otter_memory_v1_07.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ArithLogicUnit.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CSR.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CU_Decoder.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ControlUnit.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/Mult4to1.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ProgCount.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/programmer.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/registerFile.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx_word.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx.sv;C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx_word.sv;C:/Users/user/Downloads/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv;C:/Users/user/Downloads/bram_dualport_pipeline.sv,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ArithLogicUnit.sv,,$unit_ALU_sv_3275770408;ALU,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BAG.sv,1714079741,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BCG.sv,,BAG,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BCD.sv,1714012149,systemVerilog,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/CathodeDriver.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_MUX.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_REG.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/REG_FILE.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/TwoMux.sv;C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/otter_memory_v1_07.sv;C:/Users/user/Downloads/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BCG.sv,,BCD,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BCG.sv,1715570593,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CSR.sv,,BCG,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/CU_DCDR.sv,1715570649,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CU_Decoder.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/CathodeDriver.sv,1714012149,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ControlUnit.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/FourMux.sv,1714012149,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/ImmediateGenerator.sv,,FourMux,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/ImmediateGenerator.sv,1714012149,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/Mult4to1.sv,,ImmediateGenerator,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/OTTER_Wrapper_v1_02.sv,1714084198,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC.sv,1715570973,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_MUX.sv,,PC,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_MUX.sv,1715570973,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_REG.sv,,PC_MUX,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC_REG.sv,1714012149,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ProgCount.sv,,PC_REG,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/REG_FILE.sv,1714194560,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/TwoMux.sv,,REG_FILE,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/TwoMux.sv,1714184779,systemVerilog,,C:/Users/user/Downloads/bram_dualport_pipeline.sv,,TwoMux,,uvm,,,,,,
C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/otter_memory_v1_07.sv,1715374468,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/programmer.sv,,Memory,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ArithLogicUnit.sv,1712092730,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/BAG.sv,,OTTER_ALU,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CSR.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/CU_DCDR.sv,,CSR,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/CU_Decoder.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ControlUnit.sv,,OTTER_CU_Decoder,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ControlUnit.sv,1712092731,systemVerilog,,C:/Users/user/Desktop/133Projects/OTTERPROGRMAMGINGE/OTTERPROGRMAMGINGE.srcs/sources_1/new/Forward.sv,,OTTER_CU_FSM,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/Mult4to1.sv,1714012345,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC.sv,,Mult2to1;Mult4to1;Mult6to1,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/OTTER_Wrapper.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/PC.sv,,OTTER_Wrapper_Programmable,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/ProgCount.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/REG_FILE.sv,,ProgCount,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/SevSegDisp.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/TwoMux.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/debounce_one_shot.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv,,debounce_one_shot,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/programmer.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/registerFile.sv,,programmer,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/registerFile.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx.sv,,OTTER_registerFile,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx_word.sv,,uart_rx,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_rx_word.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx.sv,,uart_rx_word,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx.sv,1712092731,systemVerilog,,C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx_word.sv,,uart_tx,,uvm,,,,,,
C:/Users/user/Downloads/OTTERmulticylebaselineprogrammable/OTTERmulticylebaselineprogrammable/uart_tx_word.sv,1712092731,systemVerilog,,C:/Users/user/Desktop/133Projects/OTTERPROGRMAMGINGE/OTTERPROGRMAMGINGE.srcs/sim_1/new/test_tb.sv,,uart_tx_word,,uvm,,,,,,
C:/Users/user/Downloads/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv,1715575198,systemVerilog,,C:/Users/user/Downloads/OTTER_Diego_Curiel/OTTER_Diego_Curiel/otter_memory_v1_07.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/user/Downloads/bram_dualport_pipeline.sv,1715560531,systemVerilog,,C:/Users/user/Downloads/OtterPipelineFiles/otter_mcu_pipeline_template_v2.sv,,OTTER_mem_byte;OTTER_mem_dualport,,uvm,,,,,,
