AH_FALSE,VAR_0
AH_TRUE,VAR_1
AR9285_CLCAL_REDO_THRESH,VAR_2
AR9285_RF2G5,VAR_3
AR9285_RF2G5_IC50TX,VAR_4
AR9285_RF2G5_IC50TX_SET,VAR_5
AR9285_RF2G5_IC50TX_XE_SET,VAR_6
AR_PHY_CLC_I0,VAR_7
AR_PHY_CLC_I0_S,VAR_8
AR_PHY_CLC_Q0,VAR_9
AR_PHY_CLC_Q0_S,VAR_10
AR_PHY_CLC_TBL1,VAR_11
AR_PHY_TX_GAIN_CLC,VAR_12
AR_PHY_TX_GAIN_CLC_S,VAR_13
AR_PHY_TX_GAIN_TBL1,VAR_14
AR_PHY_TX_PWRCTRL7,VAR_15
AR_PHY_TX_PWRCTRL_TX_GAIN_TAB_MAX,VAR_16
AR_SREV_9285E_20,FUNC_0
MS,FUNC_1
OS_REG_READ,FUNC_2
OS_REG_WRITE,FUNC_3
ar9285_hw_cl_cal,FUNC_4
ar9285_hw_clc,FUNC_5
ah,VAR_17
chan,VAR_18
i,VAR_19
txgain_max,VAR_20
clc_gain,VAR_21
gain_mask,VAR_22
clc_num,VAR_23
reg_clc_I0,VAR_24
reg_clc_Q0,VAR_25
i0_num,VAR_26
q0_num,VAR_27
total_num,VAR_28
reg_rf2g5_org,VAR_29
retv,VAR_30
