Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 12:11:56 2024
| Host         : DESKTOP-HM761T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_riscv_timing_summary_routed.rpt -pb alu_riscv_timing_summary_routed.pb -rpx alu_riscv_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_riscv
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_i[2]
                            (input port)
  Destination:            result_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.057ns  (logic 3.584ns (29.726%)  route 8.473ns (70.274%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 f  b_i[2] (IN)
                         net (fo=0)                   0.000     0.000    b_i[2]
    K23                  IBUF (Prop_ibuf_I_O)         0.867     0.867 f  b_i_IBUF[2]_inst/O
                         net (fo=136, routed)         2.989     3.856    b_i_IBUF[2]
    SLICE_X10Y69         LUT5 (Prop_lut5_I4_O)        0.053     3.909 r  result_o_OBUF[31]_inst_i_40/O
                         net (fo=1, routed)           0.769     4.678    result_o_OBUF[31]_inst_i_40_n_0
    SLICE_X10Y73         LUT4 (Prop_lut4_I3_O)        0.053     4.731 r  result_o_OBUF[31]_inst_i_31/O
                         net (fo=2, routed)           0.563     5.294    result_o_OBUF[31]_inst_i_31_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.053     5.347 r  result_o_OBUF[31]_inst_i_20/O
                         net (fo=1, routed)           0.734     6.081    result_o_OBUF[31]_inst_i_20_n_0
    SLICE_X7Y72          LUT4 (Prop_lut4_I2_O)        0.053     6.134 r  result_o_OBUF[31]_inst_i_6/O
                         net (fo=1, routed)           0.664     6.797    result_o_OBUF[31]_inst_i_6_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I4_O)        0.053     6.850 r  result_o_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.754     9.604    result_o_OBUF[31]
    J16                  OBUF (Prop_obuf_I_O)         2.452    12.057 r  result_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.057    result_o[31]
    J16                                                               r  result_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[7]
                            (input port)
  Destination:            result_o[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.777ns  (logic 3.630ns (30.821%)  route 8.147ns (69.179%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a_i[7] (IN)
                         net (fo=0)                   0.000     0.000    a_i[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  a_i_IBUF[7]_inst/O
                         net (fo=15, routed)          3.149     3.958    a_i_IBUF[7]
    SLICE_X9Y71          LUT5 (Prop_lut5_I2_O)        0.068     4.026 r  result_o_OBUF[30]_inst_i_15/O
                         net (fo=4, routed)           1.039     5.065    result_o_OBUF[30]_inst_i_15_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I5_O)        0.169     5.234 r  result_o_OBUF[26]_inst_i_7/O
                         net (fo=2, routed)           0.821     6.055    result_o_OBUF[26]_inst_i_7_n_0
    SLICE_X5Y74          LUT4 (Prop_lut4_I2_O)        0.053     6.108 r  result_o_OBUF[26]_inst_i_3/O
                         net (fo=1, routed)           0.449     6.556    result_o_OBUF[26]_inst_i_3_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.053     6.609 r  result_o_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.690     9.299    result_o_OBUF[26]
    F17                  OBUF (Prop_obuf_I_O)         2.478    11.777 r  result_o_OBUF[26]_inst/O
                         net (fo=0)                   0.000    11.777    result_o[26]
    F17                                                               r  result_o[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[28]
                            (input port)
  Destination:            result_o[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.765ns  (logic 3.668ns (31.180%)  route 8.096ns (68.820%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  a_i[28] (IN)
                         net (fo=0)                   0.000     0.000    a_i[28]
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  a_i_IBUF[28]_inst/O
                         net (fo=19, routed)          3.586     4.431    a_i_IBUF[28]
    SLICE_X10Y72         LUT4 (Prop_lut4_I0_O)        0.066     4.497 r  result_o_OBUF[26]_inst_i_12/O
                         net (fo=3, routed)           0.425     4.922    result_o_OBUF[26]_inst_i_12_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.168     5.090 r  result_o_OBUF[24]_inst_i_9/O
                         net (fo=2, routed)           0.724     5.815    result_o_OBUF[24]_inst_i_9_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I2_O)        0.053     5.868 r  result_o_OBUF[24]_inst_i_6/O
                         net (fo=1, routed)           0.690     6.557    result_o_OBUF[24]_inst_i_6_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I5_O)        0.053     6.610 r  result_o_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.671     9.281    result_o_OBUF[24]
    E18                  OBUF (Prop_obuf_I_O)         2.483    11.765 r  result_o_OBUF[24]_inst/O
                         net (fo=0)                   0.000    11.765    result_o[24]
    E18                                                               r  result_o[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[28]
                            (input port)
  Destination:            result_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.751ns  (logic 3.661ns (31.154%)  route 8.090ns (68.846%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  a_i[28] (IN)
                         net (fo=0)                   0.000     0.000    a_i[28]
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  a_i_IBUF[28]_inst/O
                         net (fo=19, routed)          3.562     4.407    a_i_IBUF[28]
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.056     4.463 r  result_o_OBUF[20]_inst_i_12/O
                         net (fo=4, routed)           1.033     5.496    result_o_OBUF[20]_inst_i_12_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.168     5.664 r  result_o_OBUF[16]_inst_i_8/O
                         net (fo=2, routed)           0.242     5.906    result_o_OBUF[16]_inst_i_8_n_0
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.053     5.959 r  result_o_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.689     6.648    result_o_OBUF[16]_inst_i_4_n_0
    SLICE_X4Y71          LUT6 (Prop_lut6_I3_O)        0.053     6.701 r  result_o_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.563     9.265    result_o_OBUF[16]
    F19                  OBUF (Prop_obuf_I_O)         2.486    11.751 r  result_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000    11.751    result_o[16]
    F19                                                               r  result_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[28]
                            (input port)
  Destination:            result_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.740ns  (logic 3.762ns (32.043%)  route 7.978ns (67.957%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  a_i[28] (IN)
                         net (fo=0)                   0.000     0.000    a_i[28]
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  a_i_IBUF[28]_inst/O
                         net (fo=19, routed)          3.562     4.407    a_i_IBUF[28]
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.056     4.463 r  result_o_OBUF[20]_inst_i_12/O
                         net (fo=4, routed)           0.993     5.456    result_o_OBUF[20]_inst_i_12_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I1_O)        0.168     5.624 r  result_o_OBUF[14]_inst_i_6/O
                         net (fo=2, routed)           0.437     6.061    result_o_OBUF[14]_inst_i_6_n_0
    SLICE_X9Y71          LUT4 (Prop_lut4_I2_O)        0.067     6.128 r  result_o_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.589     6.717    result_o_OBUF[14]_inst_i_2_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.170     6.887 r  result_o_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.398     9.284    result_o_OBUF[14]
    H19                  OBUF (Prop_obuf_I_O)         2.456    11.740 r  result_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.740    result_o[14]
    H19                                                               r  result_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[26]
                            (input port)
  Destination:            result_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.711ns  (logic 3.676ns (31.391%)  route 8.035ns (68.609%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  a_i[26] (IN)
                         net (fo=0)                   0.000     0.000    a_i[26]
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  a_i_IBUF[26]_inst/O
                         net (fo=18, routed)          3.466     4.317    a_i_IBUF[26]
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.053     4.370 r  result_o_OBUF[31]_inst_i_28/O
                         net (fo=3, routed)           0.836     5.206    result_o_OBUF[31]_inst_i_28_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I4_O)        0.053     5.259 r  result_o_OBUF[31]_inst_i_18/O
                         net (fo=2, routed)           0.782     6.041    result_o_OBUF[31]_inst_i_18_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I2_O)        0.063     6.104 r  result_o_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.563     6.667    result_o_OBUF[30]_inst_i_2_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.170     6.837 r  result_o_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.388     9.225    result_o_OBUF[30]
    E15                  OBUF (Prop_obuf_I_O)         2.486    11.711 r  result_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000    11.711    result_o[30]
    E15                                                               r  result_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[26]
                            (input port)
  Destination:            result_o[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.708ns  (logic 3.518ns (30.051%)  route 8.190ns (69.949%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  a_i[26] (IN)
                         net (fo=0)                   0.000     0.000    a_i[26]
    N21                  IBUF (Prop_ibuf_I_O)         0.851     0.851 r  a_i_IBUF[26]_inst/O
                         net (fo=18, routed)          3.466     4.317    a_i_IBUF[26]
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.053     4.370 r  result_o_OBUF[31]_inst_i_28/O
                         net (fo=3, routed)           0.727     5.097    result_o_OBUF[31]_inst_i_28_n_0
    SLICE_X7Y70          LUT5 (Prop_lut5_I1_O)        0.053     5.150 r  result_o_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           0.678     5.829    result_o_OBUF[29]_inst_i_7_n_0
    SLICE_X6Y73          LUT4 (Prop_lut4_I2_O)        0.053     5.882 r  result_o_OBUF[28]_inst_i_4/O
                         net (fo=1, routed)           0.543     6.424    result_o_OBUF[28]_inst_i_4_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I3_O)        0.053     6.477 r  result_o_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.776     9.253    result_o_OBUF[28]
    G17                  OBUF (Prop_obuf_I_O)         2.455    11.708 r  result_o_OBUF[28]_inst/O
                         net (fo=0)                   0.000    11.708    result_o[28]
    G17                                                               r  result_o[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[28]
                            (input port)
  Destination:            result_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 3.655ns (31.379%)  route 7.992ns (68.621%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  a_i[28] (IN)
                         net (fo=0)                   0.000     0.000    a_i[28]
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  a_i_IBUF[28]_inst/O
                         net (fo=19, routed)          3.562     4.407    a_i_IBUF[28]
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.056     4.463 r  result_o_OBUF[20]_inst_i_12/O
                         net (fo=4, routed)           1.033     5.496    result_o_OBUF[20]_inst_i_12_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I0_O)        0.168     5.664 r  result_o_OBUF[16]_inst_i_8/O
                         net (fo=2, routed)           0.243     5.907    result_o_OBUF[16]_inst_i_8_n_0
    SLICE_X8Y71          LUT4 (Prop_lut4_I0_O)        0.053     5.960 r  result_o_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.724     6.684    result_o_OBUF[15]_inst_i_2_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.053     6.737 r  result_o_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.431     9.167    result_o_OBUF[15]
    E20                  OBUF (Prop_obuf_I_O)         2.480    11.647 r  result_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.647    result_o[15]
    E20                                                               r  result_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[2]
                            (input port)
  Destination:            result_o[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.588ns  (logic 3.642ns (31.430%)  route 7.946ns (68.570%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a_i[2] (IN)
                         net (fo=0)                   0.000     0.000    a_i[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  a_i_IBUF[2]_inst/O
                         net (fo=16, routed)          3.206     4.020    a_i_IBUF[2]
    SLICE_X8Y68          LUT5 (Prop_lut5_I2_O)        0.068     4.088 r  result_o_OBUF[25]_inst_i_10/O
                         net (fo=4, routed)           0.486     4.574    result_o_OBUF[25]_inst_i_10_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.172     4.746 r  result_o_OBUF[25]_inst_i_7/O
                         net (fo=2, routed)           0.731     5.477    result_o_OBUF[25]_inst_i_7_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.053     5.530 r  result_o_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           0.826     6.356    result_o_OBUF[25]_inst_i_3_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I2_O)        0.053     6.409 r  result_o_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.697     9.106    result_o_OBUF[25]
    E17                  OBUF (Prop_obuf_I_O)         2.482    11.588 r  result_o_OBUF[25]_inst/O
                         net (fo=0)                   0.000    11.588    result_o[25]
    E17                                                               r  result_o[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a_i[28]
                            (input port)
  Destination:            result_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.575ns  (logic 3.636ns (31.408%)  route 7.940ns (68.592%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P23                                               0.000     0.000 r  a_i[28] (IN)
                         net (fo=0)                   0.000     0.000    a_i[28]
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  a_i_IBUF[28]_inst/O
                         net (fo=19, routed)          3.562     4.407    a_i_IBUF[28]
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.056     4.463 r  result_o_OBUF[20]_inst_i_12/O
                         net (fo=4, routed)           0.669     5.132    result_o_OBUF[20]_inst_i_12_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.168     5.300 r  result_o_OBUF[18]_inst_i_8/O
                         net (fo=2, routed)           0.571     5.871    result_o_OBUF[18]_inst_i_8_n_0
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.053     5.924 r  result_o_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           0.585     6.509    result_o_OBUF[18]_inst_i_4_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I3_O)        0.053     6.562 r  result_o_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.552     9.115    result_o_OBUF[18]
    G19                  OBUF (Prop_obuf_I_O)         2.460    11.575 r  result_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000    11.575    result_o[18]
    G19                                                               r  result_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_i[18]
                            (input port)
  Destination:            result_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.469ns (52.704%)  route 1.318ns (47.296%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G25                                               0.000     0.000 f  b_i[18] (IN)
                         net (fo=0)                   0.000     0.000    b_i[18]
    G25                  IBUF (Prop_ibuf_I_O)         0.143     0.143 f  b_i_IBUF[18]_inst/O
                         net (fo=7, routed)           0.376     0.518    b_i_IBUF[18]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.028     0.546 r  result_o_OBUF[15]_inst_i_13/O
                         net (fo=6, routed)           0.247     0.793    result_o_OBUF[15]_inst_i_13_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I4_O)        0.028     0.821 r  result_o_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.057     0.878    result_o_OBUF[0]_inst_i_4_n_0
    SLICE_X4Y70          LUT6 (Prop_lut6_I2_O)        0.028     0.906 r  result_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.639     1.545    result_o_OBUF[0]
    M16                  OBUF (Prop_obuf_I_O)         1.242     2.787 r  result_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.787    result_o[0]
    M16                                                               r  result_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[22]
                            (input port)
  Destination:            result_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.921ns  (logic 1.479ns (50.635%)  route 1.442ns (49.365%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G24                                               0.000     0.000 r  b_i[22] (IN)
                         net (fo=0)                   0.000     0.000    b_i[22]
    G24                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  b_i_IBUF[22]_inst/O
                         net (fo=6, routed)           0.408     0.547    b_i_IBUF[22]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.028     0.575 r  result_o_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.296     0.871    result_o_OBUF[22]_inst_i_2_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I1_O)        0.028     0.899 r  result_o_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.738     1.637    result_o_OBUF[22]
    H17                  OBUF (Prop_obuf_I_O)         1.284     2.921 r  result_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.921    result_o[22]
    H17                                                               r  result_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[19]
                            (input port)
  Destination:            result_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.539ns (52.255%)  route 1.406ns (47.745%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  b_i[19] (IN)
                         net (fo=0)                   0.000     0.000    b_i[19]
    D25                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  b_i_IBUF[19]_inst/O
                         net (fo=7, routed)           0.523     0.689    b_i_IBUF[19]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.028     0.717 r  result_o_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.198     0.915    result_o_OBUF[19]_inst_i_2_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I1_O)        0.028     0.943 r  result_o_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.685     1.628    result_o_OBUF[19]
    D20                  OBUF (Prop_obuf_I_O)         1.317     2.945 r  result_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.945    result_o[19]
    D20                                                               r  result_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[4]
                            (input port)
  Destination:            result_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.511ns (51.287%)  route 1.435ns (48.713%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 f  b_i[4] (IN)
                         net (fo=0)                   0.000     0.000    b_i[4]
    L22                  IBUF (Prop_ibuf_I_O)         0.138     0.138 f  b_i_IBUF[4]_inst/O
                         net (fo=113, routed)         0.521     0.659    b_i_IBUF[4]
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.028     0.687 r  result_o_OBUF[4]_inst_i_8/O
                         net (fo=2, routed)           0.088     0.774    result_o_OBUF[4]_inst_i_8_n_0
    SLICE_X5Y65          LUT5 (Prop_lut5_I2_O)        0.028     0.802 r  result_o_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.166     0.969    result_o_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.028     0.997 r  result_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.660     1.657    result_o_OBUF[3]
    L18                  OBUF (Prop_obuf_I_O)         1.289     2.946 r  result_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.946    result_o[3]
    L18                                                               r  result_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[30]
                            (input port)
  Destination:            result_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.520ns (51.363%)  route 1.439ns (48.637%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  b_i[30] (IN)
                         net (fo=0)                   0.000     0.000    b_i[30]
    C21                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  b_i_IBUF[30]_inst/O
                         net (fo=7, routed)           0.433     0.582    b_i_IBUF[30]
    SLICE_X1Y73          LUT6 (Prop_lut6_I1_O)        0.028     0.610 r  result_o_OBUF[30]_inst_i_3/O
                         net (fo=1, routed)           0.149     0.759    result_o_OBUF[30]_inst_i_3_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I2_O)        0.028     0.787 r  result_o_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.857     1.644    result_o_OBUF[30]
    E15                  OBUF (Prop_obuf_I_O)         1.315     2.959 r  result_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.959    result_o[30]
    E15                                                               r  result_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[0]
                            (input port)
  Destination:            result_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.467ns (48.834%)  route 1.537ns (51.166%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  b_i[0] (IN)
                         net (fo=0)                   0.000     0.000    b_i[0]
    L23                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  b_i_IBUF[0]_inst/O
                         net (fo=22, routed)          0.758     0.895    b_i_IBUF[0]
    SLICE_X5Y69          LUT6 (Prop_lut6_I5_O)        0.028     0.923 r  result_o_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.051     0.974    result_o_OBUF[2]_inst_i_4_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I3_O)        0.028     1.002 r  result_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.728     1.730    result_o_OBUF[2]
    L17                  OBUF (Prop_obuf_I_O)         1.274     3.004 r  result_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.004    result_o[2]
    L17                                                               r  result_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[20]
                            (input port)
  Destination:            result_o[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.011ns  (logic 1.537ns (51.067%)  route 1.473ns (48.933%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E25                                               0.000     0.000 r  b_i[20] (IN)
                         net (fo=0)                   0.000     0.000    b_i[20]
    E25                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  b_i_IBUF[20]_inst/O
                         net (fo=7, routed)           0.513     0.676    b_i_IBUF[20]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.028     0.704 r  result_o_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.276     0.980    result_o_OBUF[20]_inst_i_2_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.028     1.008 r  result_o_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.684     1.692    result_o_OBUF[20]
    D19                  OBUF (Prop_obuf_I_O)         1.318     3.011 r  result_o_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.011    result_o[20]
    D19                                                               r  result_o[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_op_i[3]
                            (input port)
  Destination:            result_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.056ns  (logic 1.524ns (49.851%)  route 1.533ns (50.149%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 f  alu_op_i[3] (IN)
                         net (fo=0)                   0.000     0.000    alu_op_i[3]
    C22                  IBUF (Prop_ibuf_I_O)         0.168     0.168 f  alu_op_i_IBUF[3]_inst/O
                         net (fo=18, routed)          0.673     0.840    alu_op_i_IBUF[3]
    SLICE_X4Y71          LUT6 (Prop_lut6_I2_O)        0.028     0.868 r  result_o_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.129     0.997    result_o_OBUF[12]_inst_i_4_n_0
    SLICE_X5Y71          LUT6 (Prop_lut6_I3_O)        0.028     1.025 r  result_o_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.731     1.756    result_o_OBUF[12]
    K20                  OBUF (Prop_obuf_I_O)         1.300     3.056 r  result_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.056    result_o[12]
    K20                                                               r  result_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[23]
                            (input port)
  Destination:            result_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.057ns  (logic 1.503ns (49.163%)  route 1.554ns (50.837%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  b_i[23] (IN)
                         net (fo=0)                   0.000     0.000    b_i[23]
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 r  b_i_IBUF[23]_inst/O
                         net (fo=6, routed)           0.336     0.472    b_i_IBUF[23]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.028     0.500 r  result_o_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.295     0.794    result_o_OBUF[23]_inst_i_2_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.028     0.822 r  result_o_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.924     1.746    result_o_OBUF[23]
    D18                  OBUF (Prop_obuf_I_O)         1.311     3.057 r  result_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.057    result_o[23]
    D18                                                               r  result_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_i[9]
                            (input port)
  Destination:            result_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.065ns  (logic 1.483ns (48.391%)  route 1.582ns (51.609%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H24                                               0.000     0.000 r  b_i[9] (IN)
                         net (fo=0)                   0.000     0.000    b_i[9]
    H24                  IBUF (Prop_ibuf_I_O)         0.128     0.128 r  b_i_IBUF[9]_inst/O
                         net (fo=6, routed)           0.507     0.635    b_i_IBUF[9]
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.028     0.663 r  result_o_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.104     0.767    result_o_OBUF[9]_inst_i_7_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I0_O)        0.028     0.795 r  result_o_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.190     0.985    result_o_OBUF[9]_inst_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I2_O)        0.028     1.013 r  result_o_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.781     1.794    result_o_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         1.271     3.065 r  result_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.065    result_o[9]
    J19                                                               r  result_o[9] (OUT)
  -------------------------------------------------------------------    -------------------





