{
  "Top": "maxmul2x2",
  "RtlTop": "maxmul2x2",
  "RtlPrefix": "",
  "RtlSubPrefix": "maxmul2x2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a00": {
      "index": "0",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "a00",
          "name": "a00",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a01": {
      "index": "1",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "a01",
          "name": "a01",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a10": {
      "index": "2",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "a10",
          "name": "a10",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a11": {
      "index": "3",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "a11",
          "name": "a11",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b00": {
      "index": "4",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "b00",
          "name": "b00",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b01": {
      "index": "5",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "b01",
          "name": "b01",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b10": {
      "index": "6",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "b10",
          "name": "b10",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b11": {
      "index": "7",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "b11",
          "name": "b11",
          "usage": "data",
          "direction": "in"
        }]
    },
    "c00": {
      "index": "8",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "c00",
          "name": "c00",
          "usage": "data",
          "direction": "out"
        }]
    },
    "c01": {
      "index": "9",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "c01",
          "name": "c01",
          "usage": "data",
          "direction": "out"
        }]
    },
    "c10": {
      "index": "10",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "c10",
          "name": "c10",
          "usage": "data",
          "direction": "out"
        }]
    },
    "c11": {
      "index": "11",
      "direction": "out",
      "srcType": "int&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "c11",
          "name": "c11",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "maxmul2x2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4",
    "Latency": "8"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "maxmul2x2",
    "Version": "1.0",
    "DisplayName": "Maxmul2x2",
    "Revision": "2114339354",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_maxmul2x2_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/main.cpp",
      "..\/..\/maxmul.h"
    ],
    "TestBench": ["..\/..\/main_testbench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/maxmul2x2_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/maxmul2x2_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/maxmul2x2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/impl.bat",
      "impl\/verilog\/maxmul2x2_flow_control_loop_pipe.v",
      "impl\/verilog\/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/maxmul2x2_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/maxmul2x2_power.xpe",
      "impl\/verilog\/maxmul2x2.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/maxmul2x2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a00": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"a00": "DATA"},
      "ports": ["a00"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a00"
        }]
    },
    "a01": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"a01": "DATA"},
      "ports": ["a01"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a01"
        }]
    },
    "a10": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"a10": "DATA"},
      "ports": ["a10"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a10"
        }]
    },
    "a11": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"a11": "DATA"},
      "ports": ["a11"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a11"
        }]
    },
    "b00": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"b00": "DATA"},
      "ports": ["b00"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b00"
        }]
    },
    "b01": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"b01": "DATA"},
      "ports": ["b01"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b01"
        }]
    },
    "b10": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"b10": "DATA"},
      "ports": ["b10"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b10"
        }]
    },
    "b11": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"b11": "DATA"},
      "ports": ["b11"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b11"
        }]
    },
    "c00": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"c00": "DATA"},
      "ports": ["c00"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "c00"
        }]
    },
    "c01": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"c01": "DATA"},
      "ports": ["c01"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "c01"
        }]
    },
    "c10": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"c10": "DATA"},
      "ports": ["c10"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "c10"
        }]
    },
    "c11": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"c11": "DATA"},
      "ports": ["c11"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "c11"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a00": {
      "dir": "in",
      "width": "16"
    },
    "a01": {
      "dir": "in",
      "width": "16"
    },
    "a10": {
      "dir": "in",
      "width": "16"
    },
    "a11": {
      "dir": "in",
      "width": "16"
    },
    "b00": {
      "dir": "in",
      "width": "16"
    },
    "b01": {
      "dir": "in",
      "width": "16"
    },
    "b10": {
      "dir": "in",
      "width": "16"
    },
    "b11": {
      "dir": "in",
      "width": "16"
    },
    "c00": {
      "dir": "out",
      "width": "32"
    },
    "c01": {
      "dir": "out",
      "width": "32"
    },
    "c10": {
      "dir": "out",
      "width": "32"
    },
    "c11": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "maxmul2x2",
      "BindInstances": "select_ln14_fu_218_p3 i_fu_226_p3 first_iter_0_fu_362_p2 icmp_ln20_fu_234_p2 select_ln20_fu_240_p3 select_ln20_1_fu_326_p3 cond_fu_252_p2 icmp_ln20_1_fu_258_p2 select_ln20_2_fu_264_p3 select_ln20_3_fu_335_p3 mul_16s_16s_32_1_1_U1 mac_muladd_16s_16s_32s_32_4_1_U2 mac_muladd_16s_16s_32s_32_4_1_U2 select_ln22_fu_367_p3 select_ln22_1_fu_374_p3 select_ln22_2_fu_381_p3 select_ln22_3_fu_388_p3 empty_8_fu_395_p3 empty_9_fu_403_p3 empty_10_fu_411_p3 empty_11_fu_419_p3 j_fu_276_p2 add_ln14_1_fu_282_p2 icmp_ln16_fu_288_p2 add_ln14_fu_294_p2 icmp_ln14_fu_300_p2"
    },
    "Info": {"maxmul2x2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"maxmul2x2": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.930"
        },
        "Loops": [{
            "Name": "Row_Col",
            "TripCount": "4",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "2",
          "FF": "439",
          "AVAIL_FF": "41600",
          "UTIL_FF": "1",
          "LUT": "622",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-08 15:14:09 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
