// Seed: 3975832446
module module_0;
  logic id_0;
  logic id_1;
  always @(posedge 1) begin
    id_1 = 1;
  end
  type_5(
      id_2, 1
  ); type_6(
      id_1, id_0, 1
  );
  logic id_3;
  assign id_1 = id_3 + {1 >= 1'b0{id_1 - id_1}};
endmodule
