{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@147:157@HdlStmAssign", "wire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\nreg up_reset_core = 1'b1;\n\nassign up_cfg_is_writeable = up_reset_core;\n\nalways @(posedge up_clk or negedge ext_resetn) begin\n  if (ext_resetn == 1'b0) begin\n    up_reset_vector <= 3'b111;\n  end else begin\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@143:153", "/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\nassign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\nwire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\nreg up_reset_core = 1'b1;\n\nassign up_cfg_is_writeable = up_reset_core;\n\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@145:155", "assign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\nwire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\nreg up_reset_core = 1'b1;\n\nassign up_cfg_is_writeable = up_reset_core;\n\nalways @(posedge up_clk or negedge ext_resetn) begin\n  if (ext_resetn == 1'b0) begin\n"], ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@142:152", "\n/* Transfer two cycles before the core comes out of reset */\nwire core_cfg_transfer_en;\nassign core_cfg_transfer_en = core_reset_vector[2] ^ core_reset_vector[1];\n\nwire device_cfg_transfer_en;\nassign device_cfg_transfer_en = device_reset_vector[2] ^ device_reset_vector[1];\n\nreg up_reset_core = 1'b1;\n\nassign up_cfg_is_writeable = up_reset_core;\n"]], "Diff Content": {"Delete": [[152, "assign up_cfg_is_writeable = up_reset_core;\n"]], "Add": [[152, "  assign up_cfg_is_writeable = up_reset_core;\n"]]}}