m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Boody/CompArch/ComputerArchitecture/Project
<<<<<<< Updated upstream
Z1 DEx4 work 14 writebackstage 0 22 ?SX>Uaj_=S1WdGd_ol4390
!i122 979
l18
Z2 L17 10
VG38Fe<1^c5oE@fA;]o8Q81
Z3 !s100 :KJ_VIc34``VQnAk9Z=Ao3
Z4 OV;C;2020.1;71
32
Z5 !s110 1681943342
!i10b 1
Z6 !s108 1681943341.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
Z8 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd|
Z9 =======
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
!i122 941
l18
R2
V;OYlhjh^B_HnFZVR9Xazf2
R3
Z11 !s110 1681943340
33
FD:/Boody/CompArch/ComputerArchitecture/Project/instructionCache.vhd
!i10b 1
Z12 w1681823009
Z13 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
Z14 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd|
R0
<<<<<<< Updated upstream
R6
R7
R8
R9
R12
R13
R14
R0
<<<<<<< Updated upstream
w1681931034
Z15 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z16 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z17 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 979
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/WriteBackStage.vhd
R9
w1681930541
R15
R16
R17
!i122 941
Z18 8D:/Boody/CompArch/ComputerArchitecture/Project/ALU.vhd
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/WriteBackStage.vhd
<<<<<<< Updated upstream
Z19 !s108 1681943340.000000
R10
Z20 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/writeBackMux.vhd|
R9
Z21 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/controlUnit.vhd|
Z22 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
Z23 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/writeBackMux.vhd|
R0
<<<<<<< Updated upstream
R19
R10
R20
R9
R21
R22
R23
R0
<<<<<<< Updated upstream
R0
<<<<<<< Updated upstream
R19
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
Z25 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd|
R9
R21
Z26 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
Z27 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd|
R0
<<<<<<< Updated upstream
R19
R24
R25
R9
R21
R26
R27
R0
<<<<<<< Updated upstream
w1681921012
R15
R16
R17
!i122 964
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/regFileMem.vhd
R9
w1681813133
R15
R16
R17
!i122 926
R18
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/regFileMem.vhd
<<<<<<< Updated upstream
Z28 !s110 1681648922
!i10b 1
Z29 !s108 1681648922.000000
Z30 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
Z31 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd|
R9
R28
!i10b 1
R29
R30
R31
R0
<<<<<<< Updated upstream
R28
!i10b 1
R29
R30
R31
R9
R28
!i10b 1
R29
R30
R31
R0
<<<<<<< Updated upstream
Z32 8D:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
Z33 FD:/Boody/CompArch/ComputerArchitecture/Project/regFile.vhd
R9
R32
R33
R0
<<<<<<< Updated upstream
Z34 w1677934418
R9
R34
R0
<<<<<<< Updated upstream
R6
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
Z36 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd|
R9
Z37 !s108 1681942437.000000
Z38 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
Z39 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd|
R0
<<<<<<< Updated upstream
R1
Z40 DEx4 work 11 memorystage 0 22 ZB>SEmbczT^:UP]0H;WJK3
DEx4 work 14 ex_mem1_buffer 0 22 c=@OggLg_Nh3I2G^c@G]X1
DEx4 work 14 executionstage 0 22 o8R=CRN:5=kAbcAfVZ5Sd0
DEx4 work 12 id_ex_buffer 0 22 ;?I75YcZgT`OT_0>5^<Z72
R9
DEx4 work 14 writebackstage 0 22 o^1[SHkKnoTPcYS73CC8c2
DEx4 work 11 memorystage 0 22 fJhW^<ool1RF2W8FV<2cU2
8D:/Boody/CompArch/ComputerArchitecture/Project/executionStage.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/fetchStage.vhd
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
R0
<<<<<<< Updated upstream
R6
R35
R36
R9
R37
R38
R39
R0
<<<<<<< Updated upstream
!i122 978
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/Processor.vhd
R9
!i122 940
R18
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/Processor.vhd
<<<<<<< Updated upstream
Z41 !s108 1681943339.000000
Z42 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
Z43 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd|
R9
Z44 8D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
Z45 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
Z46 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd|
R0
<<<<<<< Updated upstream
R41
R42
R43
R9
R44
R45
R46
R0
<<<<<<< Updated upstream
w1681942375
R15
R16
R17
!i122 961
R0
8D:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
FD:/Boody/CompArch/ComputerArchitecture/Project/PC.vhd
R9
w1681941598
R15
R16
R17
!i122 923
R18
8C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
FC:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/PC.vhd
<<<<<<< Updated upstream
R41
Z47 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
Z48 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/my_nDFF.vhd|
R9
R44
Z49 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
Z50 !s107 C:/Spring 2023/Architecture/ArchRepo/ComputerArchitecture/Project/my_nDFF.vhd|
R0
<<<<<<< Updated upstream
R41
R47
R48
R9
R44
R49
R50
R0
<<<<<<< Updated upstream
R4
32
Z51 !s110 1681943341
!i10b 1
R6
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
Z53 !s107 D:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
Z54 o-work work -2002 -explicit
Z55 tExplicit 1 CvgOpt 0
R0
<<<<<<< Updated upstream
R40
!i122 975
R9
R40
!i122 942
R0
<<<<<<< Updated upstream
!i122 975
R0
R44
Z56 FD:/Boody/CompArch/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
VZB>SEmbczT^:UP]0H;WJK3
!s100 k@EWQBFb>@[cIkhlT4G[f2
R4
32
R51
!i10b 1
R6
R52
R53
!i113 1
R54
R55
R9
!i122 947
dC:/Extra_D/Ali_kolya/Ali Year 3/Projects & Assignments/Term 2/Computer Architecture/Project/Code/Project
8C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
FC:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd
l0
L7 1
Vz1YVoO@_LVUFG^Bb;<C;P3
!s100 8`SAmOob5=m2bF[F2bGLU3
R11
32
Z57 !s110 1681950169
!i10b 1
Z58 !s108 1681950169.000000
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
Z60 !s107 C:\Extra_D\Ali_kolya\Ali Year 3\Projects & Assignments\Term 2\Computer Architecture\Project\Code\Project\mem1Stage.vhd|
!i113 1
R54
Z61 w1681854937
Amem1stagedesign
R15
Z62 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z63 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
R16
R17
DEx4 work 9 mem1stage 0 22 z1YVoO@_LVUFG^Bb;<C;P3
!i122 947
l46
L31 44
VT:3>ejF47a2Z3Sh8f6MZF3
!s100 9Dc8ZJZYA?4Gk:EI6P3hY0
R11
32
R57
!i10b 1
R58
R59
R60
!i113 1
R54
<<<<<<< Updated upstream
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Amywritebackstage
R15
R16
R17
>>>>>>> Stashed changes
l0
L5 1
V?SX>Uaj_=S1WdGd_ol4390
!s100 ggX@Hk8>Ih4aAi[zIOk_g2
R4
32
R5
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Amymux
R15
R16
R17
DEx4 work 12 writebackmux 0 22 PVfP;n1fBa@lZG>Rie1Ve1
!i122 968
l16
Z64 L15 4
VPoPf3m9KL4;eWRiO^BA;00
Z65 !s100 ][H?eh]TYa27ZeA_NGl0a1
R4
32
R11
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
VPVfP;n1fBa@lZG>Rie1Ve1
Z66 !s100 f9J=QmfUF4EERC7X]MmL^1
R4
32
R11
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Aregfilememdesign
R15
R16
R17
DEx4 work 10 regfilemem 0 22 VUF9:zUJCUTXlmV0Yi1CG2
!i122 964
l25
Z67 L20 25
VaPRbG0j8NSo@[khM3na_<2
Z68 !s100 mNa<69lOXRgkD<]MT;k?H0
R4
32
R11
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
VVUF9:zUJCUTXlmV0Yi1CG2
Z69 !s100 M4`PjnPo>L5:0bbJ6ej4c2
R4
32
R11
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
Z70 o-work work -2008 -explicit
R55
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
Aregfiledesign
R16
R17
DEx4 work 7 regfile 0 22 7NWHjOO;J52E9WV9Y3g<Q0
!i122 7
l40
L16 39
V2g[3L5N4ca50h8kfXX_9b0
!s100 70Zha7SjTEl_Cj4jIZZkG1
R4
33
>>>>>>> Stashed changes
l0
L4 1
V7NWHjOO;J52E9WV9Y3g<Q0
!s100 l>Pi2]bzY1og05J29QUCK2
R4
33
R0
>>>>>>> Stashed changes
R16
R17
!i122 7
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
>>>>>>> Stashed changes
DEx4 work 13 decodingstage 0 22 BeaCHC8dfK47KBe3?gH@l0
DEx4 work 12 if_id_buffer 0 22 5fdY6j3k9KEJLag0nTf?I2
R62
R63
DEx4 work 10 fetchstage 0 22 1jmT?mh^0G`hG?5if:LBB0
R15
R16
R17
DEx4 work 9 processor 0 22 =c<C<GOPNF43h8@YMdjNd1
!i122 978
l55
L15 64
V8PLf4YM1[aQ5T2MojXI0K0
!s100 ^PT`cQdohZC?CT80JEkI`2
R4
32
R51
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R54
R55
R0
Aprocessor_design
>>>>>>> Stashed changes
l0
L6 1
V=c<C<GOPNF43h8@YMdjNd1
Z71 !s100 5XooW95CJgn?>^Vo0WX`O3
R4
32
R51
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
Apc_design
R15
R16
R17
Z72 DEx4 work 2 pc 0 22 WF@;CiRgTm]:<@ncD8FZl3
!i122 961
l14
Z73 L13 20
Vi^PM8ABDJ_6Sm89B:NznT2
!s100 CXl0Ri_k]:401o>l[SZL`2
R4
33
Z74 !s110 1681943339
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
Z75 VWF@;CiRgTm]:<@ncD8FZl3
Z76 !s100 N`BAT578LdKDSN108:nho2
R4
33
R74
!i10b 1
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
>>>>>>> Stashed changes
!i113 1
R70
R55
R0
Aa_my_ndff
R16
R17
Z77 DEx4 work 7 my_ndff 0 22 ]T:7DA>@ZL1HQmiZe6:543
!i122 963
l14
Z78 L13 13
Z79 VgRnf=;W>B=e]B_TkIo^lQ0
Z80 !s100 70]nkXAEPk[>EQS1k2VK23
R4
33
R11
!i10b 1
>>>>>>> Stashed changes
l0
L5 1
Z81 V]T:7DA>@ZL1HQmiZe6:543
Z82 !s100 a<l3KZF3co3bJ6mVPomZP1
R4
33
R11
!i10b 1
R0
>>>>>>> Stashed changes
l77
Z83 L43 60
V82XSPQA]]>A<;kbDR<oN<2
!s100 f?4:;X0LiW27HfWBX8o<T2
R0
>>>>>>> Stashed changes
R0
Amemorystagedesign
R15
R62
R63
R16
R17
>>>>>>> Stashed changes
R15
R62
R63
R16
R17
R0
Ealu
Z84 w1681826157
R15
R62
R63
R16
R17
!i122 1558
Z85 dF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project
Z86 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd
Z87 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd
l0
L7 1
VC4^JoX[F]=[LfGc;0]Dcl0
!s100 mfL9YOMWS7C21cH^8FkE:0
R4
33
Z88 !s110 1683236103
!i10b 1
Z89 !s108 1683236103.000000
Z90 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd|
Z91 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ALU.vhd|
!i113 1
R70
R55
Aaludesign
R15
R62
R63
R16
R17
DEx4 work 3 alu 0 22 C4^JoX[F]=[LfGc;0]Dcl0
!i122 1558
l20
L16 90
Va3g`ZR56W_IkB[n?<8k:K1
!s100 9;F<@;lZV1LB3L0=k>V9B2
R4
33
R88
!i10b 1
R89
R90
R91
!i113 1
R70
R55
Econtrolunit
Z92 w1683213349
R15
R16
R17
!i122 1559
R85
Z93 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd
Z94 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd
l0
L6 1
VS=9:8UW]dIOAI^4K6aZ2Q0
!s100 bFEkO20Vd:_14N_j<<VYM0
R4
33
R88
!i10b 1
R89
Z95 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd|
Z96 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/controlUnit.vhd|
!i113 1
R70
R55
Acontrolunitdesign
R15
R16
R17
Z97 DEx4 work 11 controlunit 0 22 S=9:8UW]dIOAI^4K6aZ2Q0
!i122 1559
l31
L22 80
VX5]9dCHOZeJ_R;KA6B;J[0
!s100 g[k2ESg<>0YE;oMLTNF[Y1
R4
33
R88
!i10b 1
R89
R95
R96
!i113 1
R70
R55
Econtrolunit_tb
Z98 w1681779317
R16
R17
!i122 1560
R85
Z99 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd
Z100 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd
l0
L5 1
V5h>32LX00DTzZO^K=?6890
!s100 m?lEo3YaYP1W=VDMnolYg2
R4
33
Z101 !s110 1683236104
!i10b 1
R89
Z102 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd|
Z103 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ControlUnit_TB.vhd|
!i113 1
R70
R55
Atb
R16
R17
DEx4 work 14 controlunit_tb 0 22 5h>32LX00DTzZO^K=?6890
!i122 1560
l30
L8 196
V1Tik=;d`[FX^Pizb]nD2o3
!s100 >>UMdU^O<7Wz^i75SZL`W1
R4
33
R101
!i10b 1
R89
R102
R103
!i113 1
R70
R55
Edatamem
Z104 w1683165901
R15
R16
R17
!i122 1561
R85
Z105 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd
Z106 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd
l0
L5 1
VB^lfj@^nAG683?IWL[WMd3
!s100 FHI7anIj7IE]LRSQ9zVk?1
R4
33
R101
!i10b 1
Z107 !s108 1683236104.000000
Z108 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd|
Z109 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/dataMem.vhd|
!i113 1
R70
R55
Adatamemdesign
R15
R16
R17
DEx4 work 7 datamem 0 22 B^lfj@^nAG683?IWL[WMd3
!i122 1561
l26
L22 33
VSZhNiH3MB_2Y[@G``cjN>1
!s100 m@3a];3G?lG5XKV_LYNKn1
R4
33
R101
!i10b 1
R107
R108
R109
!i113 1
R70
R55
Edecodingstage
Z110 w1683213174
R15
R16
R17
!i122 1562
R85
Z111 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd
Z112 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd
l0
L5 1
V:b_<Tmf>T0MXbP]i>61X@0
!s100 @e;jQ[m@ZGO>LN][e[OAD0
R4
33
R101
!i10b 1
R107
Z113 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd|
Z114 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/DecodingStage.vhd|
!i113 1
R70
R55
Adecoding
Z115 DEx4 work 10 regfilemem 0 22 J[9EhVI`<1zg[?zP2060K1
R97
R15
R16
R17
Z116 DEx4 work 13 decodingstage 0 22 :b_<Tmf>T0MXbP]i>61X@0
!i122 1562
l26
L24 8
V3e>lA7:;[@i7GmeTgV^I12
!s100 K:JXPa1RV`m1DoP43Ogia0
R4
33
R101
!i10b 1
R107
R113
R114
!i113 1
R70
R55
Eex_mem1_buffer
Z117 w1681917850
R15
R62
R63
R16
R17
!i122 1563
R85
Z118 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
Z119 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd
l0
L7 1
VnaML4WkkzR3bcY;CL5lG10
!s100 Pg0QVHQIl7X?CRZB9VT<i0
R4
33
R101
!i10b 1
R107
Z120 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
Z121 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/EX_MEM1_buffer.vhd|
!i113 1
R70
R55
Aex_mem1_bufferdesign
R15
R62
R63
R16
R17
Z122 DEx4 work 14 ex_mem1_buffer 0 22 naML4WkkzR3bcY;CL5lG10
!i122 1563
l37
L22 36
V2oS3]mV3<joFo6keanLMm0
!s100 P6SeFI18A@9Of<G@SNA2Q1
R4
33
R101
!i10b 1
R107
R120
R121
!i113 1
R70
R55
Eexecutionstage
Z123 w1683228120
R15
R62
R63
R16
R17
!i122 1564
R85
Z124 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd
Z125 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd
l0
L7 1
VJ6ahcEY2M[6PL8ebA6ded0
!s100 1:@IT5Sj903n<]0@MQD5D1
R4
33
Z126 !s110 1683236105
!i10b 1
R107
Z127 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd|
Z128 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/executionStage.vhd|
!i113 1
R70
R55
Aexecutionstagedesign
R15
R62
R63
R16
R17
Z129 DEx4 work 14 executionstage 0 22 J6ahcEY2M[6PL8ebA6ded0
!i122 1564
l53
L21 47
V@VNKgQZU^UJ?m0dLO6:gS2
!s100 R@[a<;i7Ch:ACm5nZhVoH3
R4
33
R126
!i10b 1
R107
R127
R128
!i113 1
R70
R55
Efetchstage
Z130 w1683213539
R15
R62
R63
R16
R17
!i122 1565
R85
Z131 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd
Z132 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd
l0
L7 1
VA?<84`eVWNQgKO8MPCh2b2
!s100 h@6Q4RW:NW;VXeghXgV9[0
R4
33
R126
!i10b 1
Z133 !s108 1683236105.000000
Z134 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd|
Z135 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/fetchStage.vhd|
!i113 1
R70
R55
Afetchstagedesign
R15
R62
R63
R16
R17
Z136 DEx4 work 10 fetchstage 0 22 A?<84`eVWNQgKO8MPCh2b2
!i122 1565
l42
L15 38
VW@KID_Yf;7eXESz5YoL]m3
!s100 A<caQ4kYK;JBWZYL334iN0
R4
33
R126
!i10b 1
R133
R134
R135
!i113 1
R70
R55
Eflagcontrolunit
Z137 w1683223908
R15
R62
R63
R16
R17
!i122 1566
R85
Z138 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd
Z139 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd
l0
L7 1
VL9Q2L^2^fDB`UQ1T;c;6V0
!s100 E?A<Y34]bc:`8GD9MNCI90
R4
33
R126
!i10b 1
R133
Z140 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd|
Z141 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/flagControlUnit.vhd|
!i113 1
R70
R55
Aflagcontrolunitdesign
R15
R62
R63
R16
R17
DEx4 work 15 flagcontrolunit 0 22 L9Q2L^2^fDB`UQ1T;c;6V0
!i122 1566
l16
L15 21
V7@oabZGCZ]1Y]5`KYOQK]1
!s100 8IiE8`9^[VMK4UF7ioHhW1
R4
33
R126
!i10b 1
R133
R140
R141
!i113 1
R70
R55
Eforwardingexecute
Z142 w1683229641
R15
R62
Z143 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R16
R17
!i122 1567
R85
Z144 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd
Z145 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd
l0
L6 1
V;O?QckmfH_ab2Ae92kJ8O0
!s100 ;P`1oC8MRCbgo0X7@ZoOj2
R4
33
R126
!i10b 1
R133
Z146 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd|
Z147 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/forwardingExecute.vhd|
!i113 1
R70
R55
Aforwardingexecutedesign
R15
R62
R143
R16
R17
Z148 DEx4 work 17 forwardingexecute 0 22 ;O?QckmfH_ab2Ae92kJ8O0
!i122 1567
l29
L28 27
VhBIn]MGGflX;@>Y@<d99=3
!s100 WaoR@UA?INO3Ke@OY;@>T0
R4
33
R126
!i10b 1
R133
R146
R147
!i113 1
R70
R55
Ehazarddetectionunit
Z149 w1683241079
R15
R62
R143
R16
R17
!i122 1586
R85
Z150 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd
Z151 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd
l0
L6 1
VKHVkn4=7mA<3QWT6LR56I2
!s100 Rz5bH7QHIEXSgFlI<DOJK2
R4
33
Z152 !s110 1683241083
!i10b 1
Z153 !s108 1683241082.000000
Z154 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd|
Z155 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/hazardDetectionUnit.vhd|
!i113 1
R70
R55
Ahazarddetectionunitdesign
R15
R62
R143
R16
R17
Z156 DEx4 work 19 hazarddetectionunit 0 22 KHVkn4=7mA<3QWT6LR56I2
!i122 1586
l29
L19 33
V0<9jm6=N7JEVbWXbPQ`a`2
!s100 0;>^h7UX9JgHFS:cPPQLz2
R4
33
R152
!i10b 1
R153
R154
R155
!i113 1
R70
R55
Eid_ex_buffer
R104
R15
R62
R63
R16
R17
!i122 1569
R85
Z157 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd
Z158 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd
l0
L7 1
VID==1ZQmKBCX>k_DFm^_U0
!s100 cU]h=dG>AFE?PA2aN0Rh`2
R4
33
Z159 !s110 1683236106
!i10b 1
Z160 !s108 1683236106.000000
Z161 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd|
Z162 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/ID_EX_buffer.vhd|
!i113 1
R70
R55
Aid_ex_bufferdesign
R15
R62
R63
R16
R17
Z163 DEx4 work 12 id_ex_buffer 0 22 ID==1ZQmKBCX>k_DFm^_U0
!i122 1569
l41
L26 42
VfLNB4h_>c:Z:1>]>SlL^U3
!s100 ;kGaV>z:Cd@Iil98?Si=S2
R4
33
R159
!i10b 1
R160
R161
R162
!i113 1
R70
R55
Eif_id_buffer
R104
R15
R62
R63
R16
R17
!i122 1570
R85
Z164 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd
Z165 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd
l0
L7 1
VGSn`1jI3DH@OkzjHC9:?i1
!s100 Ohg5DOOQ^^lIiPzoODS_[1
R4
33
R159
!i10b 1
R160
Z166 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
Z167 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/IF_ID_Buffer.vhd|
!i113 1
R70
R55
Aif_id_bufferdesign
R15
R62
R63
R16
R17
Z168 DEx4 work 12 if_id_buffer 0 22 GSn`1jI3DH@OkzjHC9:?i1
!i122 1570
l36
L21 29
VNo7_=cHKEQzYi;LPL1>U82
!s100 T<l8FDeT>2bK9Nd3UnLE]2
R4
33
R159
!i10b 1
R160
R166
R167
!i113 1
R70
R55
Einstructioncache
R104
R15
R16
R17
!i122 1571
R85
Z169 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd
Z170 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd
l0
L5 1
VE;PA:Kjz=0jBTZA0bCG@m3
!s100 A5e_OfXj`9V^?]_V4Wfo93
R4
33
R159
!i10b 1
R160
Z171 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd|
Z172 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/instructionCache.vhd|
!i113 1
R70
R55
Ainstructioncache_design
R15
R16
R17
DEx4 work 16 instructioncache 0 22 E;PA:Kjz=0jBTZA0bCG@m3
!i122 1571
l22
L17 21
VQ?<TobK79aAleDAd:=lOf0
!s100 hm;g;?Q]72407J==@Ci]o2
R4
33
R159
!i10b 1
R160
R171
R172
!i113 1
R70
R55
Emem1_mem2_buffer
Z173 w1683224996
R15
R62
R63
R16
R17
!i122 1572
R85
Z174 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd
Z175 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd
l0
L7 1
VbNA`7J15InbX9SC<g^RSi0
!s100 S7CeY:S6e65bAW1>^DoTh1
R4
33
R159
!i10b 1
R160
Z176 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd|
Z177 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM1_MEM2_buffer.vhd|
!i113 1
R70
R55
Amem1_mem2_bufferdesign
R15
R62
R63
R16
R17
Z178 DEx4 work 16 mem1_mem2_buffer 0 22 bNA`7J15InbX9SC<g^RSi0
!i122 1572
l40
L25 34
V^F^zXEgTIj?Ub:NT];XES2
!s100 CW`RBbGQZS:V^ie:deiQ]3
R4
33
R159
!i10b 1
R160
R176
R177
!i113 1
R70
R55
Emem1stage
Z179 w1683232550
R15
R62
R63
R16
R17
!i122 1573
R85
Z180 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd
Z181 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd
l0
L7 1
Vg:`G7ML9=?U=aSHS_l]5S1
!s100 EREI<fE3>c:`O]ZPc<]QY1
R4
33
Z182 !s110 1683236107
!i10b 1
Z183 !s108 1683236107.000000
Z184 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd|
Z185 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem1Stage.vhd|
!i113 1
R70
R55
Amem1stagedesign
R15
R62
R63
R16
R17
Z186 DEx4 work 9 mem1stage 0 22 g:`G7ML9=?U=aSHS_l]5S1
!i122 1573
l48
L33 35
VJnO6G2hagmKB@CmYL>7mo1
!s100 lU@L_I0=2E>SggLWE?aP21
R4
33
R182
!i10b 1
R183
R184
R185
!i113 1
R70
R55
Emem2_wb_buffer
R179
R15
R62
R63
R16
R17
!i122 1574
R85
Z187 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd
Z188 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd
l0
L7 1
V@^PbNeAhM?dWb6iGMH@Se1
!s100 =g<2LBaac0A`GS73AiQ4=1
R4
33
R182
!i10b 1
R183
Z189 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd|
Z190 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/MEM2_WB_buffer.vhd|
!i113 1
R70
R55
Amem2_wb_bufferdesign
R15
R62
R63
R16
R17
Z191 DEx4 work 14 mem2_wb_buffer 0 22 @^PbNeAhM?dWb6iGMH@Se1
!i122 1574
l41
L26 39
VF0@R9X<W?[?`CbiX0kkaP2
!s100 EAOO_];NYROXJPcG]M<nm0
R4
33
R182
!i10b 1
R183
R189
R190
!i113 1
R70
R55
Emem2stage
R173
R15
R62
R63
R16
R17
!i122 1575
R85
Z192 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd
Z193 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd
l0
L8 1
VzZ;P2@iD?9=GJVDZ=`S880
!s100 8a4QIeLNH`ZfkDa2Kdfa]3
R4
33
R182
!i10b 1
R183
Z194 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd|
Z195 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/mem2Stage.vhd|
!i113 1
R70
R55
Amem2stagedesign
R15
R62
R63
R16
R17
Z196 DEx4 work 9 mem2stage 0 22 zZ;P2@iD?9=GJVDZ=`S880
!i122 1575
l41
L23 21
V1m5gUBgQ>FYd0iMnYHgSI1
!s100 :HfUl4^c5OQJF0fT3h42_2
R4
33
R182
!i10b 1
R183
R194
R195
!i113 1
R70
R55
Ememorystage
R104
R15
R62
R63
R16
R17
!i122 1576
R85
Z197 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd
Z198 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd
l0
L7 1
Z199 VT3=W1Jj?d]d0jN_zzbOGo0
Z200 !s100 C?Nfi4;`eZW8_H2k1S6RN3
R4
33
R182
!i10b 1
R183
Z201 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd|
Z202 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/memoryStage.vhd|
!i113 1
R70
R55
Amemorystagedesign
R15
R62
R63
R16
R17
Z203 DEx4 work 11 memorystage 0 22 T3=W1Jj?d]d0jN_zzbOGo0
!i122 1576
l77
R83
Z204 V9nEQai=2Ok`FH<6^=Bom91
Z205 !s100 zSEA;HiZc:=810iLkfeTb3
R4
33
R182
!i10b 1
R183
R201
R202
!i113 1
R70
R55
Ememorystage
R104
R15
R62
R63
R16
R17
!i122 1549
R85
R197
R198
l0
L7 1
R199
R200
R4
33
Z206 !s110 1683229731
!i10b 1
Z207 !s108 1683229731.000000
R201
R202
!i113 1
R70
R55
Amemorystagedesign
R15
R62
R63
R16
R17
R203
!i122 1549
l77
R83
R204
R205
R4
33
R206
!i10b 1
R207
R201
R202
!i113 1
R70
R55
Emy_ndff
R98
R16
R17
!i122 1550
R85
Z208 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd
Z209 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd
l0
L5 1
R81
R82
R4
33
Z210 !s110 1683229732
!i10b 1
R207
Z211 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd|
Z212 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/my_nDFF.vhd|
!i113 1
R70
R55
Aa_my_ndff
R16
R17
R77
!i122 1550
l14
R78
R79
R80
R4
33
R210
!i10b 1
R207
R211
R212
!i113 1
R70
R55
Emy_ndff
R98
R16
R17
!i122 1577
R85
R208
R209
l0
L5 1
R81
R82
R4
33
Z213 !s110 1683236108
!i10b 1
Z214 !s108 1683236108.000000
R211
R212
!i113 1
R70
R55
Aa_my_ndff
R16
R17
R77
!i122 1577
l14
R78
R79
R80
R4
33
R213
!i10b 1
R214
R211
R212
!i113 1
R70
R55
Epc
R104
R15
R16
R17
!i122 1578
R85
Z215 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd
Z216 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd
l0
L5 1
R75
R76
R4
33
R213
!i10b 1
R214
Z217 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd|
Z218 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/PC.vhd|
!i113 1
R70
R55
Apc_design
R15
R16
R17
R72
!i122 1578
l14
R73
V<koe?O@6U<1e_D`^S>k@A3
!s100 >6E6j<0MAZ4cTWHW^_;8]2
R4
33
R213
!i10b 1
R214
R217
R218
!i113 1
R70
R55
Eprocessor
Z219 w1683232653
R15
R16
R17
!i122 1579
R85
Z220 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd
Z221 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd
l0
L6 1
VcaoPIVmEYF@hFk^>aR9<40
R71
R4
33
R213
!i10b 1
R214
Z222 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd|
Z223 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/Processor.vhd|
!i113 1
R70
R55
Aprocessor_design
Z224 DEx4 work 14 writebackstage 0 22 4nPRRQ26=8WSHO^ESN3hJ2
R191
R196
R178
R186
R122
R129
R148
R163
R116
R143
R156
R168
R62
R63
R136
R15
R16
R17
DEx4 work 9 processor 0 22 caoPIVmEYF@hFk^>aR9<40
!i122 1579
l83
L15 113
VdFVh1EI0G74]>RmGCbM2W0
!s100 8C=:O`Vca9MM6eHjVNleW2
R4
33
R213
!i10b 1
R214
R222
R223
!i113 1
R70
R55
Eregfile
R0
Eregfilemem
Z225 w1681829866
R15
R16
R17
!i122 1580
R85
Z226 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd
Z227 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd
l0
L5 1
VJ[9EhVI`<1zg[?zP2060K1
R69
R4
33
R213
!i10b 1
R214
Z228 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd|
Z229 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/regFileMem.vhd|
!i113 1
R70
R55
Aregfilememdesign
R15
R16
R17
R115
!i122 1580
l25
R67
VoVAWj:Pm=JK]8_LMC_2@Y3
R68
R4
33
R213
!i10b 1
R214
R228
R229
!i113 1
R70
R55
Esp
Z230 w1681955569
R15
R16
R17
!i122 1581
R85
Z231 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd
Z232 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd
l0
L5 1
V8a_VizA_1MN:46lGI8F991
!s100 KD^NlR2Gn9>FY;0RkE^Qf1
R4
33
Z233 !s110 1683236109
!i10b 1
R214
Z234 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd|
Z235 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/SP.vhd|
!i113 1
R70
R55
Asp_design
R15
R16
R17
DEx4 work 2 sp 0 22 8a_VizA_1MN:46lGI8F991
!i122 1581
l14
L13 19
Vda1Y9o1ZR?TjZMLj3O`=i0
!s100 JziB`P>UYf9UUQ5D[A>cm1
R4
33
R233
!i10b 1
R214
R234
R235
!i113 1
R70
R55
Ewritebackmux
R225
R15
R16
R17
!i122 1582
R85
Z236 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd
Z237 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd
l0
L5 1
Z238 V0z];HVFF<_9P1oM7MfZfD3
R66
R4
33
R233
!i10b 1
Z239 !s108 1683236109.000000
Z240 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd|
Z241 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/writeBackMux.vhd|
!i113 1
R70
R55
Amymux
R15
R16
R17
Z242 DEx4 work 12 writebackmux 0 22 0z];HVFF<_9P1oM7MfZfD3
!i122 1582
l16
R64
Z243 V=?ZX]8MkEnM3nXHZf7U=Y3
R65
R4
33
R233
!i10b 1
R239
R240
R241
!i113 1
R70
R55
Ewritebackmux
R225
R15
R16
R17
!i122 1555
R85
R236
R237
l0
L5 1
R238
R66
R4
33
Z244 !s110 1683229733
!i10b 1
Z245 !s108 1683229733.000000
R240
R241
!i113 1
R70
R55
Amymux
R15
R16
R17
R242
!i122 1555
l16
R64
R243
R65
R4
33
R244
!i10b 1
R245
R240
R241
!i113 1
R70
R55
Ewritebackstage
R104
R15
R16
R17
!i122 1583
R85
Z246 8F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd
Z247 FF:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd
l0
L5 1
V4nPRRQ26=8WSHO^ESN3hJ2
!s100 oMRo4j;b40RMi;cfVI[[=3
R4
33
R233
!i10b 1
R239
Z248 !s90 -reportprogress|300|-work|work|-2008|-explicit|-stats=none|F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd|
Z249 !s107 F:/COLLEGE/SENIOR-1/Spring/Computer Architecture/Labs/ComputerArchitecture/Project/WriteBackStage.vhd|
!i113 1
R70
R55
Amywritebackstage
R15
R16
R17
R224
!i122 1583
l18
L17 13
V2b2o2;JQBdMj9V809CSQH0
!s100 1PFMkBOb;VM;eWFm>;L061
R4
33
R233
!i10b 1
R239
R248
R249
!i113 1
R70
R55
