#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c153ad4ad0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001c153b46f80_0 .net "PC", 31 0, v000001c153b3c190_0;  1 drivers
v000001c153b46bc0_0 .var "clk", 0 0;
v000001c153b46760_0 .net "clkout", 0 0, L_000001c153ace790;  1 drivers
v000001c153b46c60_0 .net "cycles_consumed", 31 0, v000001c153b45020_0;  1 drivers
v000001c153b46ee0_0 .net "regs0", 31 0, L_000001c153ace020;  1 drivers
v000001c153b46440_0 .net "regs1", 31 0, L_000001c153acdbc0;  1 drivers
v000001c153b46620_0 .net "regs2", 31 0, L_000001c153acdc30;  1 drivers
v000001c153b46da0_0 .net "regs3", 31 0, L_000001c153acdca0;  1 drivers
v000001c153b473e0_0 .net "regs4", 31 0, L_000001c153acded0;  1 drivers
v000001c153b46e40_0 .net "regs5", 31 0, L_000001c153acdf40;  1 drivers
v000001c153b46940_0 .var "rst", 0 0;
S_000001c153ad5c80 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001c153ad4ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001c153ad5e10 .param/l "RType" 0 4 2, C4<000000>;
P_000001c153ad5e48 .param/l "add" 0 4 5, C4<100000>;
P_000001c153ad5e80 .param/l "addi" 0 4 8, C4<001000>;
P_000001c153ad5eb8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c153ad5ef0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c153ad5f28 .param/l "andi" 0 4 8, C4<001100>;
P_000001c153ad5f60 .param/l "beq" 0 4 10, C4<000100>;
P_000001c153ad5f98 .param/l "bne" 0 4 10, C4<000101>;
P_000001c153ad5fd0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001c153ad6008 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c153ad6040 .param/l "j" 0 4 12, C4<000010>;
P_000001c153ad6078 .param/l "jal" 0 4 12, C4<000011>;
P_000001c153ad60b0 .param/l "jr" 0 4 6, C4<001000>;
P_000001c153ad60e8 .param/l "lw" 0 4 8, C4<100011>;
P_000001c153ad6120 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c153ad6158 .param/l "or_" 0 4 5, C4<100101>;
P_000001c153ad6190 .param/l "ori" 0 4 8, C4<001101>;
P_000001c153ad61c8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c153ad6200 .param/l "sll" 0 4 6, C4<000000>;
P_000001c153ad6238 .param/l "slt" 0 4 5, C4<101010>;
P_000001c153ad6270 .param/l "slti" 0 4 8, C4<101010>;
P_000001c153ad62a8 .param/l "srl" 0 4 6, C4<000010>;
P_000001c153ad62e0 .param/l "sub" 0 4 5, C4<100010>;
P_000001c153ad6318 .param/l "subu" 0 4 5, C4<100011>;
P_000001c153ad6350 .param/l "sw" 0 4 8, C4<101011>;
P_000001c153ad6388 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c153ad63c0 .param/l "xori" 0 4 8, C4<001110>;
L_000001c153ace8e0 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153acdb50 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153acdfb0 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153ace170 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153ace1e0 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153ace9c0 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153ace640 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153ace250 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153ace790 .functor OR 1, v000001c153b46bc0_0, v000001c153abdb40_0, C4<0>, C4<0>;
L_000001c153acdd10 .functor OR 1, L_000001c153b46260, L_000001c153b46300, C4<0>, C4<0>;
L_000001c153acde60 .functor AND 1, L_000001c153ba17d0, L_000001c153ba0650, C4<1>, C4<1>;
L_000001c153ace2c0 .functor NOT 1, v000001c153b46940_0, C4<0>, C4<0>, C4<0>;
L_000001c153ace330 .functor OR 1, L_000001c153ba0e70, L_000001c153ba1af0, C4<0>, C4<0>;
L_000001c153ace3a0 .functor OR 1, L_000001c153ace330, L_000001c153ba19b0, C4<0>, C4<0>;
L_000001c153ace090 .functor OR 1, L_000001c153ba1a50, L_000001c153ba1550, C4<0>, C4<0>;
L_000001c153ace4f0 .functor AND 1, L_000001c153ba1410, L_000001c153ace090, C4<1>, C4<1>;
L_000001c153ace410 .functor OR 1, L_000001c153ba1c30, L_000001c153ba00b0, C4<0>, C4<0>;
L_000001c153ace560 .functor AND 1, L_000001c153ba1b90, L_000001c153ace410, C4<1>, C4<1>;
L_000001c153a88670 .functor NOT 1, L_000001c153ace790, C4<0>, C4<0>, C4<0>;
v000001c153b3d270_0 .net "ALUOp", 3 0, v000001c153abddc0_0;  1 drivers
v000001c153b3d310_0 .net "ALUResult", 31 0, v000001c153b37280_0;  1 drivers
v000001c153b3bdd0_0 .net "ALUSrc", 0 0, v000001c153abf800_0;  1 drivers
v000001c153b3d3b0_0 .net "ALUin2", 31 0, L_000001c153b9fed0;  1 drivers
v000001c153b3bab0_0 .net "MemReadEn", 0 0, v000001c153abe860_0;  1 drivers
v000001c153b3b650_0 .net "MemWriteEn", 0 0, v000001c153abf8a0_0;  1 drivers
v000001c153b3d450_0 .net "MemtoReg", 0 0, v000001c153abe5e0_0;  1 drivers
v000001c153b3c7d0_0 .net "PC", 31 0, v000001c153b3c190_0;  alias, 1 drivers
v000001c153b3ce10_0 .net "PCPlus1", 31 0, L_000001c153b46120;  1 drivers
v000001c153b3b830_0 .net "PCsrc", 1 0, v000001c153b37460_0;  1 drivers
v000001c153b3bf10_0 .net "RegDst", 0 0, v000001c153abdaa0_0;  1 drivers
v000001c153b3cf50_0 .net "RegWriteEn", 0 0, v000001c153abe9a0_0;  1 drivers
v000001c153b3c4b0_0 .net "WriteRegister", 4 0, L_000001c153ba10f0;  1 drivers
v000001c153b3bd30_0 .net *"_ivl_0", 0 0, L_000001c153ace8e0;  1 drivers
L_000001c153b47eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c153b3bc90_0 .net/2u *"_ivl_10", 4 0, L_000001c153b47eb0;  1 drivers
L_000001c153b482a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b3ccd0_0 .net *"_ivl_101", 15 0, L_000001c153b482a0;  1 drivers
v000001c153b3b6f0_0 .net *"_ivl_102", 31 0, L_000001c153ba0970;  1 drivers
L_000001c153b482e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b3c910_0 .net *"_ivl_105", 25 0, L_000001c153b482e8;  1 drivers
L_000001c153b48330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b3cff0_0 .net/2u *"_ivl_106", 31 0, L_000001c153b48330;  1 drivers
v000001c153b3c550_0 .net *"_ivl_108", 0 0, L_000001c153ba17d0;  1 drivers
L_000001c153b48378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c153b3bfb0_0 .net/2u *"_ivl_110", 5 0, L_000001c153b48378;  1 drivers
v000001c153b3c050_0 .net *"_ivl_112", 0 0, L_000001c153ba0650;  1 drivers
v000001c153b3c230_0 .net *"_ivl_115", 0 0, L_000001c153acde60;  1 drivers
v000001c153b3b790_0 .net *"_ivl_116", 47 0, L_000001c153ba0c90;  1 drivers
L_000001c153b483c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b3ca50_0 .net *"_ivl_119", 15 0, L_000001c153b483c0;  1 drivers
L_000001c153b47ef8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c153b3b8d0_0 .net/2u *"_ivl_12", 5 0, L_000001c153b47ef8;  1 drivers
v000001c153b3ceb0_0 .net *"_ivl_120", 47 0, L_000001c153b9ff70;  1 drivers
L_000001c153b48408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b3c870_0 .net *"_ivl_123", 15 0, L_000001c153b48408;  1 drivers
v000001c153b3cb90_0 .net *"_ivl_125", 0 0, L_000001c153ba08d0;  1 drivers
v000001c153b3cd70_0 .net *"_ivl_126", 31 0, L_000001c153ba1190;  1 drivers
v000001c153b3c5f0_0 .net *"_ivl_128", 47 0, L_000001c153ba0470;  1 drivers
v000001c153b3b970_0 .net *"_ivl_130", 47 0, L_000001c153ba0330;  1 drivers
v000001c153b3ba10_0 .net *"_ivl_132", 47 0, L_000001c153ba1cd0;  1 drivers
v000001c153b3c9b0_0 .net *"_ivl_134", 47 0, L_000001c153ba06f0;  1 drivers
L_000001c153b48450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c153b3cc30_0 .net/2u *"_ivl_138", 1 0, L_000001c153b48450;  1 drivers
v000001c153b3d090_0 .net *"_ivl_14", 0 0, L_000001c153b47d40;  1 drivers
v000001c153b3c2d0_0 .net *"_ivl_140", 0 0, L_000001c153ba05b0;  1 drivers
L_000001c153b48498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001c153b3d130_0 .net/2u *"_ivl_142", 1 0, L_000001c153b48498;  1 drivers
v000001c153b3c690_0 .net *"_ivl_144", 0 0, L_000001c153ba0290;  1 drivers
L_000001c153b484e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001c153b3c370_0 .net/2u *"_ivl_146", 1 0, L_000001c153b484e0;  1 drivers
v000001c153b3c410_0 .net *"_ivl_148", 0 0, L_000001c153ba1370;  1 drivers
L_000001c153b48528 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c153b3caf0_0 .net/2u *"_ivl_150", 31 0, L_000001c153b48528;  1 drivers
L_000001c153b48570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001c153b42e30_0 .net/2u *"_ivl_152", 31 0, L_000001c153b48570;  1 drivers
v000001c153b42b10_0 .net *"_ivl_154", 31 0, L_000001c153ba0790;  1 drivers
v000001c153b41990_0 .net *"_ivl_156", 31 0, L_000001c153ba12d0;  1 drivers
L_000001c153b47f40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c153b43470_0 .net/2u *"_ivl_16", 4 0, L_000001c153b47f40;  1 drivers
v000001c153b42570_0 .net *"_ivl_160", 0 0, L_000001c153ace2c0;  1 drivers
L_000001c153b48600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b426b0_0 .net/2u *"_ivl_162", 31 0, L_000001c153b48600;  1 drivers
L_000001c153b486d8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c153b42750_0 .net/2u *"_ivl_166", 5 0, L_000001c153b486d8;  1 drivers
v000001c153b431f0_0 .net *"_ivl_168", 0 0, L_000001c153ba0e70;  1 drivers
L_000001c153b48720 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c153b418f0_0 .net/2u *"_ivl_170", 5 0, L_000001c153b48720;  1 drivers
v000001c153b41f30_0 .net *"_ivl_172", 0 0, L_000001c153ba1af0;  1 drivers
v000001c153b427f0_0 .net *"_ivl_175", 0 0, L_000001c153ace330;  1 drivers
L_000001c153b48768 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c153b43330_0 .net/2u *"_ivl_176", 5 0, L_000001c153b48768;  1 drivers
v000001c153b41670_0 .net *"_ivl_178", 0 0, L_000001c153ba19b0;  1 drivers
v000001c153b430b0_0 .net *"_ivl_181", 0 0, L_000001c153ace3a0;  1 drivers
L_000001c153b487b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b42f70_0 .net/2u *"_ivl_182", 15 0, L_000001c153b487b0;  1 drivers
v000001c153b42ed0_0 .net *"_ivl_184", 31 0, L_000001c153ba0010;  1 drivers
v000001c153b41b70_0 .net *"_ivl_187", 0 0, L_000001c153ba0f10;  1 drivers
v000001c153b43010_0 .net *"_ivl_188", 15 0, L_000001c153ba14b0;  1 drivers
v000001c153b417b0_0 .net *"_ivl_19", 4 0, L_000001c153b46800;  1 drivers
v000001c153b43150_0 .net *"_ivl_190", 31 0, L_000001c153ba1230;  1 drivers
v000001c153b43290_0 .net *"_ivl_194", 31 0, L_000001c153ba1d70;  1 drivers
L_000001c153b487f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b42cf0_0 .net *"_ivl_197", 25 0, L_000001c153b487f8;  1 drivers
L_000001c153b48840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b42c50_0 .net/2u *"_ivl_198", 31 0, L_000001c153b48840;  1 drivers
L_000001c153b47e68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c153b42a70_0 .net/2u *"_ivl_2", 5 0, L_000001c153b47e68;  1 drivers
v000001c153b429d0_0 .net *"_ivl_20", 4 0, L_000001c153b47020;  1 drivers
v000001c153b42bb0_0 .net *"_ivl_200", 0 0, L_000001c153ba1410;  1 drivers
L_000001c153b48888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c153b42d90_0 .net/2u *"_ivl_202", 5 0, L_000001c153b48888;  1 drivers
v000001c153b42610_0 .net *"_ivl_204", 0 0, L_000001c153ba1a50;  1 drivers
L_000001c153b488d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c153b41c10_0 .net/2u *"_ivl_206", 5 0, L_000001c153b488d0;  1 drivers
v000001c153b433d0_0 .net *"_ivl_208", 0 0, L_000001c153ba1550;  1 drivers
v000001c153b43510_0 .net *"_ivl_211", 0 0, L_000001c153ace090;  1 drivers
v000001c153b41710_0 .net *"_ivl_213", 0 0, L_000001c153ace4f0;  1 drivers
L_000001c153b48918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c153b41850_0 .net/2u *"_ivl_214", 5 0, L_000001c153b48918;  1 drivers
v000001c153b42890_0 .net *"_ivl_216", 0 0, L_000001c153ba15f0;  1 drivers
L_000001c153b48960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c153b42930_0 .net/2u *"_ivl_218", 31 0, L_000001c153b48960;  1 drivers
v000001c153b421b0_0 .net *"_ivl_220", 31 0, L_000001c153ba1690;  1 drivers
v000001c153b41df0_0 .net *"_ivl_224", 31 0, L_000001c153ba03d0;  1 drivers
L_000001c153b489a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b41a30_0 .net *"_ivl_227", 25 0, L_000001c153b489a8;  1 drivers
L_000001c153b489f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b41fd0_0 .net/2u *"_ivl_228", 31 0, L_000001c153b489f0;  1 drivers
v000001c153b424d0_0 .net *"_ivl_230", 0 0, L_000001c153ba1b90;  1 drivers
L_000001c153b48a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c153b41ad0_0 .net/2u *"_ivl_232", 5 0, L_000001c153b48a38;  1 drivers
v000001c153b41cb0_0 .net *"_ivl_234", 0 0, L_000001c153ba1c30;  1 drivers
L_000001c153b48a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c153b41e90_0 .net/2u *"_ivl_236", 5 0, L_000001c153b48a80;  1 drivers
v000001c153b42250_0 .net *"_ivl_238", 0 0, L_000001c153ba00b0;  1 drivers
v000001c153b42390_0 .net *"_ivl_24", 0 0, L_000001c153acdfb0;  1 drivers
v000001c153b41d50_0 .net *"_ivl_241", 0 0, L_000001c153ace410;  1 drivers
v000001c153b42070_0 .net *"_ivl_243", 0 0, L_000001c153ace560;  1 drivers
L_000001c153b48ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c153b42110_0 .net/2u *"_ivl_244", 5 0, L_000001c153b48ac8;  1 drivers
v000001c153b422f0_0 .net *"_ivl_246", 0 0, L_000001c153ba01f0;  1 drivers
v000001c153b42430_0 .net *"_ivl_248", 31 0, L_000001c153ba3cf0;  1 drivers
L_000001c153b47f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c153b443a0_0 .net/2u *"_ivl_26", 4 0, L_000001c153b47f88;  1 drivers
v000001c153b446c0_0 .net *"_ivl_29", 4 0, L_000001c153b46580;  1 drivers
v000001c153b43cc0_0 .net *"_ivl_32", 0 0, L_000001c153ace170;  1 drivers
L_000001c153b47fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c153b449e0_0 .net/2u *"_ivl_34", 4 0, L_000001c153b47fd0;  1 drivers
v000001c153b43680_0 .net *"_ivl_37", 4 0, L_000001c153b47160;  1 drivers
v000001c153b43c20_0 .net *"_ivl_40", 0 0, L_000001c153ace1e0;  1 drivers
L_000001c153b48018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b44800_0 .net/2u *"_ivl_42", 15 0, L_000001c153b48018;  1 drivers
v000001c153b43d60_0 .net *"_ivl_45", 15 0, L_000001c153b464e0;  1 drivers
v000001c153b452a0_0 .net *"_ivl_48", 0 0, L_000001c153ace9c0;  1 drivers
v000001c153b437c0_0 .net *"_ivl_5", 5 0, L_000001c153b469e0;  1 drivers
L_000001c153b48060 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b44120_0 .net/2u *"_ivl_50", 36 0, L_000001c153b48060;  1 drivers
L_000001c153b480a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b44a80_0 .net/2u *"_ivl_52", 31 0, L_000001c153b480a8;  1 drivers
v000001c153b44760_0 .net *"_ivl_55", 4 0, L_000001c153b477a0;  1 drivers
v000001c153b43e00_0 .net *"_ivl_56", 36 0, L_000001c153b478e0;  1 drivers
v000001c153b43720_0 .net *"_ivl_58", 36 0, L_000001c153b45f40;  1 drivers
v000001c153b43f40_0 .net *"_ivl_62", 0 0, L_000001c153ace640;  1 drivers
L_000001c153b480f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c153b441c0_0 .net/2u *"_ivl_64", 5 0, L_000001c153b480f0;  1 drivers
v000001c153b44300_0 .net *"_ivl_67", 5 0, L_000001c153b47840;  1 drivers
v000001c153b44b20_0 .net *"_ivl_70", 0 0, L_000001c153ace250;  1 drivers
L_000001c153b48138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b44580_0 .net/2u *"_ivl_72", 57 0, L_000001c153b48138;  1 drivers
L_000001c153b48180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b43860_0 .net/2u *"_ivl_74", 31 0, L_000001c153b48180;  1 drivers
v000001c153b444e0_0 .net *"_ivl_77", 25 0, L_000001c153b47c00;  1 drivers
v000001c153b44d00_0 .net *"_ivl_78", 57 0, L_000001c153b47ac0;  1 drivers
v000001c153b450c0_0 .net *"_ivl_8", 0 0, L_000001c153acdb50;  1 drivers
v000001c153b44da0_0 .net *"_ivl_80", 57 0, L_000001c153b47ca0;  1 drivers
L_000001c153b481c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c153b43ea0_0 .net/2u *"_ivl_84", 31 0, L_000001c153b481c8;  1 drivers
L_000001c153b48210 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c153b43900_0 .net/2u *"_ivl_88", 5 0, L_000001c153b48210;  1 drivers
v000001c153b448a0_0 .net *"_ivl_90", 0 0, L_000001c153b46260;  1 drivers
L_000001c153b48258 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c153b44620_0 .net/2u *"_ivl_92", 5 0, L_000001c153b48258;  1 drivers
v000001c153b45160_0 .net *"_ivl_94", 0 0, L_000001c153b46300;  1 drivers
v000001c153b44440_0 .net *"_ivl_97", 0 0, L_000001c153acdd10;  1 drivers
v000001c153b45520_0 .net *"_ivl_98", 47 0, L_000001c153ba1870;  1 drivers
v000001c153b44940_0 .net "adderResult", 31 0, L_000001c153ba0510;  1 drivers
v000001c153b44bc0_0 .net "address", 31 0, L_000001c153b45fe0;  1 drivers
v000001c153b439a0_0 .net "clk", 0 0, L_000001c153ace790;  alias, 1 drivers
v000001c153b45020_0 .var "cycles_consumed", 31 0;
o000001c153af1888 .functor BUFZ 1, C4<z>; HiZ drive
v000001c153b453e0_0 .net "excep_flag", 0 0, o000001c153af1888;  0 drivers
v000001c153b45340_0 .net "extImm", 31 0, L_000001c153ba0fb0;  1 drivers
v000001c153b45200_0 .net "funct", 5 0, L_000001c153b47980;  1 drivers
v000001c153b43fe0_0 .net "hlt", 0 0, v000001c153abdb40_0;  1 drivers
v000001c153b44080_0 .net "imm", 15 0, L_000001c153b461c0;  1 drivers
v000001c153b43ae0_0 .net "immediate", 31 0, L_000001c153ba1730;  1 drivers
v000001c153b43b80_0 .net "input_clk", 0 0, v000001c153b46bc0_0;  1 drivers
v000001c153b43a40_0 .net "instruction", 31 0, L_000001c153ba1050;  1 drivers
v000001c153b44e40_0 .net "memoryReadData", 31 0, v000001c153b3d1d0_0;  1 drivers
v000001c153b45480_0 .net "nextPC", 31 0, L_000001c153ba1910;  1 drivers
v000001c153b44260_0 .net "opcode", 5 0, L_000001c153b45ea0;  1 drivers
v000001c153b44c60_0 .net "rd", 4 0, L_000001c153b47520;  1 drivers
v000001c153b44ee0_0 .net "readData1", 31 0, L_000001c153acddf0;  1 drivers
v000001c153b44f80_0 .net "readData1_w", 31 0, L_000001c153ba32f0;  1 drivers
v000001c153b46080_0 .net "readData2", 31 0, L_000001c153ace480;  1 drivers
v000001c153b46b20_0 .net "regs0", 31 0, L_000001c153ace020;  alias, 1 drivers
v000001c153b47340_0 .net "regs1", 31 0, L_000001c153acdbc0;  alias, 1 drivers
v000001c153b47200_0 .net "regs2", 31 0, L_000001c153acdc30;  alias, 1 drivers
v000001c153b47b60_0 .net "regs3", 31 0, L_000001c153acdca0;  alias, 1 drivers
v000001c153b46a80_0 .net "regs4", 31 0, L_000001c153acded0;  alias, 1 drivers
v000001c153b475c0_0 .net "regs5", 31 0, L_000001c153acdf40;  alias, 1 drivers
v000001c153b47660_0 .net "rs", 4 0, L_000001c153b470c0;  1 drivers
v000001c153b466c0_0 .net "rst", 0 0, v000001c153b46940_0;  1 drivers
v000001c153b472a0_0 .net "rt", 4 0, L_000001c153b47700;  1 drivers
v000001c153b463a0_0 .net "shamt", 31 0, L_000001c153b47480;  1 drivers
v000001c153b468a0_0 .net "wire_instruction", 31 0, L_000001c153acdd80;  1 drivers
v000001c153b46d00_0 .net "writeData", 31 0, L_000001c153ba3e30;  1 drivers
v000001c153b47a20_0 .net "zero", 0 0, L_000001c153ba4330;  1 drivers
L_000001c153b469e0 .part L_000001c153ba1050, 26, 6;
L_000001c153b45ea0 .functor MUXZ 6, L_000001c153b469e0, L_000001c153b47e68, L_000001c153ace8e0, C4<>;
L_000001c153b47d40 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b47ef8;
L_000001c153b46800 .part L_000001c153ba1050, 11, 5;
L_000001c153b47020 .functor MUXZ 5, L_000001c153b46800, L_000001c153b47f40, L_000001c153b47d40, C4<>;
L_000001c153b47520 .functor MUXZ 5, L_000001c153b47020, L_000001c153b47eb0, L_000001c153acdb50, C4<>;
L_000001c153b46580 .part L_000001c153ba1050, 21, 5;
L_000001c153b470c0 .functor MUXZ 5, L_000001c153b46580, L_000001c153b47f88, L_000001c153acdfb0, C4<>;
L_000001c153b47160 .part L_000001c153ba1050, 16, 5;
L_000001c153b47700 .functor MUXZ 5, L_000001c153b47160, L_000001c153b47fd0, L_000001c153ace170, C4<>;
L_000001c153b464e0 .part L_000001c153ba1050, 0, 16;
L_000001c153b461c0 .functor MUXZ 16, L_000001c153b464e0, L_000001c153b48018, L_000001c153ace1e0, C4<>;
L_000001c153b477a0 .part L_000001c153ba1050, 6, 5;
L_000001c153b478e0 .concat [ 5 32 0 0], L_000001c153b477a0, L_000001c153b480a8;
L_000001c153b45f40 .functor MUXZ 37, L_000001c153b478e0, L_000001c153b48060, L_000001c153ace9c0, C4<>;
L_000001c153b47480 .part L_000001c153b45f40, 0, 32;
L_000001c153b47840 .part L_000001c153ba1050, 0, 6;
L_000001c153b47980 .functor MUXZ 6, L_000001c153b47840, L_000001c153b480f0, L_000001c153ace640, C4<>;
L_000001c153b47c00 .part L_000001c153ba1050, 0, 26;
L_000001c153b47ac0 .concat [ 26 32 0 0], L_000001c153b47c00, L_000001c153b48180;
L_000001c153b47ca0 .functor MUXZ 58, L_000001c153b47ac0, L_000001c153b48138, L_000001c153ace250, C4<>;
L_000001c153b45fe0 .part L_000001c153b47ca0, 0, 32;
L_000001c153b46120 .arith/sum 32, v000001c153b3c190_0, L_000001c153b481c8;
L_000001c153b46260 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b48210;
L_000001c153b46300 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b48258;
L_000001c153ba1870 .concat [ 32 16 0 0], L_000001c153b45fe0, L_000001c153b482a0;
L_000001c153ba0970 .concat [ 6 26 0 0], L_000001c153b45ea0, L_000001c153b482e8;
L_000001c153ba17d0 .cmp/eq 32, L_000001c153ba0970, L_000001c153b48330;
L_000001c153ba0650 .cmp/eq 6, L_000001c153b47980, L_000001c153b48378;
L_000001c153ba0c90 .concat [ 32 16 0 0], L_000001c153acddf0, L_000001c153b483c0;
L_000001c153b9ff70 .concat [ 32 16 0 0], v000001c153b3c190_0, L_000001c153b48408;
L_000001c153ba08d0 .part L_000001c153b461c0, 15, 1;
LS_000001c153ba1190_0_0 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_0_4 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_0_8 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_0_12 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_0_16 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_0_20 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_0_24 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_0_28 .concat [ 1 1 1 1], L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0, L_000001c153ba08d0;
LS_000001c153ba1190_1_0 .concat [ 4 4 4 4], LS_000001c153ba1190_0_0, LS_000001c153ba1190_0_4, LS_000001c153ba1190_0_8, LS_000001c153ba1190_0_12;
LS_000001c153ba1190_1_4 .concat [ 4 4 4 4], LS_000001c153ba1190_0_16, LS_000001c153ba1190_0_20, LS_000001c153ba1190_0_24, LS_000001c153ba1190_0_28;
L_000001c153ba1190 .concat [ 16 16 0 0], LS_000001c153ba1190_1_0, LS_000001c153ba1190_1_4;
L_000001c153ba0470 .concat [ 16 32 0 0], L_000001c153b461c0, L_000001c153ba1190;
L_000001c153ba0330 .arith/sum 48, L_000001c153b9ff70, L_000001c153ba0470;
L_000001c153ba1cd0 .functor MUXZ 48, L_000001c153ba0330, L_000001c153ba0c90, L_000001c153acde60, C4<>;
L_000001c153ba06f0 .functor MUXZ 48, L_000001c153ba1cd0, L_000001c153ba1870, L_000001c153acdd10, C4<>;
L_000001c153ba0510 .part L_000001c153ba06f0, 0, 32;
L_000001c153ba05b0 .cmp/eq 2, v000001c153b37460_0, L_000001c153b48450;
L_000001c153ba0290 .cmp/eq 2, v000001c153b37460_0, L_000001c153b48498;
L_000001c153ba1370 .cmp/eq 2, v000001c153b37460_0, L_000001c153b484e0;
L_000001c153ba0790 .functor MUXZ 32, L_000001c153b48570, L_000001c153b48528, L_000001c153ba1370, C4<>;
L_000001c153ba12d0 .functor MUXZ 32, L_000001c153ba0790, L_000001c153ba0510, L_000001c153ba0290, C4<>;
L_000001c153ba1910 .functor MUXZ 32, L_000001c153ba12d0, L_000001c153b46120, L_000001c153ba05b0, C4<>;
L_000001c153ba1050 .functor MUXZ 32, L_000001c153acdd80, L_000001c153b48600, L_000001c153ace2c0, C4<>;
L_000001c153ba0e70 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b486d8;
L_000001c153ba1af0 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b48720;
L_000001c153ba19b0 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b48768;
L_000001c153ba0010 .concat [ 16 16 0 0], L_000001c153b461c0, L_000001c153b487b0;
L_000001c153ba0f10 .part L_000001c153b461c0, 15, 1;
LS_000001c153ba14b0_0_0 .concat [ 1 1 1 1], L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10;
LS_000001c153ba14b0_0_4 .concat [ 1 1 1 1], L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10;
LS_000001c153ba14b0_0_8 .concat [ 1 1 1 1], L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10;
LS_000001c153ba14b0_0_12 .concat [ 1 1 1 1], L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10, L_000001c153ba0f10;
L_000001c153ba14b0 .concat [ 4 4 4 4], LS_000001c153ba14b0_0_0, LS_000001c153ba14b0_0_4, LS_000001c153ba14b0_0_8, LS_000001c153ba14b0_0_12;
L_000001c153ba1230 .concat [ 16 16 0 0], L_000001c153b461c0, L_000001c153ba14b0;
L_000001c153ba0fb0 .functor MUXZ 32, L_000001c153ba1230, L_000001c153ba0010, L_000001c153ace3a0, C4<>;
L_000001c153ba1d70 .concat [ 6 26 0 0], L_000001c153b45ea0, L_000001c153b487f8;
L_000001c153ba1410 .cmp/eq 32, L_000001c153ba1d70, L_000001c153b48840;
L_000001c153ba1a50 .cmp/eq 6, L_000001c153b47980, L_000001c153b48888;
L_000001c153ba1550 .cmp/eq 6, L_000001c153b47980, L_000001c153b488d0;
L_000001c153ba15f0 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b48918;
L_000001c153ba1690 .functor MUXZ 32, L_000001c153ba0fb0, L_000001c153b48960, L_000001c153ba15f0, C4<>;
L_000001c153ba1730 .functor MUXZ 32, L_000001c153ba1690, L_000001c153b47480, L_000001c153ace4f0, C4<>;
L_000001c153ba03d0 .concat [ 6 26 0 0], L_000001c153b45ea0, L_000001c153b489a8;
L_000001c153ba1b90 .cmp/eq 32, L_000001c153ba03d0, L_000001c153b489f0;
L_000001c153ba1c30 .cmp/eq 6, L_000001c153b47980, L_000001c153b48a38;
L_000001c153ba00b0 .cmp/eq 6, L_000001c153b47980, L_000001c153b48a80;
L_000001c153ba01f0 .cmp/eq 6, L_000001c153b45ea0, L_000001c153b48ac8;
L_000001c153ba3cf0 .functor MUXZ 32, L_000001c153acddf0, v000001c153b3c190_0, L_000001c153ba01f0, C4<>;
L_000001c153ba32f0 .functor MUXZ 32, L_000001c153ba3cf0, L_000001c153ace480, L_000001c153ace560, C4<>;
S_000001c153a53430 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c153ac66c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c153ace100 .functor NOT 1, v000001c153abf800_0, C4<0>, C4<0>, C4<0>;
v000001c153abf620_0 .net *"_ivl_0", 0 0, L_000001c153ace100;  1 drivers
v000001c153abf6c0_0 .net "in1", 31 0, L_000001c153ace480;  alias, 1 drivers
v000001c153abeae0_0 .net "in2", 31 0, L_000001c153ba1730;  alias, 1 drivers
v000001c153abe7c0_0 .net "out", 31 0, L_000001c153b9fed0;  alias, 1 drivers
v000001c153abe540_0 .net "s", 0 0, v000001c153abf800_0;  alias, 1 drivers
L_000001c153b9fed0 .functor MUXZ 32, L_000001c153ba1730, L_000001c153ace480, L_000001c153ace100, C4<>;
S_000001c153a535c0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c153aec470 .param/l "RType" 0 4 2, C4<000000>;
P_000001c153aec4a8 .param/l "add" 0 4 5, C4<100000>;
P_000001c153aec4e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c153aec518 .param/l "addu" 0 4 5, C4<100001>;
P_000001c153aec550 .param/l "and_" 0 4 5, C4<100100>;
P_000001c153aec588 .param/l "andi" 0 4 8, C4<001100>;
P_000001c153aec5c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c153aec5f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c153aec630 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c153aec668 .param/l "j" 0 4 12, C4<000010>;
P_000001c153aec6a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c153aec6d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c153aec710 .param/l "lw" 0 4 8, C4<100011>;
P_000001c153aec748 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c153aec780 .param/l "or_" 0 4 5, C4<100101>;
P_000001c153aec7b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c153aec7f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c153aec828 .param/l "sll" 0 4 6, C4<000000>;
P_000001c153aec860 .param/l "slt" 0 4 5, C4<101010>;
P_000001c153aec898 .param/l "slti" 0 4 8, C4<101010>;
P_000001c153aec8d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c153aec908 .param/l "sub" 0 4 5, C4<100010>;
P_000001c153aec940 .param/l "subu" 0 4 5, C4<100011>;
P_000001c153aec978 .param/l "sw" 0 4 8, C4<101011>;
P_000001c153aec9b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c153aec9e8 .param/l "xori" 0 4 8, C4<001110>;
v000001c153abddc0_0 .var "ALUOp", 3 0;
v000001c153abf800_0 .var "ALUSrc", 0 0;
v000001c153abe860_0 .var "MemReadEn", 0 0;
v000001c153abf8a0_0 .var "MemWriteEn", 0 0;
v000001c153abe5e0_0 .var "MemtoReg", 0 0;
v000001c153abdaa0_0 .var "RegDst", 0 0;
v000001c153abe9a0_0 .var "RegWriteEn", 0 0;
v000001c153abeb80_0 .net "funct", 5 0, L_000001c153b47980;  alias, 1 drivers
v000001c153abdb40_0 .var "hlt", 0 0;
v000001c153abdbe0_0 .net "opcode", 5 0, L_000001c153b45ea0;  alias, 1 drivers
v000001c153abdc80_0 .net "rst", 0 0, v000001c153b46940_0;  alias, 1 drivers
E_000001c153ac6380 .event anyedge, v000001c153abdc80_0, v000001c153abdbe0_0, v000001c153abeb80_0;
S_000001c153a512d0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c153ac6000 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c153acdd80 .functor BUFZ 32, L_000001c153ba0a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153abdd20_0 .net "Data_Out", 31 0, L_000001c153acdd80;  alias, 1 drivers
v000001c153abde60 .array "InstMem", 0 1023, 31 0;
v000001c153abdfa0_0 .net *"_ivl_0", 31 0, L_000001c153ba0a10;  1 drivers
v000001c153abe040_0 .net *"_ivl_3", 9 0, L_000001c153ba0830;  1 drivers
v000001c153abe360_0 .net *"_ivl_4", 11 0, L_000001c153ba0ab0;  1 drivers
L_000001c153b485b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c153abe400_0 .net *"_ivl_7", 1 0, L_000001c153b485b8;  1 drivers
v000001c153abe4a0_0 .net "addr", 31 0, v000001c153b3c190_0;  alias, 1 drivers
v000001c153a9db60_0 .var/i "i", 31 0;
L_000001c153ba0a10 .array/port v000001c153abde60, L_000001c153ba0ab0;
L_000001c153ba0830 .part v000001c153b3c190_0, 0, 10;
L_000001c153ba0ab0 .concat [ 10 2 0 0], L_000001c153ba0830, L_000001c153b485b8;
S_000001c153a51460 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001c153acddf0 .functor BUFZ 32, L_000001c153ba0b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c153ace480 .functor BUFZ 32, L_000001c153ba0d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153b36ec0_1 .array/port v000001c153b36ec0, 1;
L_000001c153ace020 .functor BUFZ 32, v000001c153b36ec0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153b36ec0_2 .array/port v000001c153b36ec0, 2;
L_000001c153acdbc0 .functor BUFZ 32, v000001c153b36ec0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153b36ec0_3 .array/port v000001c153b36ec0, 3;
L_000001c153acdc30 .functor BUFZ 32, v000001c153b36ec0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153b36ec0_4 .array/port v000001c153b36ec0, 4;
L_000001c153acdca0 .functor BUFZ 32, v000001c153b36ec0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153b36ec0_5 .array/port v000001c153b36ec0, 5;
L_000001c153acded0 .functor BUFZ 32, v000001c153b36ec0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153b36ec0_6 .array/port v000001c153b36ec0, 6;
L_000001c153acdf40 .functor BUFZ 32, v000001c153b36ec0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c153b36880_0 .net *"_ivl_0", 31 0, L_000001c153ba0b50;  1 drivers
v000001c153b369c0_0 .net *"_ivl_10", 6 0, L_000001c153ba0dd0;  1 drivers
L_000001c153b48690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c153b36e20_0 .net *"_ivl_13", 1 0, L_000001c153b48690;  1 drivers
v000001c153b362e0_0 .net *"_ivl_2", 6 0, L_000001c153ba0bf0;  1 drivers
L_000001c153b48648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c153b37aa0_0 .net *"_ivl_5", 1 0, L_000001c153b48648;  1 drivers
v000001c153b37140_0 .net *"_ivl_8", 31 0, L_000001c153ba0d30;  1 drivers
v000001c153b36c40_0 .net "clk", 0 0, L_000001c153ace790;  alias, 1 drivers
v000001c153b36560_0 .var/i "i", 31 0;
v000001c153b378c0_0 .net "readData1", 31 0, L_000001c153acddf0;  alias, 1 drivers
v000001c153b37000_0 .net "readData2", 31 0, L_000001c153ace480;  alias, 1 drivers
v000001c153b36b00_0 .net "readRegister1", 4 0, L_000001c153b470c0;  alias, 1 drivers
v000001c153b367e0_0 .net "readRegister2", 4 0, L_000001c153b47700;  alias, 1 drivers
v000001c153b36ec0 .array "registers", 31 0, 31 0;
v000001c153b37e60_0 .net "regs0", 31 0, L_000001c153ace020;  alias, 1 drivers
v000001c153b361a0_0 .net "regs1", 31 0, L_000001c153acdbc0;  alias, 1 drivers
v000001c153b36920_0 .net "regs2", 31 0, L_000001c153acdc30;  alias, 1 drivers
v000001c153b37640_0 .net "regs3", 31 0, L_000001c153acdca0;  alias, 1 drivers
v000001c153b366a0_0 .net "regs4", 31 0, L_000001c153acded0;  alias, 1 drivers
v000001c153b36740_0 .net "regs5", 31 0, L_000001c153acdf40;  alias, 1 drivers
v000001c153b376e0_0 .net "rst", 0 0, v000001c153b46940_0;  alias, 1 drivers
v000001c153b36420_0 .net "we", 0 0, v000001c153abe9a0_0;  alias, 1 drivers
v000001c153b371e0_0 .net "writeData", 31 0, L_000001c153ba3e30;  alias, 1 drivers
v000001c153b36100_0 .net "writeRegister", 4 0, L_000001c153ba10f0;  alias, 1 drivers
E_000001c153ac6840/0 .event negedge, v000001c153abdc80_0;
E_000001c153ac6840/1 .event posedge, v000001c153b36c40_0;
E_000001c153ac6840 .event/or E_000001c153ac6840/0, E_000001c153ac6840/1;
L_000001c153ba0b50 .array/port v000001c153b36ec0, L_000001c153ba0bf0;
L_000001c153ba0bf0 .concat [ 5 2 0 0], L_000001c153b470c0, L_000001c153b48648;
L_000001c153ba0d30 .array/port v000001c153b36ec0, L_000001c153ba0dd0;
L_000001c153ba0dd0 .concat [ 5 2 0 0], L_000001c153b47700, L_000001c153b48690;
S_000001c153a3d420 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001c153a51460;
 .timescale 0 0;
v000001c153a9c940_0 .var/i "i", 31 0;
S_000001c153a3d5b0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c153ac6600 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c153ace870 .functor NOT 1, v000001c153abdaa0_0, C4<0>, C4<0>, C4<0>;
v000001c153b36ba0_0 .net *"_ivl_0", 0 0, L_000001c153ace870;  1 drivers
v000001c153b36060_0 .net "in1", 4 0, L_000001c153b47700;  alias, 1 drivers
v000001c153b36f60_0 .net "in2", 4 0, L_000001c153b47520;  alias, 1 drivers
v000001c153b37320_0 .net "out", 4 0, L_000001c153ba10f0;  alias, 1 drivers
v000001c153b36240_0 .net "s", 0 0, v000001c153abdaa0_0;  alias, 1 drivers
L_000001c153ba10f0 .functor MUXZ 5, L_000001c153b47520, L_000001c153b47700, L_000001c153ace870, C4<>;
S_000001c153a83960 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c153ac6400 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c153ba5ef0 .functor NOT 1, v000001c153abe5e0_0, C4<0>, C4<0>, C4<0>;
v000001c153b37780_0 .net *"_ivl_0", 0 0, L_000001c153ba5ef0;  1 drivers
v000001c153b370a0_0 .net "in1", 31 0, v000001c153b37280_0;  alias, 1 drivers
v000001c153b373c0_0 .net "in2", 31 0, v000001c153b3d1d0_0;  alias, 1 drivers
v000001c153b36a60_0 .net "out", 31 0, L_000001c153ba3e30;  alias, 1 drivers
v000001c153b37b40_0 .net "s", 0 0, v000001c153abe5e0_0;  alias, 1 drivers
L_000001c153ba3e30 .functor MUXZ 32, v000001c153b3d1d0_0, v000001c153b37280_0, L_000001c153ba5ef0, C4<>;
S_000001c153a83af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c153a36af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c153a36b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001c153a36b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c153a36b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001c153a36bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c153a36c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c153a36c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c153a36c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c153a36cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c153a36ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c153a36d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c153a36d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c153b48b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c153b36380_0 .net/2u *"_ivl_0", 31 0, L_000001c153b48b10;  1 drivers
v000001c153b37960_0 .net "opSel", 3 0, v000001c153abddc0_0;  alias, 1 drivers
v000001c153b36d80_0 .net "operand1", 31 0, L_000001c153ba32f0;  alias, 1 drivers
v000001c153b37a00_0 .net "operand2", 31 0, L_000001c153b9fed0;  alias, 1 drivers
v000001c153b37280_0 .var "result", 31 0;
v000001c153b36ce0_0 .net "zero", 0 0, L_000001c153ba4330;  alias, 1 drivers
E_000001c153ac6440 .event anyedge, v000001c153abddc0_0, v000001c153b36d80_0, v000001c153abe7c0_0;
L_000001c153ba4330 .cmp/eq 32, v000001c153b37280_0, L_000001c153b48b10;
S_000001c153a36da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001c153b3a030 .param/l "RType" 0 4 2, C4<000000>;
P_000001c153b3a068 .param/l "add" 0 4 5, C4<100000>;
P_000001c153b3a0a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c153b3a0d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001c153b3a110 .param/l "and_" 0 4 5, C4<100100>;
P_000001c153b3a148 .param/l "andi" 0 4 8, C4<001100>;
P_000001c153b3a180 .param/l "beq" 0 4 10, C4<000100>;
P_000001c153b3a1b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c153b3a1f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c153b3a228 .param/l "j" 0 4 12, C4<000010>;
P_000001c153b3a260 .param/l "jal" 0 4 12, C4<000011>;
P_000001c153b3a298 .param/l "jr" 0 4 6, C4<001000>;
P_000001c153b3a2d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001c153b3a308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c153b3a340 .param/l "or_" 0 4 5, C4<100101>;
P_000001c153b3a378 .param/l "ori" 0 4 8, C4<001101>;
P_000001c153b3a3b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c153b3a3e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001c153b3a420 .param/l "slt" 0 4 5, C4<101010>;
P_000001c153b3a458 .param/l "slti" 0 4 8, C4<101010>;
P_000001c153b3a490 .param/l "srl" 0 4 6, C4<000010>;
P_000001c153b3a4c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c153b3a500 .param/l "subu" 0 4 5, C4<100011>;
P_000001c153b3a538 .param/l "sw" 0 4 8, C4<101011>;
P_000001c153b3a570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c153b3a5a8 .param/l "xori" 0 4 8, C4<001110>;
v000001c153b37460_0 .var "PCsrc", 1 0;
v000001c153b37820_0 .net "excep_flag", 0 0, o000001c153af1888;  alias, 0 drivers
v000001c153b37be0_0 .net "funct", 5 0, L_000001c153b47980;  alias, 1 drivers
v000001c153b364c0_0 .net "opcode", 5 0, L_000001c153b45ea0;  alias, 1 drivers
v000001c153b37500_0 .net "operand1", 31 0, L_000001c153acddf0;  alias, 1 drivers
v000001c153b36600_0 .net "operand2", 31 0, L_000001c153b9fed0;  alias, 1 drivers
v000001c153b375a0_0 .net "rst", 0 0, v000001c153b46940_0;  alias, 1 drivers
E_000001c153ac6540/0 .event anyedge, v000001c153abdc80_0, v000001c153b37820_0, v000001c153abdbe0_0, v000001c153b378c0_0;
E_000001c153ac6540/1 .event anyedge, v000001c153abe7c0_0, v000001c153abeb80_0;
E_000001c153ac6540 .event/or E_000001c153ac6540/0, E_000001c153ac6540/1;
S_000001c153a6a650 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c153b37c80 .array "DataMem", 0 1023, 31 0;
v000001c153b37d20_0 .net "address", 31 0, v000001c153b37280_0;  alias, 1 drivers
v000001c153b37dc0_0 .net "clock", 0 0, L_000001c153a88670;  1 drivers
v000001c153b37f00_0 .net "data", 31 0, L_000001c153ace480;  alias, 1 drivers
v000001c153b3bb50_0 .var/i "i", 31 0;
v000001c153b3d1d0_0 .var "q", 31 0;
v000001c153b3be70_0 .net "rden", 0 0, v000001c153abe860_0;  alias, 1 drivers
v000001c153b3d4f0_0 .net "wren", 0 0, v000001c153abf8a0_0;  alias, 1 drivers
E_000001c153ac62c0 .event posedge, v000001c153b37dc0_0;
S_000001c153a6a7e0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001c153ad5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c153ac5ec0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c153b3c0f0_0 .net "PCin", 31 0, L_000001c153ba1910;  alias, 1 drivers
v000001c153b3c190_0 .var "PCout", 31 0;
v000001c153b3bbf0_0 .net "clk", 0 0, L_000001c153ace790;  alias, 1 drivers
v000001c153b3c730_0 .net "rst", 0 0, v000001c153b46940_0;  alias, 1 drivers
    .scope S_000001c153a36da0;
T_0 ;
    %wait E_000001c153ac6540;
    %load/vec4 v000001c153b375a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c153b37460_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c153b37820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001c153b37460_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c153b364c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001c153b37500_0;
    %load/vec4 v000001c153b36600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001c153b364c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001c153b37500_0;
    %load/vec4 v000001c153b36600_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001c153b364c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001c153b364c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001c153b364c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001c153b37be0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001c153b37460_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c153b37460_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c153a6a7e0;
T_1 ;
    %wait E_000001c153ac6840;
    %load/vec4 v000001c153b3c730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c153b3c190_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c153b3c0f0_0;
    %assign/vec4 v000001c153b3c190_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c153a512d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c153a9db60_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c153a9db60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c153a9db60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %load/vec4 v000001c153a9db60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c153a9db60_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153abde60, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c153a535c0;
T_3 ;
    %wait E_000001c153ac6380;
    %load/vec4 v000001c153abdc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c153abdb40_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c153abf8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c153abe5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c153abe860_0, 0;
    %assign/vec4 v000001c153abdaa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c153abdb40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c153abddc0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c153abf800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c153abe9a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c153abf8a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c153abe5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c153abe860_0, 0, 1;
    %store/vec4 v000001c153abdaa0_0, 0, 1;
    %load/vec4 v000001c153abdbe0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abdb40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abdaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %load/vec4 v000001c153abeb80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abdaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c153abdaa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abe5e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c153abf800_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c153abddc0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c153a51460;
T_4 ;
    %wait E_000001c153ac6840;
    %fork t_1, S_000001c153a3d420;
    %jmp t_0;
    .scope S_000001c153a3d420;
t_1 ;
    %load/vec4 v000001c153b376e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c153a9c940_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c153a9c940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c153a9c940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153b36ec0, 0, 4;
    %load/vec4 v000001c153a9c940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c153a9c940_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c153b36420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c153b371e0_0;
    %load/vec4 v000001c153b36100_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153b36ec0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153b36ec0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c153a51460;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c153a51460;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c153b36560_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c153b36560_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c153b36560_0;
    %ix/getv/s 4, v000001c153b36560_0;
    %load/vec4a v000001c153b36ec0, 4;
    %ix/getv/s 4, v000001c153b36560_0;
    %load/vec4a v000001c153b36ec0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c153b36560_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c153b36560_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c153a83af0;
T_6 ;
    %wait E_000001c153ac6440;
    %load/vec4 v000001c153b37960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c153b36d80_0;
    %load/vec4 v000001c153b37a00_0;
    %add;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c153b36d80_0;
    %load/vec4 v000001c153b37a00_0;
    %sub;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c153b36d80_0;
    %load/vec4 v000001c153b37a00_0;
    %and;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c153b36d80_0;
    %load/vec4 v000001c153b37a00_0;
    %or;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c153b36d80_0;
    %load/vec4 v000001c153b37a00_0;
    %xor;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c153b36d80_0;
    %load/vec4 v000001c153b37a00_0;
    %or;
    %inv;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c153b36d80_0;
    %load/vec4 v000001c153b37a00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c153b37a00_0;
    %load/vec4 v000001c153b36d80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c153b36d80_0;
    %ix/getv 4, v000001c153b37a00_0;
    %shiftl 4;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c153b36d80_0;
    %ix/getv 4, v000001c153b37a00_0;
    %shiftr 4;
    %assign/vec4 v000001c153b37280_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c153a6a650;
T_7 ;
    %wait E_000001c153ac62c0;
    %load/vec4 v000001c153b3be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c153b37d20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001c153b37c80, 4;
    %assign/vec4 v000001c153b3d1d0_0, 0;
T_7.0 ;
    %load/vec4 v000001c153b3d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c153b37f00_0;
    %ix/getv 3, v000001c153b37d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153b37c80, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c153a6a650;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c153b37c80, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001c153a6a650;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c153b3bb50_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c153b3bb50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c153b3bb50_0;
    %load/vec4a v000001c153b37c80, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001c153b3bb50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c153b3bb50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c153b3bb50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c153ad5c80;
T_10 ;
    %wait E_000001c153ac6840;
    %load/vec4 v000001c153b466c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c153b45020_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c153b45020_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c153b45020_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c153ad4ad0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c153b46bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c153b46940_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c153ad4ad0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c153b46bc0_0;
    %inv;
    %assign/vec4 v000001c153b46bc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c153ad4ad0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c153b46940_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c153b46940_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001c153b46c60_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
