// Seed: 3934770416
program module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  `define pp_3 0
  assign module_1.id_5 = 0;
  assign `pp_3 = id_1;
  assign id_2 = 1'h0;
endprogram
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output logic id_3,
    output tri1 id_4,
    output tri id_5
    , id_38,
    input tri0 id_6,
    input wire id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10
    , id_39,
    output supply0 id_11,
    input tri1 id_12,
    output wor id_13,
    output uwire id_14,
    output tri0 id_15,
    input supply1 id_16,
    output supply1 id_17,
    output tri0 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output wor id_21,
    output tri1 id_22,
    input supply1 id_23,
    input wand id_24,
    input tri1 id_25,
    input supply0 id_26,
    input wire id_27,
    output tri0 id_28,
    input tri1 id_29,
    output tri0 id_30,
    input wor id_31,
    input supply0 id_32,
    output wire id_33,
    output wor id_34,
    input supply0 id_35,
    input supply1 id_36
);
  tri  id_40 = 1;
  wire id_41;
  always id_3 = #id_42 1;
  module_0 modCall_1 (
      id_40,
      id_39
  );
endmodule
