-- questo modulo ha carry_in come input
MODULE bit_counter(carry_in)
VAR
  value: boolean;
ASSIGN
  init(value) := FALSE;
  next(value) := -- value xor carry_in;
      case
      carry_in : !value;
      !carry_in : value;
      esac;
DEFINE
  carry_out := value & carry_in;

MODULE main
VAR
   bit0 : bit_counter(TRUE);
   bit1 : bit_counter(bit0.carry_out);
   bit2 : bit_counter(bit1.carry_out);
LTLSPEC
   G(bit2.carry_out = FALSE)
