Reading netlist file: "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\gwsynthesis\SoC.vg"
Parsing netlist file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\gwsynthesis\SoC.vg" completed
Processing netlist completed
Reading constraint file: "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\SoC.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'io_jtag_tck' was determined to be a clock but was not created.
WARN  (TA1132) :  'AhbPRouter/n170_10' was determined to be a clock but was not created.
WARN  (TA1132) :  'vp_clk' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3PRouter/n184_13' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3GPIORouter/n206_11' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3GPIORouter/Apb3GPIOA/n6_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3GPIORouter/Apb3GPIOB/n6_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3USARTRouter/n206_11' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3USARTRouter/Apb3USART1/n77_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3USARTRouter/Apb3USART2/n77_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3I2CRouter/n208_11' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3I2CRouter/Apb3I2C1/n93_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3I2CRouter/Apb3I2C2/n93_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3SPIRouter/n208_11' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3SPIRouter/Apb3SPI1/n84_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3SPIRouter/Apb3SPI2/n84_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3TIMRouter/n210_11' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3TIMRouter/Apb3TIM1/n29_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3TIMRouter/Apb3TIM2/n29_5' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3WDGRouter/n204_11' was determined to be a clock but was not created.
WARN  (TA1132) :  'Apb3WDGRouter/IWDG/n6_7' was determined to be a clock but was not created.
WARN  (TA1118) : the clock "tmds_clk_p_1"'s frequency does not match DVI_RX/dvi2rgb_inst/PLL_inst's param "FCLKIN = "74.25""
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal 'io_jtag_tck_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal 'cmos_pclk_d' by the specified constraint. And then it may lead to the excessive delay or skew
WARN  (PR1014) : Generic routing resource will be used to clock signal '\DVI_RX/dvi2rgb_inst/HDMI_CLK ' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\pnr\SoC.power.html" completed
Generate file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\pnr\SoC.pin.html" completed
Generate file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\pnr\SoC.rpt.html" completed
Generate file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\pnr\SoC.rpt.txt" completed
Generate file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\pnr\SoC.tr.html" completed
Wed Nov 27 21:43:41 2024

