<stg><name>LR_top</name>


<trans_list>

<trans id="352" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244  %lrhls_data_tracksMH = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_data_tracksMHTHLS_size_s)

]]></Node>
<StgValue><ssdm name="lrhls_data_tracksMH"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:245  %lrhls_maxIteartions_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_maxIteartions_s)

]]></Node>
<StgValue><ssdm name="lrhls_maxIteartions_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:246  %lrhls_settings_chos = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_settings_chosenRofPhi_s)

]]></Node>
<StgValue><ssdm name="lrhls_settings_chos"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:247  %lrhls_settings_chos_1 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_settings_chosenRofZ_s)

]]></Node>
<StgValue><ssdm name="lrhls_settings_chos_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:248  %lrhls_settings_invP = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_settings_invPtToDphi_s)

]]></Node>
<StgValue><ssdm name="lrhls_settings_invP"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:249  %lrhls_data_tracksLR = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_data_tracksLRHLS_size_s)

]]></Node>
<StgValue><ssdm name="lrhls_data_tracksLR"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:250  %lrhls_residPhi_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_residPhi_s)

]]></Node>
<StgValue><ssdm name="lrhls_residPhi_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:251  %lrhls_residZ2S_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_residZ2S_s)

]]></Node>
<StgValue><ssdm name="lrhls_residZ2S_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:252  %lrhls_residZPS_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_residZPS_s)

]]></Node>
<StgValue><ssdm name="lrhls_residZPS_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:253  %lrhls_minLayers_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_minLayers_s)

]]></Node>
<StgValue><ssdm name="lrhls_minLayers_rea"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:254  %lrhls_minLayersPS_r = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_minLayersPS_s)

]]></Node>
<StgValue><ssdm name="lrhls_minLayersPS_r"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:255  %lrhls_track_setting = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_track_settingsHLS_lrNumIterations_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:256  %lrhls_track_setting_10 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_track_settingsHLS_lrMinLayers_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_10"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:257  %lrhls_track_setting_11 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_track_settingsHLS_lrMinLayersPS_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:258  %lrhls_track_setting_12 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_settingsHLS_lrResidPhi_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_12"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:259  %lrhls_track_setting_13 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_settingsHLS_lrResidZ2S_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:260  %lrhls_track_setting_14 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_settingsHLS_lrResidZPS_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_14"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:261  %lrhls_track_setting_15 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_settingsHLS_chosenRofPhi_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:262  %lrhls_track_setting_16 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_settingsHLS_chosenRofZ_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_16"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:263  %lrhls_track_setting_17 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_settingsHLS_invPtToDphi_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:264  %lrhls_track_setting_18 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_track_settingsHLS_trackerNumLayers_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265  %lrhls_track_stubsHL = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_track_stubsHLS_size_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_stubsHL"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266  %lrhls_track_secEta_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_track_secEta_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_secEta_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267  %lrhls_track_secPhi_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_track_secPhi_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_secPhi_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268  %lrhls_track_qOverPt = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_qOverPt_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_qOverPt"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:269  %lrhls_track_phi_re_1 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_phi_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_phi_re_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:270  %lrhls_track_z_read = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_z_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_z_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:271  %lrhls_track_cot_re_1 = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_track_cot_s)

]]></Node>
<StgValue><ssdm name="lrhls_track_cot_re_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:272  %lrhls_numLayers_rea = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_numLayers_s)

]]></Node>
<StgValue><ssdm name="lrhls_numLayers_rea"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:273  %lrhls_HTParameter_c = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_HTParameter_cotTheta)

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_c"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:274  %lrhls_valid_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %lrhls_valid_s)

]]></Node>
<StgValue><ssdm name="lrhls_valid_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:275  %lrhls_nIterations_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_nIterations_s)

]]></Node>
<StgValue><ssdm name="lrhls_nIterations_r_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:276  %lrhls_HTParameter_q = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_HTParameter_qOverPt)

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_q"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:277  %lrhls_HTParameter_p = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_HTParameter_phiT)

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_p"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:278  %lrhls_HTParameter_z = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_HTParameter_zT)

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_z"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:279  %lrhls_LRParameter_q = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_LRParameter_qOverPt)

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_q"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:280  %lrhls_LRParameter_p = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_LRParameter_phiT)

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_p"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:281  %lrhls_LRParameter_c = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_LRParameter_cotTheta)

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_c"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:282  %lrhls_LRParameter_z = call float @_ssdm_op_Read.ap_auto.floatP(float* %lrhls_LRParameter_zT)

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_z"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:283  %lrhls_stubs_size_r_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_stubs_size_s)

]]></Node>
<StgValue><ssdm name="lrhls_stubs_size_r_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:284  %lrhls_stubMap_size_1 = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_stubMap_size_s)

]]></Node>
<StgValue><ssdm name="lrhls_stubMap_size_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:285  %lrhls_layerPopulatio = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %lrhls_layerPopulation_size_s)

]]></Node>
<StgValue><ssdm name="lrhls_layerPopulatio"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="929" op_0_bw="929" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="1" op_37_bw="1" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="1" op_81_bw="1" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="1" op_131_bw="1" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="1" op_174_bw="1" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="1" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="1" op_204_bw="1" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="1" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="1" op_225_bw="32" op_226_bw="1" op_227_bw="32">
<![CDATA[
:286  %call_ret1 = call fastcc { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } @produce(float %lrhls_settings_chos, float %lrhls_settings_chos_1, float %lrhls_settings_invP, i32 %lrhls_data_tracksMH, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_size_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, [256 x i1]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_barrel_s, [256 x i1]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_psModule_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_layerId_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_r_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_phi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_z_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_secEta_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_secPhi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_qOverPt_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_phi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_z_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_cot_s, i32 %lrhls_data_tracksLR, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_size_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, [256 x i1]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_barrel_s, [256 x i1]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_psModule_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_layerId_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_r_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_phi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_z_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_secEta_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_secPhi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_qOverPt_s, [16 x float]* %lrhls_data_tracksLRHLS_data_phi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_z_s, [16 x float]* %lrhls_data_tracksLRHLS_data_cot_s, i32 %lrhls_numLayers_rea, i32 %lrhls_minLayers_rea, i32 %lrhls_minLayersPS_r, float %lrhls_residPhi_read, float %lrhls_residZ2S_read, float %lrhls_residZPS_read, i32 %lrhls_maxIteartions_1, i32 %lrhls_track_setting, i32 %lrhls_track_setting_10, i32 %lrhls_track_setting_11, float %lrhls_track_setting_12, float %lrhls_track_setting_13, float %lrhls_track_setting_14, float %lrhls_track_setting_15, float %lrhls_track_setting_16, float %lrhls_track_setting_17, i32 %lrhls_track_setting_18, i32 %lrhls_track_stubsHL, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, [16 x i1]* %lrhls_track_stubsHLS_data_moduleHLS_barrel_s, [16 x i1]* %lrhls_track_stubsHLS_data_moduleHLS_psModule_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_layerId_s, [16 x float]* %lrhls_track_stubsHLS_data_r_s, [16 x float]* %lrhls_track_stubsHLS_data_phi_s, [16 x float]* %lrhls_track_stubsHLS_data_z_s, i32 %lrhls_track_secEta_1, i32 %lrhls_track_secPhi_1, float %lrhls_track_qOverPt, float %lrhls_track_phi_re_1, float %lrhls_track_z_read, float %lrhls_track_cot_re_1, i32* %lrhls_secPhi_s, i32* %lrhls_secEta_s, float %lrhls_HTParameter_q, float %lrhls_HTParameter_p, float %lrhls_HTParameter_c, float %lrhls_HTParameter_z, float %lrhls_LRParameter_q, float %lrhls_LRParameter_p, float %lrhls_LRParameter_c, float %lrhls_LRParameter_z, i32 %lrhls_stubs_size_r_1, [16 x i32]* %lrhls_stubs_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_stubs_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_stubs_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_stubs_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_stubs_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_stubs_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_stubs_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_stubs_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_stubs_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_stubs_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s, [16 x i1]* %lrhls_stubs_data_moduleHLS_barrel_s, [16 x i1]* %lrhls_stubs_data_moduleHLS_psModule_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_layerId_s, [16 x float]* %lrhls_stubs_data_r_s, [16 x float]* %lrhls_stubs_data_phi_s, [16 x float]* %lrhls_stubs_data_z_s, i1 %lrhls_valid_read, i32 %lrhls_stubMap_size_1, [30 x i32]* %lrhls_stubMap_data_first, [30 x i32]* %lrhls_stubMap_data_second_size_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %lrhls_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %lrhls_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %lrhls_stubMap_data_second_data_r_s, [480 x float]* %lrhls_stubMap_data_second_data_phi_s, [480 x float]* %lrhls_stubMap_data_second_data_z_s, i32 %lrhls_layerPopulatio, [30 x i32]* %lrhls_layerPopulation_data_first, [30 x i32]* %lrhls_layerPopulation_data_second, i32* %lrhls_residuals_size_s, [30 x i32]* %lrhls_residuals_data_first, [30 x i32]* %lrhls_residuals_data_second_size_s, [480 x float]* %lrhls_residuals_data_second_data_phi, [480 x float]* %lrhls_residuals_data_second_data_z, [480 x i32]* %lrhls_residuals_data_second_data_layerId, [480 x i32]* %lrhls_residuals_data_second_data_stubId, [480 x i1]* %lrhls_residuals_data_second_data_ps, float* %lrhls_largestResid_phi, float* %lrhls_largestResid_z, i32* %lrhls_largestResid_layerId, i32* %lrhls_largestResid_stubId, i1* %lrhls_largestResid_ps, i32 %lrhls_nIterations_r_1)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_settings_lrNumIterations_s), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_settings_lrMinLayers_s), !map !122

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_settings_lrMinLayersPS_s), !map !126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_settings_lrResidPhi_s), !map !130

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_settings_lrResidZ2S_s), !map !134

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_settings_lrResidZPS_s), !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_settings_chosenRofPhi_s), !map !142

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_settings_chosenRofZ_s), !map !146

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_settings_invPtToDphi_s), !map !150

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_settings_trackerNumLayers_s), !map !154

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_data_settingsHLS_lrNumIterations_s), !map !158

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_data_settingsHLS_lrMinLayers_s), !map !162

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_data_settingsHLS_lrMinLayersPS_s), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_data_settingsHLS_lrResidPhi_s), !map !170

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_data_settingsHLS_lrResidZ2S_s), !map !174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_data_settingsHLS_lrResidZPS_s), !map !178

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_data_settingsHLS_chosenRofPhi_s), !map !182

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_data_settingsHLS_chosenRofZ_s), !map !186

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_data_settingsHLS_invPtToDphi_s), !map !190

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_data_settingsHLS_trackerNumLayers_s), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_data_tracksMHTHLS_size_s), !map !198

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrNumIterations_s), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayers_s), !map !208

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayersPS_s), !map !212

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidPhi_s), !map !216

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZ2S_s), !map !220

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZPS_s), !map !224

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofPhi_s), !map !228

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofZ_s), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_invPtToDphi_s), !map !236

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_trackerNumLayers_s), !map !240

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_size_s), !map !244

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s), !map !248

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s), !map !253

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s), !map !257

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s), !map !261

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s), !map !265

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s), !map !273

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s), !map !277

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s), !map !281

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s), !map !285

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s), !map !289

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s), !map !293

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s), !map !297

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s), !map !301

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s), !map !305

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s), !map !309

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s), !map !313

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s), !map !317

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s), !map !321

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s), !map !325

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecBitsMap([256 x i1]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_barrel_s), !map !329

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecBitsMap([256 x i1]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_psModule_s), !map !333

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_layerId_s), !map !337

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_r_s), !map !341

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_phi_s), !map !345

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_z_s), !map !349

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksMHTHLS_data_secEta_s), !map !353

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksMHTHLS_data_secPhi_s), !map !357

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_qOverPt_s), !map !361

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_phi_s), !map !365

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_z_s), !map !369

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksMHTHLS_data_cot_s), !map !373

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_data_tracksLRHLS_size_s), !map !377

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrNumIterations_s), !map !381

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayers_s), !map !385

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayersPS_s), !map !389

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidPhi_s), !map !393

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZ2S_s), !map !397

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZPS_s), !map !401

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofPhi_s), !map !405

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofZ_s), !map !409

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_invPtToDphi_s), !map !413

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_trackerNumLayers_s), !map !417

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_size_s), !map !421

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s), !map !425

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s), !map !429

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s), !map !433

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s), !map !437

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s), !map !441

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s), !map !445

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s), !map !449

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s), !map !453

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s), !map !457

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s), !map !461

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s), !map !465

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:87  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s), !map !469

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:88  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s), !map !473

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s), !map !477

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:90  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s), !map !481

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:91  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s), !map !485

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s), !map !489

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:93  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s), !map !493

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:94  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s), !map !497

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s), !map !501

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecBitsMap([256 x i1]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_barrel_s), !map !505

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecBitsMap([256 x i1]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_psModule_s), !map !509

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_layerId_s), !map !513

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:99  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_r_s), !map !517

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:100  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_phi_s), !map !521

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_z_s), !map !525

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:102  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksLRHLS_data_secEta_s), !map !529

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:103  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_data_tracksLRHLS_data_secPhi_s), !map !533

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:104  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_qOverPt_s), !map !537

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:105  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_phi_s), !map !541

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:106  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_z_s), !map !545

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:107  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_data_tracksLRHLS_data_cot_s), !map !549

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:108  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_numLayers_s), !map !553

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:109  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_minLayers_s), !map !557

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:110  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_minLayersPS_s), !map !561

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:111  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_residPhi_s), !map !565

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:112  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_residZ2S_s), !map !569

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:113  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_residZPS_s), !map !573

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:114  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_maxIteartions_s), !map !577

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:115  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_track_settingsHLS_lrNumIterations_s), !map !581

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:116  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_track_settingsHLS_lrMinLayers_s), !map !585

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:117  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_track_settingsHLS_lrMinLayersPS_s), !map !589

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:118  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_settingsHLS_lrResidPhi_s), !map !593

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:119  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_settingsHLS_lrResidZ2S_s), !map !597

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:120  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_settingsHLS_lrResidZPS_s), !map !601

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:121  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_settingsHLS_chosenRofPhi_s), !map !605

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:122  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_settingsHLS_chosenRofZ_s), !map !609

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:123  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_settingsHLS_invPtToDphi_s), !map !613

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:124  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_track_settingsHLS_trackerNumLayers_s), !map !617

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:125  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_track_stubsHLS_size_s), !map !621

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:126  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrNumIterations_s), !map !625

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:127  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrMinLayers_s), !map !629

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:128  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrMinLayersPS_s), !map !633

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:129  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidPhi_s), !map !637

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:130  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidZ2S_s), !map !641

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:131  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidZPS_s), !map !645

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:132  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_chosenRofPhi_s), !map !649

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:133  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_chosenRofZ_s), !map !653

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:134  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_invPtToDphi_s), !map !657

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:135  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_trackerNumLayers_s), !map !661

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:136  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s), !map !665

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:137  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s), !map !669

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:138  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s), !map !673

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:139  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s), !map !677

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:140  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s), !map !681

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:141  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s), !map !685

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:142  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s), !map !689

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:143  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s), !map !693

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:144  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s), !map !697

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:145  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s), !map !701

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:146  call void (...)* @_ssdm_op_SpecBitsMap([16 x i1]* %lrhls_track_stubsHLS_data_moduleHLS_barrel_s), !map !705

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:147  call void (...)* @_ssdm_op_SpecBitsMap([16 x i1]* %lrhls_track_stubsHLS_data_moduleHLS_psModule_s), !map !709

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:148  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_layerId_s), !map !713

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:149  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_r_s), !map !717

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:150  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_phi_s), !map !721

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:151  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_track_stubsHLS_data_z_s), !map !725

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:152  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_track_secEta_s), !map !729

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:153  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_track_secPhi_s), !map !733

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:154  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_qOverPt_s), !map !737

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:155  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_phi_s), !map !741

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:156  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_z_s), !map !745

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:157  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_track_cot_s), !map !749

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:158  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_secPhi_s), !map !753

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:159  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_secEta_s), !map !757

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:160  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_HTParameter_qOverPt), !map !761

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:161  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_HTParameter_phiT), !map !765

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:162  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_HTParameter_cotTheta), !map !769

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:163  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_HTParameter_zT), !map !773

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:164  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_LRParameter_qOverPt), !map !777

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:165  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_LRParameter_phiT), !map !781

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:166  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_LRParameter_cotTheta), !map !785

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:167  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_LRParameter_zT), !map !789

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:168  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_stubs_size_s), !map !793

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:169  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_settingsHLS_lrNumIterations_s), !map !797

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:170  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_settingsHLS_lrMinLayers_s), !map !801

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:171  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_settingsHLS_lrMinLayersPS_s), !map !805

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:172  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_settingsHLS_lrResidPhi_s), !map !809

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:173  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_settingsHLS_lrResidZ2S_s), !map !813

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:174  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_settingsHLS_lrResidZPS_s), !map !817

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:175  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_settingsHLS_chosenRofPhi_s), !map !821

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:176  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_settingsHLS_chosenRofZ_s), !map !825

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:177  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_settingsHLS_invPtToDphi_s), !map !829

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:178  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_settingsHLS_trackerNumLayers_s), !map !833

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:179  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s), !map !837

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:180  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s), !map !841

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:181  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s), !map !845

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:182  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s), !map !849

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:183  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s), !map !853

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:184  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s), !map !857

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:185  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s), !map !861

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:186  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s), !map !865

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:187  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s), !map !869

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:188  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s), !map !873

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:189  call void (...)* @_ssdm_op_SpecBitsMap([16 x i1]* %lrhls_stubs_data_moduleHLS_barrel_s), !map !877

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:190  call void (...)* @_ssdm_op_SpecBitsMap([16 x i1]* %lrhls_stubs_data_moduleHLS_psModule_s), !map !881

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:191  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %lrhls_stubs_data_moduleHLS_layerId_s), !map !885

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:192  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_r_s), !map !889

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:193  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_phi_s), !map !893

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:194  call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %lrhls_stubs_data_z_s), !map !897

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:195  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lrhls_valid_s), !map !901

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:196  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_stubMap_size_s), !map !905

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:197  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %lrhls_stubMap_data_first), !map !909

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:198  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %lrhls_stubMap_data_second_size_s), !map !915

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:199  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrNumIterations_s), !map !919

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:200  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrMinLayers_s), !map !924

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:201  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s), !map !928

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:202  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidPhi_s), !map !932

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:203  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidZ2S_s), !map !936

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:204  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidZPS_s), !map !940

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:205  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_chosenRofPhi_s), !map !944

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:206  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_chosenRofZ_s), !map !948

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:207  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_invPtToDphi_s), !map !952

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:208  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_trackerNumLayers_s), !map !956

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:209  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s), !map !960

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:210  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s), !map !964

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:211  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s), !map !968

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:212  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s), !map !972

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:213  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s), !map !976

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:214  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s), !map !980

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:215  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s), !map !984

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:216  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s), !map !988

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:217  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s), !map !992

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:218  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s), !map !996

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:219  call void (...)* @_ssdm_op_SpecBitsMap([480 x i1]* %lrhls_stubMap_data_second_data_moduleHLS_barrel_s), !map !1000

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:220  call void (...)* @_ssdm_op_SpecBitsMap([480 x i1]* %lrhls_stubMap_data_second_data_moduleHLS_psModule_s), !map !1004

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:221  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_layerId_s), !map !1008

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:222  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_r_s), !map !1012

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:223  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_phi_s), !map !1016

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:224  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_stubMap_data_second_data_z_s), !map !1020

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:225  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_layerPopulation_size_s), !map !1024

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:226  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %lrhls_layerPopulation_data_first), !map !1028

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:227  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %lrhls_layerPopulation_data_second), !map !1032

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:228  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_residuals_size_s), !map !1036

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:229  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %lrhls_residuals_data_first), !map !1040

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:230  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %lrhls_residuals_data_second_size_s), !map !1044

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:231  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_residuals_data_second_data_phi), !map !1048

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:232  call void (...)* @_ssdm_op_SpecBitsMap([480 x float]* %lrhls_residuals_data_second_data_z), !map !1052

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:233  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_residuals_data_second_data_layerId), !map !1056

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:234  call void (...)* @_ssdm_op_SpecBitsMap([480 x i32]* %lrhls_residuals_data_second_data_stubId), !map !1060

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:235  call void (...)* @_ssdm_op_SpecBitsMap([480 x i1]* %lrhls_residuals_data_second_data_ps), !map !1064

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:236  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_largestResid_phi), !map !1068

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:237  call void (...)* @_ssdm_op_SpecBitsMap(float* %lrhls_largestResid_z), !map !1072

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:238  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_largestResid_layerId), !map !1076

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:239  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_largestResid_stubId), !map !1080

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:240  call void (...)* @_ssdm_op_SpecBitsMap(i1* %lrhls_largestResid_ps), !map !1084

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:241  call void (...)* @_ssdm_op_SpecBitsMap(i32* %lrhls_nIterations_s), !map !1088

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:242  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @LR_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:243  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="929" op_0_bw="929" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="1" op_37_bw="1" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="1" op_81_bw="1" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="1" op_131_bw="1" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="1" op_174_bw="1" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="1" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="1" op_204_bw="1" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="1" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="1" op_225_bw="32" op_226_bw="1" op_227_bw="32">
<![CDATA[
:286  %call_ret1 = call fastcc { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } @produce(float %lrhls_settings_chos, float %lrhls_settings_chos_1, float %lrhls_settings_invP, i32 %lrhls_data_tracksMH, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_size_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, [256 x i1]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_barrel_s, [256 x i1]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_psModule_s, [256 x i32]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_layerId_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_r_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_phi_s, [256 x float]* %lrhls_data_tracksMHTHLS_data_stubsHLS_data_z_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_secEta_s, [16 x i32]* %lrhls_data_tracksMHTHLS_data_secPhi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_qOverPt_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_phi_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_z_s, [16 x float]* %lrhls_data_tracksMHTHLS_data_cot_s, i32 %lrhls_data_tracksLR, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_data_tracksLRHLS_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_size_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, [256 x i1]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_barrel_s, [256 x i1]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_psModule_s, [256 x i32]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_layerId_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_r_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_phi_s, [256 x float]* %lrhls_data_tracksLRHLS_data_stubsHLS_data_z_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_secEta_s, [16 x i32]* %lrhls_data_tracksLRHLS_data_secPhi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_qOverPt_s, [16 x float]* %lrhls_data_tracksLRHLS_data_phi_s, [16 x float]* %lrhls_data_tracksLRHLS_data_z_s, [16 x float]* %lrhls_data_tracksLRHLS_data_cot_s, i32 %lrhls_numLayers_rea, i32 %lrhls_minLayers_rea, i32 %lrhls_minLayersPS_r, float %lrhls_residPhi_read, float %lrhls_residZ2S_read, float %lrhls_residZPS_read, i32 %lrhls_maxIteartions_1, i32 %lrhls_track_setting, i32 %lrhls_track_setting_10, i32 %lrhls_track_setting_11, float %lrhls_track_setting_12, float %lrhls_track_setting_13, float %lrhls_track_setting_14, float %lrhls_track_setting_15, float %lrhls_track_setting_16, float %lrhls_track_setting_17, i32 %lrhls_track_setting_18, i32 %lrhls_track_stubsHL, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_track_stubsHLS_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_track_stubsHLS_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s, [16 x i1]* %lrhls_track_stubsHLS_data_moduleHLS_barrel_s, [16 x i1]* %lrhls_track_stubsHLS_data_moduleHLS_psModule_s, [16 x i32]* %lrhls_track_stubsHLS_data_moduleHLS_layerId_s, [16 x float]* %lrhls_track_stubsHLS_data_r_s, [16 x float]* %lrhls_track_stubsHLS_data_phi_s, [16 x float]* %lrhls_track_stubsHLS_data_z_s, i32 %lrhls_track_secEta_1, i32 %lrhls_track_secPhi_1, float %lrhls_track_qOverPt, float %lrhls_track_phi_re_1, float %lrhls_track_z_read, float %lrhls_track_cot_re_1, i32* %lrhls_secPhi_s, i32* %lrhls_secEta_s, float %lrhls_HTParameter_q, float %lrhls_HTParameter_p, float %lrhls_HTParameter_c, float %lrhls_HTParameter_z, float %lrhls_LRParameter_q, float %lrhls_LRParameter_p, float %lrhls_LRParameter_c, float %lrhls_LRParameter_z, i32 %lrhls_stubs_size_r_1, [16 x i32]* %lrhls_stubs_data_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_stubs_data_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_stubs_data_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_stubs_data_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_stubs_data_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_stubs_data_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_stubs_data_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_stubs_data_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_stubs_data_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_stubs_data_settingsHLS_trackerNumLayers_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s, [16 x float]* %lrhls_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s, [16 x i1]* %lrhls_stubs_data_moduleHLS_barrel_s, [16 x i1]* %lrhls_stubs_data_moduleHLS_psModule_s, [16 x i32]* %lrhls_stubs_data_moduleHLS_layerId_s, [16 x float]* %lrhls_stubs_data_r_s, [16 x float]* %lrhls_stubs_data_phi_s, [16 x float]* %lrhls_stubs_data_z_s, i1 %lrhls_valid_read, i32 %lrhls_stubMap_size_1, [30 x i32]* %lrhls_stubMap_data_first, [30 x i32]* %lrhls_stubMap_data_second_size_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %lrhls_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %lrhls_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %lrhls_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %lrhls_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %lrhls_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %lrhls_stubMap_data_second_data_r_s, [480 x float]* %lrhls_stubMap_data_second_data_phi_s, [480 x float]* %lrhls_stubMap_data_second_data_z_s, i32 %lrhls_layerPopulatio, [30 x i32]* %lrhls_layerPopulation_data_first, [30 x i32]* %lrhls_layerPopulation_data_second, i32* %lrhls_residuals_size_s, [30 x i32]* %lrhls_residuals_data_first, [30 x i32]* %lrhls_residuals_data_second_size_s, [480 x float]* %lrhls_residuals_data_second_data_phi, [480 x float]* %lrhls_residuals_data_second_data_z, [480 x i32]* %lrhls_residuals_data_second_data_layerId, [480 x i32]* %lrhls_residuals_data_second_data_stubId, [480 x i1]* %lrhls_residuals_data_second_data_ps, float* %lrhls_largestResid_phi, float* %lrhls_largestResid_z, i32* %lrhls_largestResid_layerId, i32* %lrhls_largestResid_stubId, i1* %lrhls_largestResid_ps, i32 %lrhls_nIterations_r_1)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="929">
<![CDATA[
:287  %lrhls_track_cot_re = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 16

]]></Node>
<StgValue><ssdm name="lrhls_track_cot_re"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="929">
<![CDATA[
:288  %lrhls_track_z_ret = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="lrhls_track_z_ret"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="929">
<![CDATA[
:289  %lrhls_track_phi_re = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="lrhls_track_phi_re"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="929">
<![CDATA[
:290  %lrhls_track_qOverPt_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="lrhls_track_qOverPt_1"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="929">
<![CDATA[
:291  %lrhls_track_secPhi_2 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="lrhls_track_secPhi_2"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="929">
<![CDATA[
:292  %lrhls_track_secEta_2 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="lrhls_track_secEta_2"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="929">
<![CDATA[
:293  %lrhls_track_stubsHL_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="lrhls_track_stubsHL_1"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="929">
<![CDATA[
:294  %lrhls_track_setting_19 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_19"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="929">
<![CDATA[
:295  %lrhls_track_setting_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_1"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="929">
<![CDATA[
:296  %lrhls_track_setting_2 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_2"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="929">
<![CDATA[
:297  %lrhls_track_setting_3 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_3"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="929">
<![CDATA[
:298  %lrhls_track_setting_4 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_4"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="929">
<![CDATA[
:299  %lrhls_track_setting_5 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_5"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="929">
<![CDATA[
:300  %lrhls_track_setting_6 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_6"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="929">
<![CDATA[
:301  %lrhls_track_setting_7 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_7"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="929">
<![CDATA[
:302  %lrhls_track_setting_8 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_8"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="929">
<![CDATA[
:303  %lrhls_track_setting_9 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="lrhls_track_setting_9"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="929">
<![CDATA[
:304  %lrhls_HTParameter_c_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 17

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_c_1"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="929">
<![CDATA[
:305  %lrhls_valid_ret = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 18

]]></Node>
<StgValue><ssdm name="lrhls_valid_ret"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="929">
<![CDATA[
:306  %lrhls_nIterations_r = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 19

]]></Node>
<StgValue><ssdm name="lrhls_nIterations_r"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="929">
<![CDATA[
:307  %lrhls_HTParameter_q_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 20

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_q_1"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="929">
<![CDATA[
:308  %lrhls_HTParameter_p_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 21

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_p_1"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="929">
<![CDATA[
:309  %lrhls_HTParameter_z_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 22

]]></Node>
<StgValue><ssdm name="lrhls_HTParameter_z_1"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="929">
<![CDATA[
:310  %lrhls_LRParameter_q_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 23

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_q_1"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="929">
<![CDATA[
:311  %lrhls_LRParameter_p_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 24

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_p_1"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="929">
<![CDATA[
:312  %lrhls_LRParameter_c_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 25

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_c_1"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="929">
<![CDATA[
:313  %lrhls_LRParameter_z_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 26

]]></Node>
<StgValue><ssdm name="lrhls_LRParameter_z_1"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="929">
<![CDATA[
:314  %lrhls_stubs_size_r = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 27

]]></Node>
<StgValue><ssdm name="lrhls_stubs_size_r"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="929">
<![CDATA[
:315  %lrhls_stubMap_size_2 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 28

]]></Node>
<StgValue><ssdm name="lrhls_stubMap_size_2"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:316  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_stubMap_size_s, i32 %lrhls_stubMap_size_2)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="929">
<![CDATA[
:317  %lrhls_layerPopulatio_1 = extractvalue { i32, i32, i32, float, float, float, float, float, float, i32, i32, i32, i32, float, float, float, float, float, i1, i32, float, float, float, float, float, float, float, i32, i32, i32 } %call_ret1, 29

]]></Node>
<StgValue><ssdm name="lrhls_layerPopulatio_1"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:318  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_layerPopulation_size_s, i32 %lrhls_layerPopulatio_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:319  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_HTParameter_qOverPt, float %lrhls_HTParameter_q_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:320  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_HTParameter_phiT, float %lrhls_HTParameter_p_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:321  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_HTParameter_zT, float %lrhls_HTParameter_z_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:322  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_LRParameter_qOverPt, float %lrhls_LRParameter_q_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:323  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_LRParameter_phiT, float %lrhls_LRParameter_p_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:324  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_LRParameter_cotTheta, float %lrhls_LRParameter_c_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:325  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_LRParameter_zT, float %lrhls_LRParameter_z_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:326  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_stubs_size_s, i32 %lrhls_stubs_size_r)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:327  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_HTParameter_cotTheta, float %lrhls_HTParameter_c_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
:328  call void @_ssdm_op_Write.ap_auto.i1P(i1* %lrhls_valid_s, i1 %lrhls_valid_ret)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:329  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_nIterations_s, i32 %lrhls_nIterations_r)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:330  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_track_settingsHLS_lrNumIterations_s, i32 %lrhls_track_setting_9)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:331  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_track_settingsHLS_lrMinLayers_s, i32 %lrhls_track_setting_8)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:332  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_track_settingsHLS_lrMinLayersPS_s, i32 %lrhls_track_setting_7)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:333  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_settingsHLS_lrResidPhi_s, float %lrhls_track_setting_6)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:334  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_settingsHLS_lrResidZ2S_s, float %lrhls_track_setting_5)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:335  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_settingsHLS_lrResidZPS_s, float %lrhls_track_setting_4)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:336  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_settingsHLS_chosenRofPhi_s, float %lrhls_track_setting_3)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:337  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_settingsHLS_chosenRofZ_s, float %lrhls_track_setting_2)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:338  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_settingsHLS_invPtToDphi_s, float %lrhls_track_setting_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:339  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_track_settingsHLS_trackerNumLayers_s, i32 %lrhls_track_setting_19)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:340  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_track_stubsHLS_size_s, i32 %lrhls_track_stubsHL_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:341  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_track_secEta_s, i32 %lrhls_track_secEta_2)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:342  call void @_ssdm_op_Write.ap_auto.i32P(i32* %lrhls_track_secPhi_s, i32 %lrhls_track_secPhi_2)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:343  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_qOverPt_s, float %lrhls_track_qOverPt_1)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:344  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_phi_s, float %lrhls_track_phi_re)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:345  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_z_s, float %lrhls_track_z_ret)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:346  call void @_ssdm_op_Write.ap_auto.floatP(float* %lrhls_track_cot_s, float %lrhls_track_cot_re)

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0">
<![CDATA[
:347  ret void

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
