module wideexpr_00240(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'sb101000;
  assign y1 = 2'sb00;
  assign y2 = (+(s2))+($signed(3'sb100));
  assign y3 = (u2)!=((ctrl[5]?{($signed((ctrl[2]?$signed((s4)&($signed(4'sb0110))):+({-(1'sb1),s7,{1{u2}},-(1'sb0)}))))>>(6'sb001100),{1{((ctrl[6]?($signed(1'sb1))|(-(s4)):$signed((~^(s7))+($unsigned(s0)))))^~(4'sb1100)}},(ctrl[3]?(ctrl[2]?s3:$signed(5'sb01011)):$signed((-(((1'sb0)<<(s5))^((4'sb1111)<<(5'sb11000))))&((ctrl[7]?s2:1'sb0)))),(1'sb1)<<<((ctrl[7]?{1{-($signed(6'sb000110))}}:u5))}:{1{({3'b011})<<((ctrl[0]?(s5)<<<($signed(1'sb1)):(ctrl[0]?+($signed($unsigned(s7))):(+(-(s4)))&((s3)^~(-(s7))))))}}));
  assign y4 = (ctrl[0]?$unsigned($signed((u0)==(!(^(s5))))):$unsigned(1'sb0));
  assign y5 = $signed(s3);
  assign y6 = 6'sb010001;
  assign y7 = ^(5'sb00010);
endmodule
