#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9ce660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9d8450 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x9d65c0 .functor NOT 1, L_0xa080d0, C4<0>, C4<0>, C4<0>;
L_0xa07e30 .functor XOR 1, L_0xa07c40, L_0xa07d90, C4<0>, C4<0>;
L_0xa07fc0 .functor XOR 1, L_0xa07e30, L_0xa07ef0, C4<0>, C4<0>;
v0xa06990_0 .net *"_ivl_10", 0 0, L_0xa07ef0;  1 drivers
v0xa06a90_0 .net *"_ivl_12", 0 0, L_0xa07fc0;  1 drivers
v0xa06b70_0 .net *"_ivl_2", 0 0, L_0xa07b80;  1 drivers
v0xa06c30_0 .net *"_ivl_4", 0 0, L_0xa07c40;  1 drivers
v0xa06d10_0 .net *"_ivl_6", 0 0, L_0xa07d90;  1 drivers
v0xa06e40_0 .net *"_ivl_8", 0 0, L_0xa07e30;  1 drivers
v0xa06f20_0 .var "clk", 0 0;
v0xa06fc0_0 .net "in1", 0 0, v0xa05cb0_0;  1 drivers
v0xa07060_0 .net "in2", 0 0, v0xa05d70_0;  1 drivers
v0xa07190_0 .net "in3", 0 0, v0xa05e10_0;  1 drivers
v0xa07230_0 .net "out_dut", 0 0, L_0xa07a70;  1 drivers
v0xa072d0_0 .net "out_ref", 0 0, L_0xa07850;  1 drivers
v0xa07370_0 .var/2u "stats1", 159 0;
v0xa07410_0 .var/2u "strobe", 0 0;
v0xa074b0_0 .net "tb_match", 0 0, L_0xa080d0;  1 drivers
v0xa07570_0 .net "tb_mismatch", 0 0, L_0x9d65c0;  1 drivers
L_0xa07b80 .concat [ 1 0 0 0], L_0xa07850;
L_0xa07c40 .concat [ 1 0 0 0], L_0xa07850;
L_0xa07d90 .concat [ 1 0 0 0], L_0xa07a70;
L_0xa07ef0 .concat [ 1 0 0 0], L_0xa07850;
L_0xa080d0 .cmp/eeq 1, L_0xa07b80, L_0xa07fc0;
S_0x9d85e0 .scope module, "good1" "reference_module" 3 73, 3 4 0, S_0x9d8450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0x9e30a0 .functor XOR 1, v0xa05cb0_0, v0xa05d70_0, C4<0>, C4<0>;
L_0x9d6e80 .functor NOT 1, L_0x9e30a0, C4<0>, C4<0>, C4<0>;
L_0xa07850 .functor XOR 1, L_0x9d6e80, v0xa05e10_0, C4<0>, C4<0>;
v0x9d6830_0 .net *"_ivl_0", 0 0, L_0x9e30a0;  1 drivers
v0x9d68d0_0 .net *"_ivl_2", 0 0, L_0x9d6e80;  1 drivers
v0xa05570_0 .net "in1", 0 0, v0xa05cb0_0;  alias, 1 drivers
v0xa05610_0 .net "in2", 0 0, v0xa05d70_0;  alias, 1 drivers
v0xa056d0_0 .net "in3", 0 0, v0xa05e10_0;  alias, 1 drivers
v0xa057e0_0 .net "out", 0 0, L_0xa07850;  alias, 1 drivers
S_0xa05920 .scope module, "stim1" "stimulus_gen" 3 67, 3 15 0, S_0x9d8450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "in3";
v0xa05bd0_0 .net "clk", 0 0, v0xa06f20_0;  1 drivers
v0xa05cb0_0 .var "in1", 0 0;
v0xa05d70_0 .var "in2", 0 0;
v0xa05e10_0 .var "in3", 0 0;
E_0x9dff80/0 .event negedge, v0xa05bd0_0;
E_0x9dff80/1 .event posedge, v0xa05bd0_0;
E_0x9dff80 .event/or E_0x9dff80/0, E_0x9dff80/1;
S_0xa05f10 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0x9d8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0xa07950 .functor XOR 1, v0xa05cb0_0, v0xa05d70_0, C4<0>, C4<0>;
L_0xa079e0 .functor NOT 1, L_0xa07950, C4<0>, C4<0>, C4<0>;
L_0xa07a70 .functor XOR 1, L_0xa079e0, v0xa05e10_0, C4<0>, C4<0>;
v0xa061b0_0 .net *"_ivl_0", 0 0, L_0xa07950;  1 drivers
v0xa06270_0 .net "in1", 0 0, v0xa05cb0_0;  alias, 1 drivers
v0xa06380_0 .net "in2", 0 0, v0xa05d70_0;  alias, 1 drivers
v0xa06470_0 .net "in3", 0 0, v0xa05e10_0;  alias, 1 drivers
v0xa06560_0 .net "out", 0 0, L_0xa07a70;  alias, 1 drivers
v0xa06650_0 .net "xnor_out", 0 0, L_0xa079e0;  1 drivers
S_0xa06770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_0x9d8450;
 .timescale -12 -12;
E_0x9e01d0 .event anyedge, v0xa07410_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa07410_0;
    %nor/r;
    %assign/vec4 v0xa07410_0, 0;
    %wait E_0x9e01d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa05920;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9dff80;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xa05e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa05d70_0, 0;
    %assign/vec4 v0xa05cb0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x9d8450;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa06f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa07410_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x9d8450;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xa06f20_0;
    %inv;
    %store/vec4 v0xa06f20_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x9d8450;
T_4 ;
    %vpi_call/w 3 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa05bd0_0, v0xa07570_0, v0xa06fc0_0, v0xa07060_0, v0xa07190_0, v0xa072d0_0, v0xa07230_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x9d8450;
T_5 ;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa07370_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x9d8450;
T_6 ;
    %wait E_0x9dff80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa07370_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa07370_0, 4, 32;
    %load/vec4 v0xa074b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa07370_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa07370_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa07370_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xa072d0_0;
    %load/vec4 v0xa072d0_0;
    %load/vec4 v0xa07230_0;
    %xor;
    %load/vec4 v0xa072d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa07370_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xa07370_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa07370_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4g/m2014_q4g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4g/iter0/response27/top_module.sv";
