
---------- Begin Simulation Statistics ----------
final_tick                                11283682000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260028                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797592                       # Number of bytes of host memory used
host_op_rate                                   422702                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.88                       # Real time elapsed on the host
host_tick_rate                              125545957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23370442                       # Number of instructions simulated
sim_ops                                      37991170                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011284                       # Number of seconds simulated
sim_ticks                                 11283682000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101440                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               829                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2429145                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            2098815                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2101440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2625                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2429874                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     293                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          465                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  11969134                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10165365                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               841                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2426325                       # Number of branches committed
system.cpu.commit.bw_lim_events               2707046                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           17712                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             23370442                       # Number of instructions committed
system.cpu.commit.committedOps               37991170                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     11267636                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.371707                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.307064                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2553674     22.66%     22.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3924326     34.83%     57.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2620      0.02%     57.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2624      0.02%     57.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        32665      0.29%     57.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1488      0.01%     57.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2043087     18.13%     75.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          106      0.00%     75.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2707046     24.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11267636                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   15466796                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   88                       # Number of function calls committed.
system.cpu.commit.int_insts                  29078131                       # Number of committed integer instructions.
system.cpu.commit.loads                       4457220                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           43      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         26717001     70.32%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     70.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         524290      1.38%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              32      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             46      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      5.52%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      5.52%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             746      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            870      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4456474     11.73%     94.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097304      5.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          37991170                       # Class of committed instruction
system.cpu.commit.refs                        6555394                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    23370442                       # Number of Instructions Simulated
system.cpu.committedOps                      37991170                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.482819                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.482819                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               5065747                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               38019437                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1450565                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1522380                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    864                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3230881                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4720118                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           100                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2098766                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.fetch.Branches                     2429874                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    559783                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      10700725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   298                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       23393436                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            79                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1728                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.215344                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             568742                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2099108                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.073209                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11270437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.374494                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.512781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5004999     44.41%     44.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   423870      3.76%     48.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   400434      3.55%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   426092      3.78%     55.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   432961      3.84%     59.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   586330      5.20%     64.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   372567      3.31%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   355362      3.15%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3267822     28.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11270437                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  23069253                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 13369637                       # number of floating regfile writes
system.cpu.idleCycles                           13246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1056                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2427158                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.367890                       # Inst execution rate
system.cpu.iew.exec_refs                      6556772                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2098765                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    5336                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4458839                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               121                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2099309                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            38008867                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4458007                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2087                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              38002203                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     63                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1910                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    864                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2036                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            43                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               54                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1619                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1135                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1035                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             21                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  42507691                       # num instructions consuming a value
system.cpu.iew.wb_count                      38001749                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.676976                       # average fanout of values written-back
system.cpu.iew.wb_producers                  28776682                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.367850                       # insts written-back per cycle
system.cpu.iew.wb_sent                       38001925                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 40762606                       # number of integer regfile reads
system.cpu.int_regfile_writes                20106129                       # number of integer regfile writes
system.cpu.ipc                               2.071171                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.071171                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               272      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              26727413     70.33%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     70.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              524830      1.38%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   50      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097154      5.52%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097152      5.52%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1552      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1577      0.00%     82.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4456856     11.73%     94.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097305      5.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               38004290                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15467839                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30935656                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     15466980                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           15469508                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       59316                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001561                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   59270     99.92%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      8      0.01%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      0.04%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22595495                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           56402943                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22534769                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          22557077                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   38008803                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  38004290                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  64                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           17696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               266                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        18813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11270437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.372033                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.701074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              727109      6.45%      6.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1049378      9.31%     15.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1261281     11.19%     26.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2794117     24.79%     51.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2568468     22.79%     74.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1873163     16.62%     91.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              635627      5.64%     96.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              293802      2.61%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               67492      0.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11270437                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.368075                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      559797                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            43                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           2097202                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2097186                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4458839                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2099309                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                11412347                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         11283683                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1891475                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              43629831                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 699699                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2195299                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1816494                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              87246930                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               38015352                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            43656013                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3724918                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2533                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    864                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3456747                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26182                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          23072031                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         40782661                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1134                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12939017                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     46569472                       # The number of ROB reads
system.cpu.rob.rob_writes                    76020584                       # The number of ROB writes
system.cpu.timesIdled                             200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3566                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           14                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62563                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             14                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3467                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       227776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       227776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  227776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3558                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3574000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18793250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             31815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               92                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              92                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31481                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2874624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2902848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              22                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31931                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31916     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31931                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           89463000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          94716000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1005000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28330                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28350                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data               28330                       # number of overall hits
system.l2.overall_hits::total                   28350                       # number of overall hits
system.l2.demand_misses::.cpu.inst                316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3243                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               316                       # number of overall misses
system.l2.overall_misses::.cpu.data              3243                       # number of overall misses
system.l2.overall_misses::total                  3559                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    323506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        354470000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30964000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    323506000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       354470000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31573                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31573                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31909                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.940476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.102714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.111536                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.940476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.102714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.111536                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97987.341772                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99755.164971                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99598.201742                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97987.341772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99755.164971                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99598.201742                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   2                       # number of writebacks
system.l2.writebacks::total                         2                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3559                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24664000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    258666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    283330000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24664000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    258666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    283330000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.102714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.111536                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.102714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111536                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78050.632911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79761.332100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79609.440854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78050.632911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79761.332100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79609.440854                       # average overall mshr miss latency
system.l2.replacements                             22                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13344                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  91                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8567000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8567000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.989130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94142.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94142.857143                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.989130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74142.857143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74142.857143                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              316                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30964000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.940476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97987.341772                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97987.341772                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          316                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24664000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24664000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78050.632911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78050.632911                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         28329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    314939000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    314939000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99917.195431                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99917.195431                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    251919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    251919000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79923.540609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79923.540609                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2648.801508                       # Cycle average of tags in use
system.l2.tags.total_refs                       62560                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.573034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       283.337040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2365.463928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.069174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.577506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.646680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1926                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.863770                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    504056                       # Number of tag accesses
system.l2.tags.data_accesses                   504056                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         207552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             227712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3243                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  2                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1786651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          18393996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20180647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1786651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1786651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          11344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                11344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          11344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1786651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18393996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             20191991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000568000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          2                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        2                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     34200750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               100913250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9612.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28362.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    2                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    435.298651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   311.491989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.476254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           97     18.69%     18.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           65     12.52%     31.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           46      8.86%     40.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           86     16.57%     56.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          102     19.65%     76.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      5.59%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      5.59%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      7.13%     94.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           28      5.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          519                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 227712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  227712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11283631000                       # Total gap between requests
system.mem_ctrls.avgGap                    3169559.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       207552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1786650.846771470504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18393995.860571045429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3243                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            2                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8501500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     92411750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26988.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28495.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1306620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               683100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9074940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     890613360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        404364270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3992416800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5298459090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.568275                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10375879250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    376740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    531062750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2434740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1286505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            16329180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     890613360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        625796730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3805947360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5342407875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.463172                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9888618000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    376740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1018324000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       559349                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           559349                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       559349                       # number of overall hits
system.cpu.icache.overall_hits::total          559349                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          434                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            434                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          434                       # number of overall misses
system.cpu.icache.overall_misses::total           434                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40492000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40492000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40492000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40492000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       559783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       559783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       559783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       559783                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000775                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000775                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000775                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000775                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93299.539171                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93299.539171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93299.539171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93299.539171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           98                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32399000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32399000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32399000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96425.595238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96425.595238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96425.595238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96425.595238                       # average overall mshr miss latency
system.cpu.icache.replacements                    106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       559349                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          559349                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          434                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           434                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40492000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40492000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       559783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       559783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000775                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000775                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93299.539171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93299.539171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           98                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32399000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96425.595238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96425.595238                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           215.731773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              559684                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1670.698507                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   215.731773                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.842702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.842702                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1119901                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1119901                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6772479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6772479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6772479                       # number of overall hits
system.cpu.dcache.overall_hits::total         6772479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45704                       # number of overall misses
system.cpu.dcache.overall_misses::total         45704                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1431313000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1431313000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1431313000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1431313000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6818183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6818183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6818183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6818183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006703                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006703                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006703                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31317.018204                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31317.018204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31317.018204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31317.018204                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1025                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.711538                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13344                       # number of writebacks
system.cpu.dcache.writebacks::total             13344                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        14131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14131                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31573                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31573                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31573                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1031315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1031315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1031315000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1031315000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32664.460140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32664.460140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32664.460140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32664.460140                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30548                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4674399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4674399                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        45609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45609                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1422048000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1422048000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4720008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4720008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31179.109386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31179.109386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14128                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1022451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1022451000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006670                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32478.352022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32478.352022                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2098080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2098080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9265000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9265000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2098175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2098175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97526.315789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97526.315789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           92                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           92                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8864000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8864000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96347.826087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96347.826087                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11283682000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           994.320984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6804051                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31572                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            215.509027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   994.320984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971017                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971017                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          619                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13667938                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13667938                       # Number of data accesses

---------- End Simulation Statistics   ----------
