#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 15 16:48:14 2019
# Process ID: 15976
# Current directory: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8968 C:\Users\adam\Documents\Quantaser_RP_FPGA\FOG\project_tt.xpr
# Log file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/vivado.log
# Journal file: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'brd'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 752.465 ; gain = 65.164
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {14} CONFIG.B_Width {14} CONFIG.Out_Width {14} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips adder]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder/adder.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder/adder.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Oct 15 17:07:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder2 -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {14} CONFIG.B_Width {14} CONFIG.Out_Width {15} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips adder2]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder2/adder2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder2'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder2/adder2.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder2/adder2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder2'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder2/adder2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder2/adder2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {15} CONFIG.operand_sign {Unsigned} CONFIG.latency_configuration {Manual} CONFIG.latency {10} CONFIG.ACLKEN {true} CONFIG.fractional_width {15}] [get_ips divider]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider/divider.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider/divider.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name subtractor -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {32} CONFIG.B_Width {32} CONFIG.Add_Mode {Subtract} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips subtractor]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor/subtractor.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'subtractor'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor/subtractor.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor/subtractor.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'subtractor'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subtractor'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subtractor'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'subtractor'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor/subtractor.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor/subtractor.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {14} CONFIG.PortBWidth {32} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {45}] [get_ips multiplier]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiplier'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiplier'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider2 -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.latency_configuration {Manual} CONFIG.latency {10} CONFIG.ACLKEN {true} CONFIG.fractional_width {32}] [get_ips divider2]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider2/divider2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider2'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider2/divider2.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider2/divider2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider2'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider2'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider2'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider2/divider2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider2/divider2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name subtractor2 -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {14} CONFIG.Add_Mode {Subtract} CONFIG.Out_Width {14} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips subtractor2]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'subtractor2'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'subtractor2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subtractor2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subtractor2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'subtractor2'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier2 -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {32} CONFIG.PortBWidth {14} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {45}] [get_ips multiplier2]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier2'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'multiplier2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'multiplier2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'multiplier2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'multiplier2'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider3 -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.latency_configuration {Manual} CONFIG.latency {10} CONFIG.ACLKEN {true} CONFIG.fractional_width {32}] [get_ips divider3]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider3/divider3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider3'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider3/divider3.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider3/divider3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'divider3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'divider3'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder3 -dir c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips adder3]
generate_target {instantiation_template} [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder3/adder3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder3'...
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder3/adder3.xci]
generate_target all [get_files  c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder3/adder3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'adder3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'adder3'...
export_ip_user_files -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.srcs/sources_1/ip/adder3/adder3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 15 17:19:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
[Tue Oct 15 17:19:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 15 17:45:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
[Tue Oct 15 17:45:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Oct 15 18:07:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
[Tue Oct 15 18:07:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 16 14:56:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
[Wed Oct 16 14:56:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 16 15:12:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
[Wed Oct 16 15:12:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 16 15:21:47 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
[Wed Oct 16 15:21:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Oct 16 15:33:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/synth_1/runme.log
[Wed Oct 16 15:33:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.runs/impl_1/runme.log
