{
  "module_name": "dcn30_dccg.h",
  "hash_id": "7486e097d941a45174103e84046fe5944fc639ace1247615787f78513e5e6172",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_dccg.h",
  "human_readable_source": " \n\n#ifndef __DCN30_DCCG_H__\n#define __DCN30_DCCG_H__\n\n#include \"dcn20/dcn20_dccg.h\"\n\n\n#define DCCG_REG_LIST_DCN3AG() \\\n\tDCCG_COMMON_REG_LIST_DCN_BASE(),\\\n\tSR(PHYASYMCLK_CLOCK_CNTL),\\\n\tSR(PHYBSYMCLK_CLOCK_CNTL),\\\n\tSR(PHYCSYMCLK_CLOCK_CNTL)\n\n\n#define DCCG_REG_LIST_DCN30() \\\n\tDCCG_REG_LIST_DCN2(),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 2),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 3),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 4),\\\n\tDCCG_SRII(PIXEL_RATE_CNTL, OTG, 5),\\\n\tSR(PHYASYMCLK_CLOCK_CNTL),\\\n\tSR(PHYBSYMCLK_CLOCK_CNTL),\\\n\tSR(PHYCSYMCLK_CLOCK_CNTL)\n\n#define DCCG_MASK_SH_LIST_DCN3AG(mask_sh) \\\n\tDCCG_MASK_SH_LIST_DCN2_1(mask_sh),\\\n\tDCCG_SF(HDMICHARCLK0_CLOCK_CNTL, HDMICHARCLK0_EN, mask_sh),\\\n\tDCCG_SF(HDMICHARCLK0_CLOCK_CNTL, HDMICHARCLK0_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYBSYMCLK_CLOCK_CNTL, PHYBSYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYBSYMCLK_CLOCK_CNTL, PHYBSYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_SRC_SEL, mask_sh)\n\n#define DCCG_MASK_SH_LIST_DCN3(mask_sh) \\\n\tDCCG_MASK_SH_LIST_DCN2(mask_sh),\\\n\tDCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYASYMCLK_CLOCK_CNTL, PHYASYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYBSYMCLK_CLOCK_CNTL, PHYBSYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYBSYMCLK_CLOCK_CNTL, PHYBSYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\tDCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_EN, mask_sh),\\\n\tDCCG_SF(PHYCSYMCLK_CLOCK_CNTL, PHYCSYMCLK_FORCE_SRC_SEL, mask_sh),\\\n\nstruct dccg *dccg3_create(\n\tstruct dc_context *ctx,\n\tconst struct dccg_registers *regs,\n\tconst struct dccg_shift *dccg_shift,\n\tconst struct dccg_mask *dccg_mask);\n\nstruct dccg *dccg30_create(\n\tstruct dc_context *ctx,\n\tconst struct dccg_registers *regs,\n\tconst struct dccg_shift *dccg_shift,\n\tconst struct dccg_mask *dccg_mask);\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}