Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 30 18:08:46 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 404 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2422 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.711      -66.607                     17                  432        0.114        0.000                      0                  432        3.000        0.000                       0                   255  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -5.711      -65.363                     12                  342        0.139        0.000                      0                  342        3.000        0.000                       0                   206  
  clk_out1_clk_wiz_0       -0.498       -1.245                      5                   90        0.114        0.000                      0                   90        4.130        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -5.711ns,  Total Violation      -65.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.711ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.679ns  (logic 8.433ns (53.786%)  route 7.246ns (46.214%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.358    20.424    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X57Y38         LUT5 (Prop_lut5_I3_O)        0.332    20.756 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    20.756    sound_converter/percentage[6]_i_1_n_0
    SLICE_X57Y38         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)        0.029    15.045    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -20.756    
  -------------------------------------------------------------------
                         slack                                 -5.711    

Slack (VIOLATED) :        -5.706ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.676ns  (logic 8.433ns (53.796%)  route 7.243ns (46.204%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.355    20.421    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X57Y38         LUT5 (Prop_lut5_I3_O)        0.332    20.753 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    20.753    sound_converter/percentage[5]_i_1_n_0
    SLICE_X57Y38         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)        0.031    15.047    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -20.753    
  -------------------------------------------------------------------
                         slack                                 -5.706    

Slack (VIOLATED) :        -5.674ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.690ns  (logic 8.433ns (53.748%)  route 7.257ns (46.252%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.369    20.435    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.332    20.767 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    20.767    sound_converter/percentage[4]_i_1_n_0
    SLICE_X56Y38         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         FDRE (Setup_fdre_C_D)        0.077    15.093    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -20.767    
  -------------------------------------------------------------------
                         slack                                 -5.674    

Slack (VIOLATED) :        -5.668ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 8.433ns (53.762%)  route 7.253ns (46.238%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.365    20.431    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.332    20.763 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    20.763    sound_converter/percentage[0]_i_1_n_0
    SLICE_X56Y38         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         FDRE (Setup_fdre_C_D)        0.079    15.095    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -20.763    
  -------------------------------------------------------------------
                         slack                                 -5.668    

Slack (VIOLATED) :        -5.667ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.687ns  (logic 8.433ns (53.759%)  route 7.254ns (46.241%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.366    20.432    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.332    20.764 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    20.764    sound_converter/percentage[2]_i_1_n_0
    SLICE_X56Y38         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X56Y38         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X56Y38         FDRE (Setup_fdre_C_D)        0.081    15.097    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -20.764    
  -------------------------------------------------------------------
                         slack                                 -5.667    

Slack (VIOLATED) :        -5.650ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.666ns  (logic 8.433ns (53.832%)  route 7.233ns (46.168%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.344    20.411    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X54Y39         LUT5 (Prop_lut5_I3_O)        0.332    20.743 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    20.743    sound_converter/percentage[7]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X54Y39         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.077    15.093    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -20.743    
  -------------------------------------------------------------------
                         slack                                 -5.650    

Slack (VIOLATED) :        -5.644ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 8.433ns (53.845%)  route 7.229ns (46.155%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.340    20.407    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X54Y39         LUT5 (Prop_lut5_I3_O)        0.332    20.739 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    20.739    sound_converter/percentage[1]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X54Y39         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.079    15.095    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -20.739    
  -------------------------------------------------------------------
                         slack                                 -5.644    

Slack (VIOLATED) :        -5.643ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.663ns  (logic 8.433ns (53.842%)  route 7.230ns (46.158%))
  Logic Levels:           21  (CARRY4=15 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.962 r  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.740     7.702    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X49Y31         LUT3 (Prop_lut3_I0_O)        0.303     8.005 r  sound_converter/percentage[7]_i_187/O
                         net (fo=2, routed)           0.638     8.642    sound_converter/percentage[7]_i_187_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.038 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.038    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.155    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.312 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.730    10.043    sound_converter/CO[0]
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    10.831 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.861    11.691    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.299 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.374    12.673    sound_converter_n_55
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.310    12.983 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.583    13.566    sound_converter/lopt
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.092 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.092    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.426 r  sound_converter/percentage_reg[7]_i_210/O[1]
                         net (fo=5, routed)           0.459    14.885    sound_converter/percentage_reg[7]_i_210_n_6
    SLICE_X51Y32         LUT6 (Prop_lut6_I3_O)        0.303    15.188 r  sound_converter/percentage[7]_i_144/O
                         net (fo=1, routed)           0.767    15.955    sound_converter/percentage[7]_i_144_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    16.475 r  sound_converter/percentage_reg[7]_i_88/CO[3]
                         net (fo=1, routed)           0.000    16.475    sound_converter/percentage_reg[7]_i_88_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.694 r  sound_converter/percentage_reg[7]_i_36/O[0]
                         net (fo=3, routed)           0.638    17.332    sound_converter/percentage_reg[7]_i_36_n_7
    SLICE_X55Y35         LUT2 (Prop_lut2_I1_O)        0.295    17.627 r  sound_converter/percentage[7]_i_86/O
                         net (fo=1, routed)           0.000    17.627    sound_converter/percentage[7]_i_86_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.177 r  sound_converter/percentage_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.177    sound_converter/percentage_reg[7]_i_32_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.399 r  sound_converter/percentage_reg[7]_i_14/O[0]
                         net (fo=3, routed)           0.679    19.077    sound_converter/percentage_reg[7]_i_14_n_7
    SLICE_X54Y37         LUT3 (Prop_lut3_I2_O)        0.299    19.376 r  sound_converter/percentage[7]_i_51/O
                         net (fo=1, routed)           0.000    19.376    sound_converter/percentage[7]_i_51_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.909 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.909    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.066 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.341    20.408    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X54Y39         LUT5 (Prop_lut5_I3_O)        0.332    20.740 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    20.740    sound_converter/percentage[3]_i_1_n_0
    SLICE_X54Y39         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.450    14.791    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X54Y39         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X54Y39         FDRE (Setup_fdre_C_D)        0.081    15.097    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -20.740    
  -------------------------------------------------------------------
                         slack                                 -5.643    

Slack (VIOLATED) :        -5.135ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.098ns  (logic 7.540ns (49.940%)  route 7.558ns (50.061%))
  Logic Levels:           22  (CARRY4=15 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.742 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.742    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.076 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.177     8.253    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.303     8.556 r  sound_converter/maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.000     8.556    sound_converter/maxLedNum[3]_i_160_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.106 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.106    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.220    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.448 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.745    10.193    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X47Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.962 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.938    11.901    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.493 r  sound_converter/maxLedNum_reg[3]_i_101/CO[2]
                         net (fo=22, routed)          0.861    13.354    sound_converter/maxLedNum_reg[3]_2[0]
    SLICE_X46Y35         LUT4 (Prop_lut4_I2_O)        0.313    13.667 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.667    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.043 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.043    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.262 r  sound_converter/maxLedNum_reg[3]_i_89/O[0]
                         net (fo=11, routed)          0.704    14.966    sound_converter_n_128
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.295    15.261 r  maxLedNum[3]_i_175/O
                         net (fo=2, routed)           0.650    15.911    maxLedNum[3]_i_175_n_0
    SLICE_X47Y37         LUT5 (Prop_lut5_I4_O)        0.124    16.035 r  maxLedNum[3]_i_125/O
                         net (fo=2, routed)           0.403    16.438    maxLedNum[3]_i_125_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.562 r  maxLedNum[3]_i_129/O
                         net (fo=1, routed)           0.000    16.562    sound_converter/maxVol_reg[11]_21[0]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.094 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.094    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.208    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  sound_converter/maxLedNum_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.322    sound_converter/maxLedNum_reg[3]_i_15_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.544 r  sound_converter/maxLedNum_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.734    18.277    sound_converter/maxLedNum_reg[3]_i_3_n_7
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.299    18.576 r  sound_converter/maxLedNum[3]_i_29/O
                         net (fo=1, routed)           0.000    18.576    sound_converter/maxLedNum[3]_i_29_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.126 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.925    20.052    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I3_O)        0.124    20.176 r  sound_converter/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    20.176    sound_converter/maxLedNum[1]_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  sound_converter/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.446    14.787    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  sound_converter/maxLedNum_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    15.041    sound_converter/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -20.176    
  -------------------------------------------------------------------
                         slack                                 -5.135    

Slack (VIOLATED) :        -5.051ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 7.540ns (50.236%)  route 7.469ns (49.764%))
  Logic Levels:           22  (CARRY4=15 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.556     5.077    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.421     5.954    sound_converter/Q[2]
    SLICE_X49Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.628 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.628    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.742 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.742    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.076 r  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.177     8.253    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X48Y28         LUT5 (Prop_lut5_I0_O)        0.303     8.556 r  sound_converter/maxLedNum[3]_i_160/O
                         net (fo=1, routed)           0.000     8.556    sound_converter/maxLedNum[3]_i_160_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.106 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.106    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.220 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.220    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.448 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.745    10.193    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X47Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.962 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.938    11.901    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.493 r  sound_converter/maxLedNum_reg[3]_i_101/CO[2]
                         net (fo=22, routed)          0.861    13.354    sound_converter/maxLedNum_reg[3]_2[0]
    SLICE_X46Y35         LUT4 (Prop_lut4_I2_O)        0.313    13.667 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.667    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.043 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.043    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.262 r  sound_converter/maxLedNum_reg[3]_i_89/O[0]
                         net (fo=11, routed)          0.704    14.966    sound_converter_n_128
    SLICE_X47Y36         LUT3 (Prop_lut3_I0_O)        0.295    15.261 r  maxLedNum[3]_i_175/O
                         net (fo=2, routed)           0.650    15.911    maxLedNum[3]_i_175_n_0
    SLICE_X47Y37         LUT5 (Prop_lut5_I4_O)        0.124    16.035 r  maxLedNum[3]_i_125/O
                         net (fo=2, routed)           0.403    16.438    maxLedNum[3]_i_125_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.124    16.562 r  maxLedNum[3]_i_129/O
                         net (fo=1, routed)           0.000    16.562    sound_converter/maxVol_reg[11]_21[0]
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.094 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.094    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.208    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.322 r  sound_converter/maxLedNum_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.322    sound_converter/maxLedNum_reg[3]_i_15_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.544 r  sound_converter/maxLedNum_reg[3]_i_3/O[0]
                         net (fo=3, routed)           0.734    18.277    sound_converter/maxLedNum_reg[3]_i_3_n_7
    SLICE_X44Y39         LUT3 (Prop_lut3_I2_O)        0.299    18.576 r  sound_converter/maxLedNum[3]_i_29/O
                         net (fo=1, routed)           0.000    18.576    sound_converter/maxLedNum[3]_i_29_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.126 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.836    19.962    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X45Y32         LUT5 (Prop_lut5_I3_O)        0.124    20.086 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    20.086    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X45Y32         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.440    14.781    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X45Y32         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)        0.029    15.035    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -20.086    
  -------------------------------------------------------------------
                         slack                                 -5.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mode_s/seg_d/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/seg_d/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.585     1.468    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mode_s/seg_d/COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.068     1.677    mode_s/seg_d/COUNTER_reg[0]
    SLICE_X65Y21         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.854     1.981    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.070     1.538    mode_s/seg_d/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mode_s/up/dff1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/up/dff2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.621%)  route 0.132ns (48.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.561     1.444    mode_s/up/dff1/CLOCK_IBUF_BUFG
    SLICE_X57Y18         FDRE                                         r  mode_s/up/dff1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mode_s/up/dff1/Q_reg/Q
                         net (fo=3, routed)           0.132     1.717    mode_s/up/dff2/Q1
    SLICE_X56Y19         FDRE                                         r  mode_s/up/dff2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.827     1.954    mode_s/up/dff2/CLOCK_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mode_s/up/dff2/Q_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X56Y19         FDRE (Hold_fdre_C_D)         0.059     1.516    mode_s/up/dff2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 my_clk/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/clk_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.244%)  route 0.128ns (40.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.564     1.447    my_clk/CLOCK_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  my_clk/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  my_clk/count_reg[10]/Q
                         net (fo=3, routed)           0.128     1.716    my_clk/count_reg[10]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  my_clk/clk_new_i_1/O
                         net (fo=1, routed)           0.000     1.761    my_clk/clk_new_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  my_clk/clk_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.832     1.959    my_clk/CLOCK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  my_clk/clk_new_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.553    my_clk/clk_new_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 mode_s/display1Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/display1Hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.587     1.470    mode_s/CLOCK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  mode_s/display1Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  mode_s/display1Hz_reg[2]/Q
                         net (fo=2, routed)           0.115     1.726    mode_s/up/dff2/Q[2]
    SLICE_X63Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  mode_s/up/dff2/display1Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    mode_s/up_n_27
    SLICE_X63Y19         FDRE                                         r  mode_s/display1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.856     1.983    mode_s/CLOCK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  mode_s/display1Hz_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.091     1.561    mode_s/display1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mode_s/down/dff1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/mode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.442    mode_s/down/dff1/CLOCK_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  mode_s/down/dff1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mode_s/down/dff1/Q_reg/Q
                         net (fo=7, routed)           0.118     1.725    mode_s/down/dff2/Q1
    SLICE_X55Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.770 r  mode_s/down/dff2/mode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.770    mode_s/down_n_4
    SLICE_X55Y18         FDRE                                         r  mode_s/mode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.828     1.955    mode_s/CLOCK_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  mode_s/mode_reg[2]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.092     1.547    mode_s/mode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mode_s/down/dff1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/mode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.442    mode_s/down/dff1/CLOCK_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  mode_s/down/dff1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mode_s/down/dff1/Q_reg/Q
                         net (fo=7, routed)           0.117     1.724    mode_s/down/dff2/Q1
    SLICE_X55Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  mode_s/down/dff2/mode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    mode_s/down_n_3
    SLICE_X55Y18         FDRE                                         r  mode_s/mode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.828     1.955    mode_s/CLOCK_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  mode_s/mode_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.091     1.546    mode_s/mode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 mode_s/display1Hz_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/display1Hz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.388%)  route 0.133ns (41.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.585     1.468    mode_s/CLOCK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  mode_s/display1Hz_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mode_s/display1Hz_reg[9]/Q
                         net (fo=2, routed)           0.133     1.742    mode_s/up/dff2/Q[9]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.787 r  mode_s/up/dff2/display1Hz[9]_i_1/O
                         net (fo=1, routed)           0.000     1.787    mode_s/up_n_20
    SLICE_X62Y22         FDRE                                         r  mode_s/display1Hz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.853     1.980    mode_s/CLOCK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  mode_s/display1Hz_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.092     1.560    mode_s/display1Hz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mode_s/down/dff2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.736%)  route 0.180ns (46.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.559     1.442    mode_s/down/dff2/CLOCK_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  mode_s/down/dff2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mode_s/down/dff2/Q_reg/Q
                         net (fo=6, routed)           0.180     1.786    mode_s/down/dff2/Q2
    SLICE_X56Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  mode_s/down/dff2/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    mode_s/down_n_5
    SLICE_X56Y18         FDRE                                         r  mode_s/mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.828     1.955    mode_s/CLOCK_IBUF_BUFG
    SLICE_X56Y18         FDRE                                         r  mode_s/mode_reg[1]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X56Y18         FDRE (Hold_fdre_C_D)         0.121     1.598    mode_s/mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mode_s/display1Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/display1Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.678%)  route 0.142ns (43.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.585     1.468    mode_s/CLOCK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  mode_s/display1Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mode_s/display1Hz_reg[12]/Q
                         net (fo=3, routed)           0.142     1.751    mode_s/up/dff2/Q[12]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.796 r  mode_s/up/dff2/display1Hz[12]_i_1/O
                         net (fo=1, routed)           0.000     1.796    mode_s/up_n_17
    SLICE_X62Y22         FDRE                                         r  mode_s/display1Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.853     1.980    mode_s/CLOCK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  mode_s/display1Hz_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.092     1.560    mode_s/display1Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sound_converter/curLedNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.490%)  route 0.435ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.551     1.434    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X47Y24         FDRE                                         r  sound_converter/curLedNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sound_converter/curLedNum_reg[3]/Q
                         net (fo=18, routed)          0.435     2.010    sound_converter/curLedNum_reg__1[3]
    SLICE_X29Y20         FDRE                                         r  sound_converter/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.822     1.949    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  sound_converter/led_reg[7]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.070     1.770    sound_converter/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y23     mode_s/seg_d/COUNTER_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y24     mode_s/seg_d/STATE_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y24     mode_s/seg_d/STATE_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y25     mode_s/seg_d/an_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y26     mode_s/seg_d/an_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y26     mode_s/seg_d/an_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y25     mode_s/seg_d/an_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X59Y40     sound_converter/COUNTER_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y40     sound_converter/maxLedNum_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y40     sound_converter/maxLedNum_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     my_clk/clk_new_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     my_clk/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y47     my_clk/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y47     my_clk/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     my_clk/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     my_clk/count_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y23     mode_s/seg_d/COUNTER_reg[28]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y24     mode_s/seg_d/STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y24     mode_s/seg_d/STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/an_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/an_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y26     mode_s/seg_d/an_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y25     mode_s/seg_d/an_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y43     sound_converter/COUNTER_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.498ns,  Total Violation       -1.245ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.498ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 2.564ns (26.674%)  route 7.048ns (73.326%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.545     5.066    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=113, routed)         1.233     6.755    dw/Sample_Memory_reg_448_511_0_2/ADDRA0
    SLICE_X34Y26         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.879 f  dw/Sample_Memory_reg_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.197     8.076    dw/Sample_Memory_reg_448_511_0_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  dw/VGA_Red_waveform2_carry_i_78/O
                         net (fo=1, routed)           0.000     8.200    dw/VGA_Red_waveform2_carry_i_78_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.417 f  dw/VGA_Red_waveform2_carry_i_41/O
                         net (fo=1, routed)           0.540     8.957    vga/VGA_CONTROL/h_cntr_reg_reg[8]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.256 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_16/O
                         net (fo=4, routed)           0.834    10.090    vga/VGA_CONTROL/dw/VGA_Red_waveform4[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.214 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.433    10.646    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.120    10.766 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6/O
                         net (fo=1, routed)           0.481    11.247    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.327    11.574 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_1/O
                         net (fo=1, routed)           0.000    11.574    dw/S[3]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.975 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.087    13.063    vga/VGA_CONTROL/CO[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.187 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=6, routed)           0.703    13.890    vga/VGA_CONTROL/VGA_RED_reg[3]_0
    SLICE_X32Y26         LUT5 (Prop_lut5_I1_O)        0.124    14.014 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_3/O
                         net (fo=1, routed)           0.540    14.555    vga/VGA_CONTROL/VGA_BLUE[0]_i_3_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.679 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    14.679    vga/VGA_BLUE0[0]
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.433    14.034    vga/CLK_VGA
    SLICE_X31Y28         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.188    14.222    
                         clock uncertainty           -0.072    14.149    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.031    14.180    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.564ns (27.236%)  route 6.850ns (72.764%))
  Logic Levels:           11  (CARRY4=1 LUT4=3 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.029 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.545     5.066    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=113, routed)         1.233     6.755    dw/Sample_Memory_reg_448_511_0_2/ADDRA0
    SLICE_X34Y26         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.879 f  dw/Sample_Memory_reg_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.197     8.076    dw/Sample_Memory_reg_448_511_0_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  dw/VGA_Red_waveform2_carry_i_78/O
                         net (fo=1, routed)           0.000     8.200    dw/VGA_Red_waveform2_carry_i_78_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.417 f  dw/VGA_Red_waveform2_carry_i_41/O
                         net (fo=1, routed)           0.540     8.957    vga/VGA_CONTROL/h_cntr_reg_reg[8]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.256 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_16/O
                         net (fo=4, routed)           0.834    10.090    vga/VGA_CONTROL/dw/VGA_Red_waveform4[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.214 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.433    10.646    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.120    10.766 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6/O
                         net (fo=1, routed)           0.481    11.247    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.327    11.574 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_1/O
                         net (fo=1, routed)           0.000    11.574    dw/S[3]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.975 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.087    13.063    vga/VGA_CONTROL/CO[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.187 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=6, routed)           0.399    13.586    vga/VGA_CONTROL/VGA_RED_reg[3]_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.124    13.710 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=3, routed)           0.646    14.356    cs/v_cntr_reg_reg[10]
    SLICE_X32Y25         LUT4 (Prop_lut4_I1_O)        0.124    14.480 r  cs/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    14.480    vga/D[0]
    SLICE_X32Y25         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.428    14.029    vga/CLK_VGA
    SLICE_X32Y25         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.188    14.217    
                         clock uncertainty           -0.072    14.144    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.031    14.175    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                         -14.480    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.564ns (27.346%)  route 6.812ns (72.654%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.545     5.066    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=113, routed)         1.233     6.755    dw/Sample_Memory_reg_448_511_0_2/ADDRA0
    SLICE_X34Y26         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.879 f  dw/Sample_Memory_reg_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.197     8.076    dw/Sample_Memory_reg_448_511_0_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  dw/VGA_Red_waveform2_carry_i_78/O
                         net (fo=1, routed)           0.000     8.200    dw/VGA_Red_waveform2_carry_i_78_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.417 f  dw/VGA_Red_waveform2_carry_i_41/O
                         net (fo=1, routed)           0.540     8.957    vga/VGA_CONTROL/h_cntr_reg_reg[8]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.256 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_16/O
                         net (fo=4, routed)           0.834    10.090    vga/VGA_CONTROL/dw/VGA_Red_waveform4[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.214 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.433    10.646    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.120    10.766 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6/O
                         net (fo=1, routed)           0.481    11.247    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.327    11.574 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_1/O
                         net (fo=1, routed)           0.000    11.574    dw/S[3]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.975 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.087    13.063    vga/VGA_CONTROL/CO[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.187 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=6, routed)           0.399    13.586    vga/VGA_CONTROL/VGA_RED_reg[3]_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.124    13.710 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=3, routed)           0.608    14.318    vga/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X32Y30         LUT5 (Prop_lut5_I4_O)        0.124    14.442 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    14.442    vga/VGA_RED0[2]
    SLICE_X32Y30         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.434    14.035    vga/CLK_VGA
    SLICE_X32Y30         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.031    14.181    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.176ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 2.564ns (27.619%)  route 6.719ns (72.381%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.029 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.545     5.066    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=113, routed)         1.233     6.755    dw/Sample_Memory_reg_448_511_0_2/ADDRA0
    SLICE_X34Y26         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.879 f  dw/Sample_Memory_reg_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.197     8.076    dw/Sample_Memory_reg_448_511_0_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  dw/VGA_Red_waveform2_carry_i_78/O
                         net (fo=1, routed)           0.000     8.200    dw/VGA_Red_waveform2_carry_i_78_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.417 f  dw/VGA_Red_waveform2_carry_i_41/O
                         net (fo=1, routed)           0.540     8.957    vga/VGA_CONTROL/h_cntr_reg_reg[8]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.256 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_16/O
                         net (fo=4, routed)           0.834    10.090    vga/VGA_CONTROL/dw/VGA_Red_waveform4[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.214 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.433    10.646    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.120    10.766 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6/O
                         net (fo=1, routed)           0.481    11.247    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.327    11.574 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_1/O
                         net (fo=1, routed)           0.000    11.574    dw/S[3]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.975 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.087    13.063    vga/VGA_CONTROL/CO[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.187 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=6, routed)           0.399    13.586    vga/VGA_CONTROL/VGA_RED_reg[3]_0
    SLICE_X32Y25         LUT4 (Prop_lut4_I3_O)        0.124    13.710 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=3, routed)           0.515    14.226    cs/v_cntr_reg_reg[10]
    SLICE_X32Y25         LUT6 (Prop_lut6_I1_O)        0.124    14.350 r  cs/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    14.350    vga/waveform_reg[11][0]
    SLICE_X32Y25         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.428    14.029    vga/CLK_VGA
    SLICE_X32Y25         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.188    14.217    
                         clock uncertainty           -0.072    14.144    
    SLICE_X32Y25         FDRE (Setup_fdre_C_D)        0.029    14.173    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 -0.176    

Slack (VIOLATED) :        -0.004ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.672ns (40.289%)  route 5.442ns (59.711%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.548     5.069    vga/VGA_CONTROL/clk_out1
    SLICE_X39Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=77, routed)          0.927     6.452    vga/VGA_CONTROL/out[6]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=4, routed)           0.446     7.022    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.146 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_1/O
                         net (fo=2, routed)           0.515     7.661    dbg/DI[2]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.046 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.046    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.465     8.824    dbg/Condition_For_SmallT2_carry__1_n_4
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.377 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.578     9.955    vga/VGA_CONTROL/h_cntr_reg_reg[6]_0[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.299    10.254 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.254    dbg/h_cntr_reg_reg[3]_0[3]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.655 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.000    10.655    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 f  dbg/Condition_For_SmallT2__22_carry__0/O[0]
                         net (fo=2, routed)           0.587    11.464    dbg/Condition_For_SmallT2__22_carry__0_n_7
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.299    11.763 r  dbg/VGA_BLUE[3]_i_10/O
                         net (fo=1, routed)           0.490    12.253    vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.377 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.283    12.660    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.784 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=10, routed)          0.528    13.311    vga/VGA_CONTROL/VGA_BLUE_reg[3]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    13.435 f  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=5, routed)           0.624    14.059    vga/VGA_CONTROL/VGA_RED_reg[2]
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.183 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    14.183    vga/VGA_BLUE0[2]
    SLICE_X32Y30         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.434    14.035    vga/CLK_VGA
    SLICE_X32Y30         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.029    14.179    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 2.440ns (26.578%)  route 6.741ns (73.422%))
  Logic Levels:           10  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.545     5.066    vga/VGA_CONTROL/clk_out1
    SLICE_X37Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=113, routed)         1.233     6.755    dw/Sample_Memory_reg_448_511_0_2/ADDRA0
    SLICE_X34Y26         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.879 f  dw/Sample_Memory_reg_448_511_0_2/RAMA/O
                         net (fo=1, routed)           1.197     8.076    dw/Sample_Memory_reg_448_511_0_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.200 f  dw/VGA_Red_waveform2_carry_i_78/O
                         net (fo=1, routed)           0.000     8.200    dw/VGA_Red_waveform2_carry_i_78_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     8.417 f  dw/VGA_Red_waveform2_carry_i_41/O
                         net (fo=1, routed)           0.540     8.957    vga/VGA_CONTROL/h_cntr_reg_reg[8]_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.299     9.256 f  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_16/O
                         net (fo=4, routed)           0.834    10.090    vga/VGA_CONTROL/dw/VGA_Red_waveform4[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.214 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21/O
                         net (fo=3, routed)           0.433    10.646    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_21_n_0
    SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.120    10.766 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6/O
                         net (fo=1, routed)           0.481    11.247    vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_6_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.327    11.574 r  vga/VGA_CONTROL/VGA_Red_waveform2_carry_i_1/O
                         net (fo=1, routed)           0.000    11.574    dw/S[3]
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.975 r  dw/VGA_Red_waveform2_carry/CO[3]
                         net (fo=3, routed)           1.087    13.063    vga/VGA_CONTROL/CO[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.187 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=6, routed)           0.936    14.123    cs/h_cntr_reg_reg[9]
    SLICE_X40Y27         LUT5 (Prop_lut5_I1_O)        0.124    14.247 r  cs/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    14.247    vga/waveform_reg[6][1]
    SLICE_X40Y27         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.433    14.034    vga/CLK_VGA
    SLICE_X40Y27         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)        0.029    14.250    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 3.672ns (40.319%)  route 5.435ns (59.681%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.548     5.069    vga/VGA_CONTROL/clk_out1
    SLICE_X39Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=77, routed)          0.927     6.452    vga/VGA_CONTROL/out[6]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=4, routed)           0.446     7.022    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.146 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_1/O
                         net (fo=2, routed)           0.515     7.661    dbg/DI[2]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.046 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.046    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.465     8.824    dbg/Condition_For_SmallT2_carry__1_n_4
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.377 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.578     9.955    vga/VGA_CONTROL/h_cntr_reg_reg[6]_0[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.299    10.254 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.254    dbg/h_cntr_reg_reg[3]_0[3]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.655 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.000    10.655    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 f  dbg/Condition_For_SmallT2__22_carry__0/O[0]
                         net (fo=2, routed)           0.587    11.464    dbg/Condition_For_SmallT2__22_carry__0_n_7
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.299    11.763 r  dbg/VGA_BLUE[3]_i_10/O
                         net (fo=1, routed)           0.490    12.253    vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.377 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.283    12.660    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.784 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=10, routed)          0.528    13.311    vga/VGA_CONTROL/VGA_BLUE_reg[3]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    13.435 f  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=5, routed)           0.617    14.053    cs/v_cntr_reg_reg[1]_1
    SLICE_X28Y29         LUT6 (Prop_lut6_I3_O)        0.124    14.177 r  cs/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.000    14.177    vga/VGA_RED_CHAN[0]
    SLICE_X28Y29         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.436    14.037    vga/CLK_VGA
    SLICE_X28Y29         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.032    14.184    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 3.672ns (40.933%)  route 5.299ns (59.067%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.548     5.069    vga/VGA_CONTROL/clk_out1
    SLICE_X39Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=77, routed)          0.927     6.452    vga/VGA_CONTROL/out[6]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=4, routed)           0.446     7.022    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.146 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_1/O
                         net (fo=2, routed)           0.515     7.661    dbg/DI[2]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.046 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.046    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.465     8.824    dbg/Condition_For_SmallT2_carry__1_n_4
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.377 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.578     9.955    vga/VGA_CONTROL/h_cntr_reg_reg[6]_0[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.299    10.254 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.254    dbg/h_cntr_reg_reg[3]_0[3]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.655 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.000    10.655    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 f  dbg/Condition_For_SmallT2__22_carry__0/O[0]
                         net (fo=2, routed)           0.587    11.464    dbg/Condition_For_SmallT2__22_carry__0_n_7
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.299    11.763 r  dbg/VGA_BLUE[3]_i_10/O
                         net (fo=1, routed)           0.490    12.253    vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.377 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.283    12.660    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.784 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=10, routed)          0.528    13.311    vga/VGA_CONTROL/VGA_BLUE_reg[3]
    SLICE_X31Y29         LUT3 (Prop_lut3_I0_O)        0.124    13.435 r  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=5, routed)           0.481    13.916    cs/v_cntr_reg_reg[1]_1
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124    14.040 r  cs/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    14.040    vga/waveform_reg[6][0]
    SLICE_X31Y30         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.434    14.035    vga/CLK_VGA
    SLICE_X31Y30         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.029    14.179    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 3.672ns (40.993%)  route 5.286ns (59.007%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.548     5.069    vga/VGA_CONTROL/clk_out1
    SLICE_X39Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=77, routed)          0.927     6.452    vga/VGA_CONTROL/out[6]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=4, routed)           0.446     7.022    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.146 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_1/O
                         net (fo=2, routed)           0.515     7.661    dbg/DI[2]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.046 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.046    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.465     8.824    dbg/Condition_For_SmallT2_carry__1_n_4
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.377 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.578     9.955    vga/VGA_CONTROL/h_cntr_reg_reg[6]_0[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.299    10.254 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.254    dbg/h_cntr_reg_reg[3]_0[3]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.655 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.000    10.655    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 f  dbg/Condition_For_SmallT2__22_carry__0/O[0]
                         net (fo=2, routed)           0.587    11.464    dbg/Condition_For_SmallT2__22_carry__0_n_7
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.299    11.763 r  dbg/VGA_BLUE[3]_i_10/O
                         net (fo=1, routed)           0.490    12.253    vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.377 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.283    12.660    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.784 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=10, routed)          0.518    13.301    vga/VGA_CONTROL/VGA_BLUE_reg[3]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124    13.425 f  vga/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=4, routed)           0.477    13.903    vga/VGA_CONTROL/VGA_GREEN_reg[0]_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.027 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    14.027    vga/VGA_BLUE_CHAN[3]
    SLICE_X31Y31         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.435    14.036    vga/CLK_VGA
    SLICE_X31Y31         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X31Y31         FDRE (Setup_fdre_C_D)        0.029    14.180    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -14.027    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 3.672ns (41.034%)  route 5.277ns (58.966%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.548     5.069    vga/VGA_CONTROL/clk_out1
    SLICE_X39Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=77, routed)          0.927     6.452    vga/VGA_CONTROL/out[6]
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.124     6.576 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8/O
                         net (fo=4, routed)           0.446     7.022    vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_8_n_0
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.146 r  vga/VGA_CONTROL/Condition_For_Ticks2_carry__0_i_1/O
                         net (fo=2, routed)           0.515     7.661    dbg/DI[2]
    SLICE_X33Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.046 r  dbg/Condition_For_SmallT2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.046    dbg/Condition_For_SmallT2_carry__0_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  dbg/Condition_For_SmallT2_carry__1/O[3]
                         net (fo=2, routed)           0.465     8.824    dbg/Condition_For_SmallT2_carry__1_n_4
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     9.377 r  dbg/Condition_For_SmallT2__16_carry/O[0]
                         net (fo=1, routed)           0.578     9.955    vga/VGA_CONTROL/h_cntr_reg_reg[6]_0[0]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.299    10.254 r  vga/VGA_CONTROL/Condition_For_SmallT2__22_carry_i_1/O
                         net (fo=1, routed)           0.000    10.254    dbg/h_cntr_reg_reg[3]_0[3]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.655 r  dbg/Condition_For_SmallT2__22_carry/CO[3]
                         net (fo=1, routed)           0.000    10.655    dbg/Condition_For_SmallT2__22_carry_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 f  dbg/Condition_For_SmallT2__22_carry__0/O[0]
                         net (fo=2, routed)           0.587    11.464    dbg/Condition_For_SmallT2__22_carry__0_n_7
    SLICE_X32Y26         LUT4 (Prop_lut4_I1_O)        0.299    11.763 r  dbg/VGA_BLUE[3]_i_10/O
                         net (fo=1, routed)           0.490    12.253    vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.377 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.283    12.660    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    12.784 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_2/O
                         net (fo=10, routed)          0.518    13.301    vga/VGA_CONTROL/VGA_BLUE_reg[3]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.124    13.425 f  vga/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=4, routed)           0.468    13.894    vga/VGA_CONTROL/VGA_GREEN_reg[0]_0
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.124    14.018 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    14.018    vga/VGA_GREEN_CHAN[3]
    SLICE_X33Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          1.435    14.036    vga/CLK_VGA
    SLICE_X33Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.031    14.182    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  0.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.631%)  route 0.305ns (68.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.550     1.433    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y24         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.305     1.879    vga/h_sync_reg
    SLICE_X29Y24         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.817     1.944    vga/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.249     1.695    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.070     1.765    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.553     1.436    vga/VGA_CONTROL/clk_out1
    SLICE_X29Y28         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056     1.633    vga/v_sync_reg
    SLICE_X29Y28         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.821     1.948    vga/CLK_VGA
    SLICE_X29Y28         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.075     1.511    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.553     1.436    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y21         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=17, routed)          0.134     1.711    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.822 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.822    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X32Y21         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.820     1.947    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y21         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.554     1.437    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=16, routed)          0.134     1.712    vga/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.823 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.823    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.821     1.948    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.360%)  route 0.146ns (36.640%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.553     1.436    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y22         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=16, routed)          0.146     1.723    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X32Y22         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.819     1.946    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y22         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.553     1.436    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y21         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=17, routed)          0.134     1.711    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.855 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X32Y21         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.820     1.947    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y21         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y21         FDRE (Hold_fdre_C_D)         0.105     1.541    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.554     1.437    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=16, routed)          0.134     1.712    vga/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.856 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.856    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.821     1.948    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.167%)  route 0.146ns (33.833%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.553     1.436    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y22         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=16, routed)          0.146     1.723    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.867 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X32Y22         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.819     1.946    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y22         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X32Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.554     1.437    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=12, routed)          0.185     1.763    vga/VGA_CONTROL/VGA_VERT_COORD[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.808 r  vga/VGA_CONTROL/v_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.808    vga/VGA_CONTROL/v_cntr_reg[0]_i_5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.878 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.878    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.821     1.948    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.661%)  route 0.192ns (43.339%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.554     1.437    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=16, routed)          0.192     1.770    vga/VGA_CONTROL/VGA_VERT_COORD[1]
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.880 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.880    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=44, routed)          0.821     1.948    vga/VGA_CONTROL/clk_out1
    SLICE_X32Y20         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.105     1.542    vga/VGA_CONTROL/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y25     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y28     vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y29     vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y27     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y28     vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X37Y25     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X36Y27     vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y25     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y25     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X35Y27     vga/VGA_CONTROL/h_cntr_reg_reg[4]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y24     vga/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     vga/VGA_BLUE_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y24     vga/VGA_HS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X32Y25     vga/VGA_RED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y24     vga/VGA_RED_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y25     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y27     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y28     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y28     vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y27     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y28     vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y27     vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y28     vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y27     vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y28     vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y28     vga/VGA_CONTROL/h_cntr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y28     vga/VGA_BLUE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



