<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>neural_network</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.133</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>69</Best-caseLatency>
            <Average-caseLatency>69</Average-caseLatency>
            <Worst-caseLatency>69</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>70</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>626</DSP>
            <FF>38479</FF>
            <LUT>37001</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CONTROL_AWVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_AWREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_AWADDR</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WDATA</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_WSTRB</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_ARADDR</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RDATA</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_RRESP</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BVALID</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BREADY</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CONTROL_BRESP</name>
            <Object>CONTROL</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_AWADDR</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WDATA</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_WSTRB</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_ARADDR</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>9</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RDATA</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_RRESP</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BVALID</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BREADY</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_INPUT_BRESP</name>
            <Object>INPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_AWADDR</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WDATA</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_WSTRB</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_ARADDR</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RDATA</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_RRESP</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BVALID</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BREADY</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_OUTPUT_BRESP</name>
            <Object>OUTPUT</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>neural_network</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>neural_network</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1922</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1922</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1933</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1933</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1944</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1944</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1955</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1955</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1966</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1966</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1977</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1977</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1988</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1988</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_1999</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1999</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_2010</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2010</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_exp_17_9_s_fu_2021</InstName>
                    <ModuleName>exp_17_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2021</ID>
                    <BindInstances>mul_25ns_18ns_43_1_1_U2 add_ln249_fu_406_p2 exp_x_msb_2_lsb_m_1_fu_416_p2 mul_25ns_25ns_50_1_1_U1 y_l_fu_452_p2 f_x_lsb_table_U exp_x_msb_2_m_1_table_U exp_x_msb_1_table_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_16s_13s_24_1_1_U21 mac_muladd_16s_10s_24ns_24_4_1_U89 mac_muladd_16s_10s_24ns_24_4_1_U89 mac_muladd_16s_12s_24ns_24_4_1_U124 mac_muladd_16s_12s_24ns_24_4_1_U124 mac_muladd_16s_8ns_24ns_24_4_1_U164 mac_muladd_16s_8ns_24ns_24_4_1_U164 add_ln72_3_fu_6908_p2 mac_muladd_16s_11ns_24ns_24_4_1_U294 mac_muladd_16s_11ns_24ns_24_4_1_U294 mac_muladd_16s_10ns_24ns_24_4_1_U335 mac_muladd_16s_10ns_24ns_24_4_1_U335 sum_135_fu_12649_p2 add_ln69_fu_12655_p2 sub_ln72_7_fu_2412_p2 mac_muladd_16s_7s_22s_23_4_1_U71 mac_muladd_16s_7s_22s_23_4_1_U71 add_ln72_7_fu_3198_p2 sub_ln72_10_fu_4268_p2 add_ln72_8_fu_4285_p2 mac_muladd_16s_4ns_24s_24_4_1_U125 mac_muladd_16s_4ns_24s_24_4_1_U125 sub_ln72_fu_5638_p2 add_ln72_10_fu_5665_p2 add_ln72_11_fu_6931_p2 mac_muladd_16s_7s_24s_24_4_1_U210 mac_muladd_16s_7s_24s_24_4_1_U210 add_ln72_13_fu_8290_p2 mac_muladd_16s_5ns_24s_24_4_1_U256 mac_muladd_16s_5ns_24s_24_4_1_U256 add_ln72_15_fu_9985_p2 mac_muladd_16s_6s_24s_24_4_1_U295 mac_muladd_16s_6s_24s_24_4_1_U295 mac_muladd_16s_6ns_24s_24_4_1_U336 mac_muladd_16s_6ns_24s_24_4_1_U336 sub_ln72_120_fu_12684_p2 add_ln72_18_fu_12710_p2 add_ln72_19_fu_13907_p2 sub_ln72_15_fu_13938_p2 add_ln72_20_fu_13966_p2 mac_muladd_16s_5ns_24s_24_4_1_U422 mac_muladd_16s_5ns_24s_24_4_1_U422 sum_136_fu_15132_p2 add_ln69_1_fu_15138_p2 sub_ln72_16_fu_2476_p2 mac_muladd_16s_10ns_19s_24_4_1_U165 mac_muladd_16s_10ns_19s_24_4_1_U165 mac_muladd_16s_5ns_24s_24_4_1_U211 mac_muladd_16s_5ns_24s_24_4_1_U211 sub_ln72_17_fu_8341_p2 add_ln72_24_fu_8368_p2 mac_muladd_16s_5s_24s_24_4_1_U257 mac_muladd_16s_5s_24s_24_4_1_U257 mac_muladd_16s_9ns_24ns_24_4_1_U296 mac_muladd_16s_9ns_24ns_24_4_1_U296 mac_muladd_16s_11ns_24ns_24_4_1_U337 mac_muladd_16s_11ns_24ns_24_4_1_U337 mac_muladd_16s_12ns_24ns_24_4_1_U382 mac_muladd_16s_12ns_24ns_24_4_1_U382 mac_muladd_16s_11ns_24ns_24_4_1_U423 mac_muladd_16s_11ns_24ns_24_4_1_U423 sum_137_fu_15171_p2 add_ln69_2_fu_16346_p2 mul_16s_8ns_24_1_1_U9 mac_muladd_16s_12ns_24ns_24_4_1_U72 mac_muladd_16s_12ns_24ns_24_4_1_U72 mac_muladd_16s_12ns_24ns_24_4_1_U90 mac_muladd_16s_12ns_24ns_24_4_1_U90 mac_muladd_16s_13ns_24ns_24_4_1_U126 mac_muladd_16s_13ns_24ns_24_4_1_U126 sub_ln72_18_fu_5730_p2 add_ln72_33_fu_5757_p2 mac_muladd_16s_7s_24s_24_4_1_U166 mac_muladd_16s_7s_24s_24_4_1_U166 mac_muladd_16s_6s_24s_24_4_1_U212 mac_muladd_16s_6s_24s_24_4_1_U212 mac_muladd_16s_11s_24ns_24_4_1_U258 mac_muladd_16s_11s_24ns_24_4_1_U258 sub_ln72_19_fu_10055_p2 mac_muladd_16s_12s_24ns_24_4_1_U338 mac_muladd_16s_12s_24ns_24_4_1_U338 mac_muladd_16s_11s_24ns_24_4_1_U383 mac_muladd_16s_11s_24ns_24_4_1_U383 mac_muladd_16s_12s_24ns_24_4_1_U424 mac_muladd_16s_12s_24ns_24_4_1_U424 mac_muladd_16s_12ns_24ns_24_4_1_U460 mac_muladd_16s_12ns_24ns_24_4_1_U460 mac_muladd_16s_9ns_24ns_24_4_1_U485 mac_muladd_16s_9ns_24ns_24_4_1_U485 sum_138_fu_17408_p2 add_ln69_3_fu_17414_p2 mul_16s_12ns_24_1_1_U37 mac_muladd_16s_7ns_24ns_24_4_1_U127 mac_muladd_16s_7ns_24ns_24_4_1_U127 mac_muladd_16s_13ns_24ns_24_4_1_U167 mac_muladd_16s_13ns_24ns_24_4_1_U167 mac_muladd_16s_14ns_24ns_24_4_1_U213 mac_muladd_16s_14ns_24ns_24_4_1_U213 mac_muladd_16s_10s_24ns_24_4_1_U259 mac_muladd_16s_10s_24ns_24_4_1_U259 mac_muladd_16s_11s_24ns_24_4_1_U297 mac_muladd_16s_11s_24ns_24_4_1_U297 mac_muladd_16s_8ns_24ns_24_4_1_U339 mac_muladd_16s_8ns_24ns_24_4_1_U339 mac_muladd_16s_11s_24ns_24_4_1_U384 mac_muladd_16s_11s_24ns_24_4_1_U384 mac_muladd_16s_12s_24ns_24_4_1_U425 mac_muladd_16s_12s_24ns_24_4_1_U425 mac_muladd_16s_11ns_24ns_24_4_1_U461 mac_muladd_16s_11ns_24ns_24_4_1_U461 sum_139_fu_16393_p2 add_ln69_4_fu_17426_p2 mac_muladd_16s_9ns_24ns_24_4_1_U91 mac_muladd_16s_9ns_24ns_24_4_1_U91 mac_muladd_16s_11ns_24ns_24_4_1_U128 mac_muladd_16s_11ns_24ns_24_4_1_U128 sub_ln72_24_fu_5812_p2 add_ln72_55_fu_5839_p2 mac_muladd_16s_11ns_24ns_24_4_1_U168 mac_muladd_16s_11ns_24ns_24_4_1_U168 mac_muladd_16s_9ns_24ns_24_4_1_U214 mac_muladd_16s_9ns_24ns_24_4_1_U214 mac_muladd_16s_6ns_24s_24_4_1_U260 mac_muladd_16s_6ns_24s_24_4_1_U260 sub_ln72_25_fu_10128_p2 add_ln72_59_fu_10155_p2 mac_muladd_16s_8s_24ns_24_4_1_U298 mac_muladd_16s_8s_24ns_24_4_1_U298 mac_muladd_16s_6ns_24s_24_4_1_U340 mac_muladd_16s_6ns_24s_24_4_1_U340 mac_muladd_16s_8s_24ns_24_4_1_U385 mac_muladd_16s_8s_24ns_24_4_1_U385 mac_muladd_16s_10s_24ns_24_4_1_U426 mac_muladd_16s_10s_24ns_24_4_1_U426 mac_muladd_16s_12ns_24ns_24_4_1_U462 mac_muladd_16s_12ns_24ns_24_4_1_U462 sum_140_fu_16423_p2 add_ln69_5_fu_17438_p2 mul_16s_7ns_23_1_1_U10 mac_muladd_16s_7s_23s_24_4_1_U73 mac_muladd_16s_7s_23s_24_4_1_U73 mac_muladd_16s_12ns_24ns_24_4_1_U92 mac_muladd_16s_12ns_24ns_24_4_1_U92 mac_muladd_16s_14ns_24ns_24_4_1_U129 mac_muladd_16s_14ns_24ns_24_4_1_U129 mac_muladd_16s_12ns_24ns_24_4_1_U169 mac_muladd_16s_12ns_24ns_24_4_1_U169 mac_muladd_16s_13ns_24ns_24_4_1_U215 mac_muladd_16s_13ns_24ns_24_4_1_U215 mac_muladd_16s_9s_24ns_24_4_1_U261 mac_muladd_16s_9s_24ns_24_4_1_U261 mac_muladd_16s_10s_24ns_24_4_1_U341 mac_muladd_16s_10s_24ns_24_4_1_U341 mac_muladd_16s_10ns_24ns_24_4_1_U386 mac_muladd_16s_10ns_24ns_24_4_1_U386 mac_muladd_16s_6s_24s_24_4_1_U427 mac_muladd_16s_6s_24s_24_4_1_U427 mac_muladd_16s_10s_24ns_24_4_1_U463 mac_muladd_16s_10s_24ns_24_4_1_U463 mac_muladd_16s_10s_24ns_24_4_1_U486 mac_muladd_16s_10s_24ns_24_4_1_U486 mac_muladd_16s_12s_24ns_24_4_1_U499 mac_muladd_16s_12s_24ns_24_4_1_U499 mac_muladd_16s_10ns_24ns_24_4_1_U510 mac_muladd_16s_10ns_24ns_24_4_1_U510 sum_141_fu_18553_p2 add_ln69_6_fu_18865_p2 mul_16s_10ns_24_1_1_U11 mac_muladd_16s_11ns_24ns_24_4_1_U74 mac_muladd_16s_11ns_24ns_24_4_1_U74 mac_muladd_16s_11ns_24ns_24_4_1_U93 mac_muladd_16s_11ns_24ns_24_4_1_U93 mac_muladd_16s_7ns_24ns_24_4_1_U130 mac_muladd_16s_7ns_24ns_24_4_1_U130 mac_muladd_16s_9ns_24ns_24_4_1_U170 mac_muladd_16s_9ns_24ns_24_4_1_U170 mac_muladd_16s_11s_24ns_24_4_1_U216 mac_muladd_16s_11s_24ns_24_4_1_U216 mac_muladd_16s_12s_24ns_24_4_1_U299 mac_muladd_16s_12s_24ns_24_4_1_U299 mac_muladd_16s_9s_24ns_24_4_1_U342 mac_muladd_16s_9s_24ns_24_4_1_U342 mac_muladd_16s_8s_24ns_24_4_1_U387 mac_muladd_16s_8s_24ns_24_4_1_U387 mac_muladd_16s_9s_24ns_24_4_1_U428 mac_muladd_16s_9s_24ns_24_4_1_U428 mac_muladd_16s_10s_24ns_24_4_1_U464 mac_muladd_16s_10s_24ns_24_4_1_U464 mac_muladd_16s_12s_24ns_24_4_1_U487 mac_muladd_16s_12s_24ns_24_4_1_U487 sum_142_fu_17485_p2 add_ln69_7_fu_18039_p2 mul_16s_13s_24_1_1_U38 mac_muladd_16s_9ns_24ns_24_4_1_U131 mac_muladd_16s_9ns_24ns_24_4_1_U131 mac_muladd_16s_8ns_24ns_24_4_1_U171 mac_muladd_16s_8ns_24ns_24_4_1_U171 mac_muladd_16s_10ns_24ns_24_4_1_U217 mac_muladd_16s_10ns_24ns_24_4_1_U217 add_ln72_94_fu_8531_p2 mac_muladd_16s_9s_24ns_24_4_1_U300 mac_muladd_16s_9s_24ns_24_4_1_U300 mac_muladd_16s_10s_24ns_24_4_1_U343 mac_muladd_16s_10s_24ns_24_4_1_U343 mac_muladd_16s_8s_24ns_24_4_1_U388 mac_muladd_16s_8s_24ns_24_4_1_U388 mac_muladd_16s_11s_24ns_24_4_1_U429 mac_muladd_16s_11s_24ns_24_4_1_U429 mac_muladd_16s_14s_24ns_24_4_1_U465 mac_muladd_16s_14s_24ns_24_4_1_U465 mac_muladd_16s_5s_24s_24_4_1_U488 mac_muladd_16s_5s_24s_24_4_1_U488 sum_143_fu_17515_p2 add_ln69_8_fu_18051_p2 mul_16s_13ns_24_1_1_U48 mac_muladd_16s_13ns_24ns_24_4_1_U218 mac_muladd_16s_13ns_24ns_24_4_1_U218 mac_muladd_16s_8ns_24ns_24_4_1_U262 mac_muladd_16s_8ns_24ns_24_4_1_U262 mac_muladd_16s_10ns_24ns_24_4_1_U301 mac_muladd_16s_10ns_24ns_24_4_1_U301 mac_muladd_16s_12s_24ns_24_4_1_U344 mac_muladd_16s_12s_24ns_24_4_1_U344 mac_muladd_16s_11ns_24ns_24_4_1_U389 mac_muladd_16s_11ns_24ns_24_4_1_U389 sum_144_fu_14133_p2 add_ln69_9_fu_15288_p2 mul_16s_9s_24_1_1_U22 mac_muladd_16s_13s_24ns_24_4_1_U94 mac_muladd_16s_13s_24ns_24_4_1_U94 mac_muladd_16s_11ns_24ns_24_4_1_U132 mac_muladd_16s_11ns_24ns_24_4_1_U132 mac_muladd_16s_12ns_24ns_24_4_1_U172 mac_muladd_16s_12ns_24ns_24_4_1_U172 mac_muladd_16s_12ns_24ns_24_4_1_U219 mac_muladd_16s_12ns_24ns_24_4_1_U219 sub_ln72_29_fu_8578_p2 add_ln72_110_fu_8605_p2 sub_ln72_30_fu_10322_p2 add_ln72_111_fu_10339_p2 mac_muladd_16s_13s_24ns_24_4_1_U302 mac_muladd_16s_13s_24ns_24_4_1_U302 mac_muladd_16s_11ns_24ns_24_4_1_U345 mac_muladd_16s_11ns_24ns_24_4_1_U345 sum_145_fu_12921_p2 add_ln69_10_fu_14145_p2 mac_muladd_16s_9ns_16s_24_4_1_U75 mac_muladd_16s_9ns_16s_24_4_1_U75 mac_muladd_16s_8ns_24ns_24_4_1_U95 mac_muladd_16s_8ns_24ns_24_4_1_U95 mac_muladd_16s_10s_24ns_24_4_1_U133 mac_muladd_16s_10s_24ns_24_4_1_U133 mac_muladd_16s_8ns_24ns_24_4_1_U173 mac_muladd_16s_8ns_24ns_24_4_1_U173 mac_muladd_16s_8ns_24ns_24_4_1_U220 mac_muladd_16s_8ns_24ns_24_4_1_U220 sub_ln72_31_fu_8647_p2 add_ln72_119_fu_8674_p2 mac_muladd_16s_9ns_24ns_24_4_1_U263 mac_muladd_16s_9ns_24ns_24_4_1_U263 mac_muladd_16s_9s_24ns_24_4_1_U303 mac_muladd_16s_9s_24ns_24_4_1_U303 mac_muladd_16s_8ns_24ns_24_4_1_U346 mac_muladd_16s_8ns_24ns_24_4_1_U346 mac_muladd_16s_7s_24s_24_4_1_U390 mac_muladd_16s_7s_24s_24_4_1_U390 mac_muladd_16s_12s_24ns_24_4_1_U430 mac_muladd_16s_12s_24ns_24_4_1_U430 mac_muladd_16s_10s_24ns_24_4_1_U466 mac_muladd_16s_10s_24ns_24_4_1_U466 mac_muladd_16s_10ns_24ns_24_4_1_U500 mac_muladd_16s_10ns_24ns_24_4_1_U500 sum_146_fu_18565_p2 add_ln69_11_fu_18570_p2 mul_16s_12s_24_1_1_U12 mac_muladd_16s_7s_24s_24_4_1_U76 mac_muladd_16s_7s_24s_24_4_1_U76 add_ln72_130_fu_3425_p2 mac_muladd_16s_10ns_24ns_24_4_1_U96 mac_muladd_16s_10ns_24ns_24_4_1_U96 mac_muladd_16s_12s_24ns_24_4_1_U134 mac_muladd_16s_12s_24ns_24_4_1_U134 mac_muladd_16s_10ns_24ns_24_4_1_U174 mac_muladd_16s_10ns_24ns_24_4_1_U174 mac_muladd_16s_10s_24ns_24_4_1_U221 mac_muladd_16s_10s_24ns_24_4_1_U221 mac_muladd_16s_7ns_24ns_24_4_1_U264 mac_muladd_16s_7ns_24ns_24_4_1_U264 mac_muladd_16s_10ns_24ns_24_4_1_U304 mac_muladd_16s_10ns_24ns_24_4_1_U304 sum_147_fu_11709_p2 add_ln69_12_fu_11715_p2 mul_16s_10ns_24_1_1_U39 mac_muladd_16s_9s_24ns_24_4_1_U135 mac_muladd_16s_9s_24ns_24_4_1_U135 mac_muladd_16s_12s_24ns_24_4_1_U175 mac_muladd_16s_12s_24ns_24_4_1_U175 mac_muladd_16s_8s_24ns_24_4_1_U222 mac_muladd_16s_8s_24ns_24_4_1_U222 sub_ln72_34_fu_8726_p2 add_ln72_140_fu_8753_p2 mac_muladd_16s_10s_24ns_24_4_1_U265 mac_muladd_16s_10s_24ns_24_4_1_U265 mac_muladd_16s_10ns_24ns_24_4_1_U305 mac_muladd_16s_10ns_24ns_24_4_1_U305 mac_muladd_16s_13s_24ns_24_4_1_U347 mac_muladd_16s_13s_24ns_24_4_1_U347 sum_148_fu_12974_p2 add_ln69_13_fu_14174_p2 mul_16s_10ns_24_1_1_U13 sub_ln72_35_fu_2610_p2 add_ln72_144_fu_2627_p2 mac_muladd_16s_12s_24ns_24_4_1_U136 mac_muladd_16s_12s_24ns_24_4_1_U136 mac_muladd_16s_11s_24ns_24_4_1_U176 mac_muladd_16s_11s_24ns_24_4_1_U176 mac_muladd_16s_7ns_24ns_24_4_1_U223 mac_muladd_16s_7ns_24ns_24_4_1_U223 mac_muladd_16s_9ns_24ns_24_4_1_U266 mac_muladd_16s_9ns_24ns_24_4_1_U266 add_ln72_149_fu_10469_p2 mac_muladd_16s_7ns_24ns_24_4_1_U348 mac_muladd_16s_7ns_24ns_24_4_1_U348 mac_muladd_16s_12s_24ns_24_4_1_U391 mac_muladd_16s_12s_24ns_24_4_1_U391 mac_muladd_16s_10ns_24ns_24_4_1_U431 mac_muladd_16s_10ns_24ns_24_4_1_U431 sum_149_fu_15342_p2 add_ln69_14_fu_16539_p2 mul_16s_10ns_24_1_1_U23 mac_muladd_16s_10s_24ns_24_4_1_U97 mac_muladd_16s_10s_24ns_24_4_1_U97 mac_muladd_16s_7ns_24ns_24_4_1_U137 mac_muladd_16s_7ns_24ns_24_4_1_U137 sub_ln72_38_fu_4530_p2 sub_ln72_39_fu_6013_p2 add_ln72_155_fu_6039_p2 mac_muladd_16s_8s_24ns_24_4_1_U177 mac_muladd_16s_8s_24ns_24_4_1_U177 mac_muladd_16s_12s_24ns_24_4_1_U224 mac_muladd_16s_12s_24ns_24_4_1_U224 mac_muladd_16s_12ns_24ns_24_4_1_U267 mac_muladd_16s_12ns_24ns_24_4_1_U267 mac_muladd_16s_11ns_24ns_24_4_1_U306 mac_muladd_16s_11ns_24ns_24_4_1_U306 mac_muladd_16s_8s_24ns_24_4_1_U349 mac_muladd_16s_8s_24ns_24_4_1_U349 mac_muladd_16s_9s_24ns_24_4_1_U392 mac_muladd_16s_9s_24ns_24_4_1_U392 sum_150_fu_14221_p2 add_ln69_15_fu_15354_p2 mul_16s_7ns_23_1_1_U24 mac_muladd_16s_9ns_23s_24_4_1_U98 mac_muladd_16s_9ns_23s_24_4_1_U98 mac_muladd_16s_8s_24ns_24_4_1_U138 mac_muladd_16s_8s_24ns_24_4_1_U138 mac_muladd_16s_13s_24ns_24_4_1_U178 mac_muladd_16s_13s_24ns_24_4_1_U178 sub_ln72_40_fu_7291_p2 add_ln72_165_fu_7318_p2 mac_muladd_16s_10ns_24ns_24_4_1_U225 mac_muladd_16s_10ns_24ns_24_4_1_U225 mac_muladd_16s_4ns_24s_24_4_1_U268 mac_muladd_16s_4ns_24s_24_4_1_U268 mac_muladd_16s_10s_24ns_24_4_1_U350 mac_muladd_16s_10s_24ns_24_4_1_U350 mac_muladd_16s_11s_24ns_24_4_1_U393 mac_muladd_16s_11s_24ns_24_4_1_U393 mac_muladd_16s_9ns_24ns_24_4_1_U432 mac_muladd_16s_9ns_24ns_24_4_1_U432 sum_151_fu_16551_p2 add_ln69_16_fu_16556_p2 mul_16s_10s_24_1_1_U14 mac_muladd_16s_11s_24ns_24_4_1_U77 mac_muladd_16s_11s_24ns_24_4_1_U77 mac_muladd_16s_10s_24ns_24_4_1_U99 mac_muladd_16s_10s_24ns_24_4_1_U99 mac_muladd_16s_8ns_24ns_24_4_1_U139 mac_muladd_16s_8ns_24ns_24_4_1_U139 mac_muladd_16s_10s_24ns_24_4_1_U179 mac_muladd_16s_10s_24ns_24_4_1_U179 mac_muladd_16s_10ns_24ns_24_4_1_U226 mac_muladd_16s_10ns_24ns_24_4_1_U226 mac_muladd_16s_7s_24s_24_4_1_U269 mac_muladd_16s_7s_24s_24_4_1_U269 mac_muladd_16s_9ns_24ns_24_4_1_U307 mac_muladd_16s_9ns_24ns_24_4_1_U307 mac_muladd_16s_8ns_24ns_24_4_1_U351 mac_muladd_16s_8ns_24ns_24_4_1_U351 mac_muladd_16s_10ns_24ns_24_4_1_U394 mac_muladd_16s_10ns_24ns_24_4_1_U394 mac_muladd_16s_7s_24s_24_4_1_U433 mac_muladd_16s_7s_24s_24_4_1_U433 sum_152_fu_15444_p2 add_ln69_17_fu_16575_p2 sub_ln72_42_fu_2706_p2 mac_muladd_16s_8s_22s_24_4_1_U78 mac_muladd_16s_8s_22s_24_4_1_U78 sub_ln72_43_fu_3510_p2 add_ln72_183_fu_3537_p2 mac_muladd_16s_7s_24s_24_4_1_U100 mac_muladd_16s_7s_24s_24_4_1_U100 mac_muladd_16s_8s_24ns_24_4_1_U140 mac_muladd_16s_8s_24ns_24_4_1_U140 sub_ln72_44_fu_6108_p2 add_ln72_186_fu_6134_p2 add_ln72_187_fu_7382_p2 mac_muladd_16s_6s_24s_24_4_1_U270 mac_muladd_16s_6s_24s_24_4_1_U270 mac_muladd_16s_7ns_24ns_24_4_1_U308 mac_muladd_16s_7ns_24ns_24_4_1_U308 mac_muladd_16s_6ns_24s_24_4_1_U352 mac_muladd_16s_6ns_24s_24_4_1_U352 mac_muladd_16s_7s_24s_24_4_1_U395 mac_muladd_16s_7s_24s_24_4_1_U395 mac_muladd_16s_8s_24ns_24_4_1_U434 mac_muladd_16s_8s_24ns_24_4_1_U434 sub_ln72_121_fu_15467_p2 add_ln72_193_fu_15494_p2 add_ln72_194_fu_16594_p2 mac_muladd_16s_5s_24s_24_4_1_U489 mac_muladd_16s_5s_24s_24_4_1_U489 add_ln72_196_fu_17562_p2 sum_153_fu_18122_p2 add_ln69_18_fu_18127_p2 mul_16s_11s_24_1_1_U40 mac_muladd_16s_9ns_24ns_24_4_1_U180 mac_muladd_16s_9ns_24ns_24_4_1_U180 mac_muladd_16s_6ns_24s_24_4_1_U271 mac_muladd_16s_6ns_24s_24_4_1_U271 mac_muladd_16s_13s_24ns_24_4_1_U309 mac_muladd_16s_13s_24ns_24_4_1_U309 mac_muladd_16s_11ns_24ns_24_4_1_U396 mac_muladd_16s_11ns_24ns_24_4_1_U396 sum_154_fu_14302_p2 add_ln69_19_fu_15510_p2 mac_muladd_16s_11ns_21s_24_4_1_U79 mac_muladd_16s_11ns_21s_24_4_1_U79 mac_muladd_16s_6s_24s_24_4_1_U101 mac_muladd_16s_6s_24s_24_4_1_U101 mac_muladd_16s_9ns_24ns_24_4_1_U141 mac_muladd_16s_9ns_24ns_24_4_1_U141 mac_muladd_16s_12s_24ns_24_4_1_U181 mac_muladd_16s_12s_24ns_24_4_1_U181 sub_ln72_50_fu_10573_p2 add_ln72_206_fu_10590_p2 sub_ln72_122_fu_10600_p2 add_ln72_207_fu_10628_p2 mac_muladd_16s_8s_24ns_24_4_1_U435 mac_muladd_16s_8s_24ns_24_4_1_U435 mac_muladd_16s_11ns_24ns_24_4_1_U467 mac_muladd_16s_11ns_24ns_24_4_1_U467 sum_155_fu_16635_p2 add_ln69_20_fu_17588_p2 mul_16s_11ns_24_1_1_U25 mac_muladd_16s_11ns_24ns_24_4_1_U102 mac_muladd_16s_11ns_24ns_24_4_1_U102 mac_muladd_16s_9ns_24ns_24_4_1_U142 mac_muladd_16s_9ns_24ns_24_4_1_U142 mac_muladd_16s_11ns_24ns_24_4_1_U182 mac_muladd_16s_11ns_24ns_24_4_1_U182 mac_muladd_16s_7s_24s_24_4_1_U227 mac_muladd_16s_7s_24s_24_4_1_U227 mac_muladd_16s_6s_24s_24_4_1_U272 mac_muladd_16s_6s_24s_24_4_1_U272 mac_muladd_16s_10ns_24ns_24_4_1_U310 mac_muladd_16s_10ns_24ns_24_4_1_U310 mac_muladd_16s_11s_24ns_24_4_1_U353 mac_muladd_16s_11s_24ns_24_4_1_U353 mac_muladd_16s_11ns_24ns_24_4_1_U397 mac_muladd_16s_11ns_24ns_24_4_1_U397 mac_muladd_16s_11s_24ns_24_4_1_U436 mac_muladd_16s_11s_24ns_24_4_1_U436 sum_156_fu_15557_p2 add_ln69_21_fu_16647_p2 sub_ln72_51_fu_3611_p2 mac_muladd_16s_7s_21s_23_4_1_U103 mac_muladd_16s_7s_21s_23_4_1_U103 sub_ln72_52_fu_4646_p2 add_ln72_220_fu_4677_p2 mac_muladd_16s_7s_24s_24_4_1_U183 mac_muladd_16s_7s_24s_24_4_1_U183 add_ln72_222_fu_7453_p2 mac_muladd_16s_5ns_24s_24_4_1_U228 mac_muladd_16s_5ns_24s_24_4_1_U228 mac_muladd_16s_5s_24s_24_4_1_U273 mac_muladd_16s_5s_24s_24_4_1_U273 mac_muladd_16s_5s_24s_24_4_1_U311 mac_muladd_16s_5s_24s_24_4_1_U311 mul_16s_6s_22_1_1_U26 mac_muladd_16s_5ns_22s_23_4_1_U229 mac_muladd_16s_5ns_22s_23_4_1_U229 add_ln72_227_fu_8925_p2 mac_muladd_16s_7s_24s_24_4_1_U274 mac_muladd_16s_7s_24s_24_4_1_U274 add_ln72_229_fu_11937_p2 sum_158_fu_11963_p2 add_ln69_22_fu_13095_p2 mul_16s_8s_24_1_1_U27 mac_muladd_16s_8ns_24ns_24_4_1_U104 mac_muladd_16s_8ns_24ns_24_4_1_U104 mac_muladd_16s_11ns_24ns_24_4_1_U143 mac_muladd_16s_11ns_24ns_24_4_1_U143 mac_muladd_16s_14ns_24ns_24_4_1_U184 mac_muladd_16s_14ns_24ns_24_4_1_U184 sub_ln72_53_fu_6215_p2 add_ln72_233_fu_7508_p2 mac_muladd_16s_5ns_24s_24_4_1_U230 mac_muladd_16s_5ns_24s_24_4_1_U230 mac_muladd_16s_11ns_24ns_24_4_1_U275 mac_muladd_16s_11ns_24ns_24_4_1_U275 mac_muladd_16s_10ns_24ns_24_4_1_U312 mac_muladd_16s_10ns_24ns_24_4_1_U312 mac_muladd_16s_14s_24ns_24_4_1_U354 mac_muladd_16s_14s_24ns_24_4_1_U354 mac_muladd_16s_12ns_24ns_24_4_1_U398 mac_muladd_16s_12ns_24ns_24_4_1_U398 mac_muladd_16s_10s_24ns_24_4_1_U437 mac_muladd_16s_10s_24ns_24_4_1_U437 mac_muladd_16s_12s_24ns_24_4_1_U468 mac_muladd_16s_12s_24ns_24_4_1_U468 sum_159_fu_16677_p2 add_ln69_23_fu_17600_p2 mul_16s_6ns_22_1_1_U28 mac_muladd_16s_12s_22s_24_4_1_U105 mac_muladd_16s_12s_22s_24_4_1_U105 mac_muladd_16s_12s_24ns_24_4_1_U144 mac_muladd_16s_12s_24ns_24_4_1_U144 mac_muladd_16s_10s_24ns_24_4_1_U185 mac_muladd_16s_10s_24ns_24_4_1_U185 mac_muladd_16s_9ns_24ns_24_4_1_U231 mac_muladd_16s_9ns_24ns_24_4_1_U231 add_ln72_245_fu_8987_p2 sub_ln72_54_fu_10726_p2 add_ln72_246_fu_10743_p2 mac_muladd_16s_11ns_24ns_24_4_1_U313 mac_muladd_16s_11ns_24ns_24_4_1_U313 mac_muladd_16s_12s_24ns_24_4_1_U355 mac_muladd_16s_12s_24ns_24_4_1_U355 mac_muladd_16s_10ns_24ns_24_4_1_U399 mac_muladd_16s_10ns_24ns_24_4_1_U399 sum_160_fu_14373_p2 add_ln69_24_fu_15586_p2 sub_ln72_55_fu_3679_p2 mac_muladd_16s_7s_20s_22_4_1_U106 mac_muladd_16s_7s_20s_22_4_1_U106 add_ln72_559_fu_4749_p2 add_ln72_251_fu_4780_p2 sub_ln72_56_fu_4797_p2 sub_ln72_57_fu_4814_p2 add_ln72_252_fu_4842_p2 add_ln72_253_fu_6270_p2 mac_muladd_16s_7s_24s_24_4_1_U232 mac_muladd_16s_7s_24s_24_4_1_U232 sub_ln72_60_fu_7567_p2 add_ln72_255_fu_9023_p2 mac_muladd_16s_5ns_24s_24_4_1_U356 mac_muladd_16s_5ns_24s_24_4_1_U356 mac_muladd_16s_7s_24s_24_4_1_U400 mac_muladd_16s_7s_24s_24_4_1_U400 add_ln72_258_fu_14429_p2 add_ln72_259_fu_15616_p2 mac_muladd_16s_6ns_24s_24_4_1_U469 mac_muladd_16s_6ns_24s_24_4_1_U469 mac_muladd_16s_7s_24s_24_4_1_U501 mac_muladd_16s_7s_24s_24_4_1_U501 sum_161_fu_18164_p2 add_ln69_25_fu_18589_p2 mul_16s_9s_24_1_1_U15 mac_muladd_16s_6ns_24s_24_4_1_U80 mac_muladd_16s_6ns_24s_24_4_1_U80 mac_muladd_16s_11s_24ns_24_4_1_U107 mac_muladd_16s_11s_24ns_24_4_1_U107 mac_muladd_16s_10s_24ns_24_4_1_U145 mac_muladd_16s_10s_24ns_24_4_1_U145 mac_muladd_16s_9ns_24ns_24_4_1_U186 mac_muladd_16s_9ns_24ns_24_4_1_U186 mac_muladd_16s_12s_24ns_24_4_1_U233 mac_muladd_16s_12s_24ns_24_4_1_U233 mac_muladd_16s_10ns_24ns_24_4_1_U314 mac_muladd_16s_10ns_24ns_24_4_1_U314 mac_muladd_16s_7s_24s_24_4_1_U357 mac_muladd_16s_7s_24s_24_4_1_U357 mac_muladd_16s_11s_24ns_24_4_1_U401 mac_muladd_16s_11s_24ns_24_4_1_U401 mac_muladd_16s_9ns_24ns_24_4_1_U438 mac_muladd_16s_9ns_24ns_24_4_1_U438 mac_muladd_16s_10ns_24ns_24_4_1_U470 mac_muladd_16s_10ns_24ns_24_4_1_U470 mac_muladd_16s_9ns_24ns_24_4_1_U490 mac_muladd_16s_9ns_24ns_24_4_1_U490 sum_162_fu_17637_p2 add_ln69_26_fu_18176_p2 mul_16s_9ns_24_1_1_U16 mac_muladd_16s_9s_24ns_24_4_1_U146 mac_muladd_16s_9s_24ns_24_4_1_U146 mac_muladd_16s_12ns_24ns_24_4_1_U187 mac_muladd_16s_12ns_24ns_24_4_1_U187 mac_muladd_16s_8s_24ns_24_4_1_U234 mac_muladd_16s_8s_24ns_24_4_1_U234 sub_ln72_123_fu_9048_p2 add_ln72_276_fu_9075_p2 mac_muladd_16s_10s_24ns_24_4_1_U276 mac_muladd_16s_10s_24ns_24_4_1_U276 mac_muladd_16s_9ns_24ns_24_4_1_U315 mac_muladd_16s_9ns_24ns_24_4_1_U315 mac_muladd_16s_13s_24ns_24_4_1_U358 mac_muladd_16s_13s_24ns_24_4_1_U358 mac_muladd_16s_11ns_24ns_24_4_1_U402 mac_muladd_16s_11ns_24ns_24_4_1_U402 mac_muladd_16s_11s_24ns_24_4_1_U439 mac_muladd_16s_11s_24ns_24_4_1_U439 mac_muladd_16s_8ns_24ns_24_4_1_U471 mac_muladd_16s_8ns_24ns_24_4_1_U471 mac_muladd_16s_8ns_24ns_24_4_1_U491 mac_muladd_16s_8ns_24ns_24_4_1_U491 sum_163_fu_17667_p2 add_ln69_27_fu_18188_p2 mul_16s_9s_24_1_1_U41 sub_ln72_63_fu_4904_p2 add_ln72_284_fu_4921_p2 mac_muladd_16s_11ns_24ns_24_4_1_U147 mac_muladd_16s_11ns_24ns_24_4_1_U147 mac_muladd_16s_11s_24ns_24_4_1_U188 mac_muladd_16s_11s_24ns_24_4_1_U188 mac_muladd_16s_5s_24s_24_4_1_U235 mac_muladd_16s_5s_24s_24_4_1_U235 mac_muladd_16s_7s_24s_24_4_1_U277 mac_muladd_16s_7s_24s_24_4_1_U277 mac_muladd_16s_11s_24ns_24_4_1_U359 mac_muladd_16s_11s_24ns_24_4_1_U359 mac_muladd_16s_9ns_24ns_24_4_1_U403 mac_muladd_16s_9ns_24ns_24_4_1_U403 mac_muladd_16s_8s_24ns_24_4_1_U440 mac_muladd_16s_8s_24ns_24_4_1_U440 mac_muladd_16s_8s_24ns_24_4_1_U472 mac_muladd_16s_8s_24ns_24_4_1_U472 mac_muladd_16s_10ns_24ns_24_4_1_U492 mac_muladd_16s_10ns_24ns_24_4_1_U492 mac_muladd_16s_10s_24ns_24_4_1_U502 mac_muladd_16s_10s_24ns_24_4_1_U502 sum_164_fu_18218_p2 add_ln69_28_fu_18601_p2 mul_16s_14s_24_1_1_U17 mac_muladd_16s_12s_24ns_24_4_1_U81 mac_muladd_16s_12s_24ns_24_4_1_U81 mac_muladd_16s_11s_24ns_24_4_1_U108 mac_muladd_16s_11s_24ns_24_4_1_U108 mac_muladd_16s_11ns_24ns_24_4_1_U148 mac_muladd_16s_11ns_24ns_24_4_1_U148 mac_muladd_16s_8s_24ns_24_4_1_U189 mac_muladd_16s_8s_24ns_24_4_1_U189 mac_muladd_16s_10s_24ns_24_4_1_U236 mac_muladd_16s_10s_24ns_24_4_1_U236 mac_muladd_16s_14s_24ns_24_4_1_U278 mac_muladd_16s_14s_24ns_24_4_1_U278 sub_ln72_64_fu_9133_p2 add_ln72_301_fu_10820_p2 mac_muladd_16s_8ns_24ns_24_4_1_U316 mac_muladd_16s_8ns_24ns_24_4_1_U316 sub_ln72_65_fu_12083_p2 add_ln72_303_fu_12110_p2 mac_muladd_16s_11ns_24ns_24_4_1_U404 mac_muladd_16s_11ns_24ns_24_4_1_U404 mac_muladd_16s_10ns_24ns_24_4_1_U441 mac_muladd_16s_10ns_24ns_24_4_1_U441 mac_muladd_16s_12s_24ns_24_4_1_U473 mac_muladd_16s_12s_24ns_24_4_1_U473 sum_165_fu_16767_p2 add_ln69_29_fu_17696_p2 sub_ln72_67_fu_2866_p2 mac_muladd_16s_6s_22s_23_4_1_U82 mac_muladd_16s_6s_22s_23_4_1_U82 mac_muladd_16s_14s_23s_24_4_1_U109 mac_muladd_16s_14s_23s_24_4_1_U109 mac_muladd_16s_6ns_24s_24_4_1_U149 mac_muladd_16s_6ns_24s_24_4_1_U149 mac_muladd_16s_7ns_24ns_24_4_1_U190 mac_muladd_16s_7ns_24ns_24_4_1_U190 mac_muladd_16s_13s_24ns_24_4_1_U237 mac_muladd_16s_13s_24ns_24_4_1_U237 mac_muladd_16s_12s_24ns_24_4_1_U279 mac_muladd_16s_12s_24ns_24_4_1_U279 mac_muladd_16s_13s_24ns_24_4_1_U317 mac_muladd_16s_13s_24ns_24_4_1_U317 mac_muladd_16s_14s_24ns_24_4_1_U360 mac_muladd_16s_14s_24ns_24_4_1_U360 mac_muladd_16s_6ns_24s_24_4_1_U405 mac_muladd_16s_6ns_24s_24_4_1_U405 mac_muladd_16s_11ns_24ns_24_4_1_U442 mac_muladd_16s_11ns_24ns_24_4_1_U442 mac_muladd_16s_7ns_24ns_24_4_1_U474 mac_muladd_16s_7ns_24ns_24_4_1_U474 mac_muladd_16s_11s_24ns_24_4_1_U493 mac_muladd_16s_11s_24ns_24_4_1_U493 sum_166_fu_17726_p2 add_ln69_30_fu_18230_p2 mul_16s_11s_24_1_1_U29 mac_muladd_16s_9ns_24ns_24_4_1_U110 mac_muladd_16s_9ns_24ns_24_4_1_U110 sub_ln72_68_fu_4994_p2 add_ln72_321_fu_5021_p2 mul_16s_7s_23_1_1_U49 add_ln72_322_fu_6381_p2 mac_muladd_16s_5ns_24s_24_4_1_U191 mac_muladd_16s_5ns_24s_24_4_1_U191 mac_muladd_16s_10s_24ns_24_4_1_U238 mac_muladd_16s_10s_24ns_24_4_1_U238 add_ln72_325_fu_9215_p2 mac_muladd_16s_10ns_24ns_24_4_1_U318 mac_muladd_16s_10ns_24ns_24_4_1_U318 mac_muladd_16s_7s_24s_24_4_1_U361 mac_muladd_16s_7s_24s_24_4_1_U361 sub_ln72_124_fu_9242_p2 add_ln72_328_fu_13305_p2 mac_muladd_16s_9ns_24ns_24_4_1_U406 mac_muladd_16s_9ns_24ns_24_4_1_U406 mac_muladd_16s_11s_24ns_24_4_1_U443 mac_muladd_16s_11s_24ns_24_4_1_U443 sum_167_fu_15743_p2 add_ln69_31_fu_16796_p2 mul_16s_8s_24_1_1_U30 mac_muladd_16s_6s_24s_24_4_1_U111 mac_muladd_16s_6s_24s_24_4_1_U111 add_ln72_560_fu_7697_p2 add_ln72_332_fu_7714_p2 add_ln72_333_fu_7776_p2 mac_muladd_16s_4ns_24s_24_4_1_U280 mac_muladd_16s_4ns_24s_24_4_1_U280 sub_ln72_125_fu_10879_p2 add_ln72_335_fu_10906_p2 sub_ln72_73_fu_12171_p2 add_ln72_336_fu_12188_p2 mac_muladd_16s_7s_24s_24_4_1_U503 mac_muladd_16s_7s_24s_24_4_1_U503 sum_168_fu_18260_p2 add_ln69_32_fu_18613_p2 mul_16s_9s_24_1_1_U31 mac_muladd_16s_8ns_24ns_24_4_1_U150 mac_muladd_16s_8ns_24ns_24_4_1_U150 mac_muladd_16s_13s_24ns_24_4_1_U192 mac_muladd_16s_13s_24ns_24_4_1_U192 mac_muladd_16s_10s_24ns_24_4_1_U239 mac_muladd_16s_10s_24ns_24_4_1_U239 mac_muladd_16s_10ns_24ns_24_4_1_U281 mac_muladd_16s_10ns_24ns_24_4_1_U281 mac_muladd_16s_13s_24ns_24_4_1_U319 mac_muladd_16s_13s_24ns_24_4_1_U319 mac_muladd_16s_14s_24ns_24_4_1_U362 mac_muladd_16s_14s_24ns_24_4_1_U362 add_ln72_561_fu_14569_p2 add_ln72_344_fu_14586_p2 mac_muladd_16s_5ns_24s_24_4_1_U444 mac_muladd_16s_5ns_24s_24_4_1_U444 sum_169_fu_15773_p2 add_ln69_33_fu_16808_p2 mul_16s_10ns_24_1_1_U18 mac_muladd_16s_14s_24ns_24_4_1_U83 mac_muladd_16s_14s_24ns_24_4_1_U83 mac_muladd_16s_10s_24ns_24_4_1_U112 mac_muladd_16s_10s_24ns_24_4_1_U112 mac_muladd_16s_11ns_24ns_24_4_1_U151 mac_muladd_16s_11ns_24ns_24_4_1_U151 mac_muladd_16s_10ns_24ns_24_4_1_U193 mac_muladd_16s_10ns_24ns_24_4_1_U193 mac_muladd_16s_8ns_24ns_24_4_1_U240 mac_muladd_16s_8ns_24ns_24_4_1_U240 sub_ln72_74_fu_9272_p2 add_ln72_351_fu_9299_p2 sub_ln72_1_fu_10939_p2 add_ln72_352_fu_10956_p2 mac_muladd_16s_5ns_24s_24_4_1_U320 mac_muladd_16s_5ns_24s_24_4_1_U320 mac_muladd_16s_10ns_24ns_24_4_1_U363 mac_muladd_16s_10ns_24ns_24_4_1_U363 mac_muladd_16s_10ns_24ns_24_4_1_U407 mac_muladd_16s_10ns_24ns_24_4_1_U407 mac_muladd_16s_12ns_24ns_24_4_1_U445 mac_muladd_16s_12ns_24ns_24_4_1_U445 sum_170_fu_15803_p2 add_ln69_34_fu_16820_p2 mul_16s_11s_24_1_1_U42 mac_muladd_16s_10s_24ns_24_4_1_U194 mac_muladd_16s_10s_24ns_24_4_1_U194 mac_muladd_16s_10ns_24ns_24_4_1_U241 mac_muladd_16s_10ns_24ns_24_4_1_U241 mac_muladd_16s_8s_24ns_24_4_1_U321 mac_muladd_16s_8s_24ns_24_4_1_U321 mac_muladd_16s_6s_24s_24_4_1_U364 mac_muladd_16s_6s_24s_24_4_1_U364 mac_muladd_16s_10ns_24ns_24_4_1_U408 mac_muladd_16s_10ns_24ns_24_4_1_U408 mac_muladd_16s_5ns_24s_24_4_1_U446 mac_muladd_16s_5ns_24s_24_4_1_U446 mac_muladd_16s_11ns_24ns_24_4_1_U475 mac_muladd_16s_11ns_24ns_24_4_1_U475 sum_171_fu_16850_p2 add_ln69_35_fu_17745_p2 mac_muladd_16s_11ns_16s_24_4_1_U152 mac_muladd_16s_11ns_16s_24_4_1_U152 mac_muladd_16s_10ns_24ns_24_4_1_U195 mac_muladd_16s_10ns_24ns_24_4_1_U195 mac_muladd_16s_12ns_24ns_24_4_1_U242 mac_muladd_16s_12ns_24ns_24_4_1_U242 add_ln72_562_fu_9361_p2 add_ln72_368_fu_9388_p2 mac_muladd_16s_9ns_24ns_24_4_1_U282 mac_muladd_16s_9ns_24ns_24_4_1_U282 mac_muladd_16s_10ns_24ns_24_4_1_U322 mac_muladd_16s_10ns_24ns_24_4_1_U322 mac_muladd_16s_11ns_24ns_24_4_1_U365 mac_muladd_16s_11ns_24ns_24_4_1_U365 sum_172_fu_13390_p2 add_ln69_36_fu_14644_p2 sub_ln72_76_fu_2946_p2 sub_ln72_77_fu_2963_p2 mac_muladd_16s_9ns_21s_24_4_1_U84 mac_muladd_16s_9ns_21s_24_4_1_U84 mac_muladd_16s_12s_24ns_24_4_1_U113 mac_muladd_16s_12s_24ns_24_4_1_U113 mac_muladd_16s_11s_24ns_24_4_1_U153 mac_muladd_16s_11s_24ns_24_4_1_U153 mac_muladd_16s_11s_24ns_24_4_1_U196 mac_muladd_16s_11s_24ns_24_4_1_U196 mac_muladd_16s_9s_24ns_24_4_1_U243 mac_muladd_16s_9s_24ns_24_4_1_U243 mac_muladd_16s_9ns_24ns_24_4_1_U283 mac_muladd_16s_9ns_24ns_24_4_1_U283 mac_muladd_16s_12ns_24ns_24_4_1_U323 mac_muladd_16s_12ns_24ns_24_4_1_U323 mac_muladd_16s_10ns_24ns_24_4_1_U366 mac_muladd_16s_10ns_24ns_24_4_1_U366 mac_muladd_16s_10s_24ns_24_4_1_U409 mac_muladd_16s_10s_24ns_24_4_1_U409 mac_muladd_16s_13ns_24ns_24_4_1_U447 mac_muladd_16s_13ns_24ns_24_4_1_U447 mac_muladd_16s_10ns_24ns_24_4_1_U476 mac_muladd_16s_10ns_24ns_24_4_1_U476 sum_173_fu_16880_p2 add_ln69_37_fu_17757_p2 mul_16s_5ns_21_1_1_U32 mac_muladd_16s_11s_24ns_24_4_1_U154 mac_muladd_16s_11s_24ns_24_4_1_U154 mac_muladd_16s_14ns_24ns_24_4_1_U197 mac_muladd_16s_14ns_24ns_24_4_1_U197 mac_muladd_16s_12ns_24ns_24_4_1_U244 mac_muladd_16s_12ns_24ns_24_4_1_U244 add_ln72_387_fu_9457_p2 mac_muladd_16s_7ns_24ns_24_4_1_U284 mac_muladd_16s_7ns_24ns_24_4_1_U284 mac_muladd_16s_11ns_24ns_24_4_1_U367 mac_muladd_16s_11ns_24ns_24_4_1_U367 mac_muladd_16s_7s_24s_24_4_1_U410 mac_muladd_16s_7s_24s_24_4_1_U410 mac_muladd_16s_8ns_24ns_24_4_1_U448 mac_muladd_16s_8ns_24ns_24_4_1_U448 mac_muladd_16s_12s_24ns_24_4_1_U477 mac_muladd_16s_12s_24ns_24_4_1_U477 sum_174_fu_16910_p2 add_ln69_38_fu_17769_p2 mul_16s_11ns_24_1_1_U43 mac_muladd_16s_10s_24ns_24_4_1_U155 mac_muladd_16s_10s_24ns_24_4_1_U155 mac_muladd_16s_11ns_24ns_24_4_1_U198 mac_muladd_16s_11ns_24ns_24_4_1_U198 mac_muladd_16s_8s_24ns_24_4_1_U245 mac_muladd_16s_8s_24ns_24_4_1_U245 mac_muladd_16s_10s_24ns_24_4_1_U285 mac_muladd_16s_10s_24ns_24_4_1_U285 mac_muladd_16s_9s_24ns_24_4_1_U324 mac_muladd_16s_9s_24ns_24_4_1_U324 mac_muladd_16s_11s_24ns_24_4_1_U368 mac_muladd_16s_11s_24ns_24_4_1_U368 mac_muladd_16s_5ns_24s_24_4_1_U411 mac_muladd_16s_5ns_24s_24_4_1_U411 mac_muladd_16s_8ns_24ns_24_4_1_U449 mac_muladd_16s_8ns_24ns_24_4_1_U449 add_ln72_401_fu_15890_p2 mac_muladd_16s_9ns_24ns_24_4_1_U478 mac_muladd_16s_9ns_24ns_24_4_1_U478 mac_muladd_16s_10ns_24ns_24_4_1_U494 mac_muladd_16s_10ns_24ns_24_4_1_U494 sum_175_fu_17799_p2 add_ln69_39_fu_18272_p2 sub_ln72_2_fu_3007_p2 mac_muladd_16s_8s_17s_23_4_1_U85 mac_muladd_16s_8s_17s_23_4_1_U85 mac_muladd_16s_11s_23s_24_4_1_U114 mac_muladd_16s_11s_23s_24_4_1_U114 mac_muladd_16s_11ns_24ns_24_4_1_U156 mac_muladd_16s_11ns_24ns_24_4_1_U156 mac_muladd_16s_11s_24ns_24_4_1_U199 mac_muladd_16s_11s_24ns_24_4_1_U199 mac_muladd_16s_13s_24ns_24_4_1_U246 mac_muladd_16s_13s_24ns_24_4_1_U246 sub_ln72_78_fu_9498_p2 add_ln72_409_fu_9525_p2 mac_muladd_16s_8s_24ns_24_4_1_U286 mac_muladd_16s_8s_24ns_24_4_1_U286 mac_muladd_16s_11ns_24ns_24_4_1_U325 mac_muladd_16s_11ns_24ns_24_4_1_U325 mac_muladd_16s_12s_24ns_24_4_1_U369 mac_muladd_16s_12s_24ns_24_4_1_U369 mac_muladd_16s_11ns_24ns_24_4_1_U412 mac_muladd_16s_11ns_24ns_24_4_1_U412 mac_muladd_16s_11s_24ns_24_4_1_U450 mac_muladd_16s_11s_24ns_24_4_1_U450 mac_muladd_16s_10s_24ns_24_4_1_U479 mac_muladd_16s_10s_24ns_24_4_1_U479 sum_176_fu_16957_p2 add_ln69_40_fu_17811_p2 mul_16s_13s_24_1_1_U44 mac_muladd_16s_13s_24ns_24_4_1_U200 mac_muladd_16s_13s_24ns_24_4_1_U200 mac_muladd_16s_14s_24ns_24_4_1_U326 mac_muladd_16s_14s_24ns_24_4_1_U326 mac_muladd_16s_6s_24s_24_4_1_U370 mac_muladd_16s_6s_24s_24_4_1_U370 mac_muladd_16s_9ns_24ns_24_4_1_U413 mac_muladd_16s_9ns_24ns_24_4_1_U413 mac_muladd_16s_11ns_24ns_24_4_1_U451 mac_muladd_16s_11ns_24ns_24_4_1_U451 sum_177_fu_15949_p2 add_ln69_41_fu_16969_p2 sub_ln72_79_fu_3035_p2 mac_muladd_16s_5ns_21s_22_4_1_U86 mac_muladd_16s_5ns_21s_22_4_1_U86 mac_muladd_16s_6s_22s_24_4_1_U115 mac_muladd_16s_6s_22s_24_4_1_U115 mac_muladd_16s_5ns_24s_24_4_1_U157 mac_muladd_16s_5ns_24s_24_4_1_U157 sub_ln72_80_fu_5162_p2 add_ln72_424_fu_6558_p2 sub_ln72_81_fu_7937_p2 add_ln72_425_fu_7954_p2 mac_muladd_16s_6ns_24s_24_4_1_U247 mac_muladd_16s_6ns_24s_24_4_1_U247 sub_ln72_82_fu_6585_p2 add_ln72_427_fu_9569_p2 mac_muladd_16s_7s_24s_24_4_1_U287 mac_muladd_16s_7s_24s_24_4_1_U287 sub_ln72_3_fu_11071_p2 add_ln72_429_fu_11098_p2 sub_ln72_83_fu_12353_p2 add_ln72_430_fu_12370_p2 mac_muladd_16s_8s_24ns_24_4_1_U371 mac_muladd_16s_8s_24ns_24_4_1_U371 sub_ln72_84_fu_13502_p2 add_ln72_432_fu_13529_p2 sub_ln72_85_fu_14763_p2 add_ln72_433_fu_14780_p2 mac_muladd_16s_7s_24s_24_4_1_U452 mac_muladd_16s_7s_24s_24_4_1_U452 sum_178_fu_15979_p2 add_ln69_42_fu_15985_p2 mul_16s_8s_24_1_1_U33 mac_muladd_16s_5ns_24s_24_4_1_U116 mac_muladd_16s_5ns_24s_24_4_1_U116 add_ln72_563_fu_5179_p2 add_ln72_436_fu_5206_p2 add_ln72_437_fu_6602_p2 add_ln72_438_fu_8012_p2 mac_muladd_16s_5s_24s_24_4_1_U288 mac_muladd_16s_5s_24s_24_4_1_U288 mac_muladd_16s_5s_24s_24_4_1_U327 mac_muladd_16s_5s_24s_24_4_1_U327 mac_muladd_16s_8s_24ns_24_4_1_U372 mac_muladd_16s_8s_24ns_24_4_1_U372 sub_ln72_88_fu_13545_p2 add_ln72_442_fu_13572_p2 mac_muladd_16s_5s_24s_24_4_1_U495 mac_muladd_16s_5s_24s_24_4_1_U495 sum_179_fu_17841_p2 add_ln69_43_fu_18284_p2 sub_ln72_89_fu_5244_p2 mac_muladd_16s_10ns_24ns_24_4_1_U158 mac_muladd_16s_10ns_24ns_24_4_1_U158 mac_muladd_16s_11s_24ns_24_4_1_U201 mac_muladd_16s_11s_24ns_24_4_1_U201 mac_muladd_16s_11s_24ns_24_4_1_U248 mac_muladd_16s_11s_24ns_24_4_1_U248 mac_muladd_16s_9ns_24ns_24_4_1_U373 mac_muladd_16s_9ns_24ns_24_4_1_U373 mac_muladd_16s_8ns_24ns_24_4_1_U453 mac_muladd_16s_8ns_24ns_24_4_1_U453 sum_180_fu_16015_p2 add_ln69_44_fu_16994_p2 mul_16s_11s_24_1_1_U34 mac_muladd_16s_8ns_24ns_24_4_1_U117 mac_muladd_16s_8ns_24ns_24_4_1_U117 mac_muladd_16s_8ns_24ns_24_4_1_U159 mac_muladd_16s_8ns_24ns_24_4_1_U159 mac_muladd_16s_7ns_24ns_24_4_1_U202 mac_muladd_16s_7ns_24ns_24_4_1_U202 mac_muladd_16s_12s_24ns_24_4_1_U289 mac_muladd_16s_12s_24ns_24_4_1_U289 mac_muladd_16s_9ns_24ns_24_4_1_U328 mac_muladd_16s_9ns_24ns_24_4_1_U328 mac_muladd_16s_10ns_24ns_24_4_1_U374 mac_muladd_16s_10ns_24ns_24_4_1_U374 mac_muladd_16s_9ns_24ns_24_4_1_U414 mac_muladd_16s_9ns_24ns_24_4_1_U414 add_ln72_457_fu_16045_p2 sum_181_fu_16071_p2 add_ln69_45_fu_17006_p2 mul_16s_9s_24_1_1_U19 mac_muladd_16s_10ns_24ns_24_4_1_U87 mac_muladd_16s_10ns_24ns_24_4_1_U87 mac_muladd_16s_10ns_24ns_24_4_1_U118 mac_muladd_16s_10ns_24ns_24_4_1_U118 mac_muladd_16s_11s_24ns_24_4_1_U160 mac_muladd_16s_11s_24ns_24_4_1_U160 mac_muladd_16s_10ns_24ns_24_4_1_U203 mac_muladd_16s_10ns_24ns_24_4_1_U203 mac_muladd_16s_10ns_24ns_24_4_1_U249 mac_muladd_16s_10ns_24ns_24_4_1_U249 sub_ln72_91_fu_9623_p2 mac_muladd_16s_7s_24s_24_4_1_U329 mac_muladd_16s_7s_24s_24_4_1_U329 mac_muladd_16s_11s_24ns_24_4_1_U375 mac_muladd_16s_11s_24ns_24_4_1_U375 mac_muladd_16s_8s_24ns_24_4_1_U415 mac_muladd_16s_8s_24ns_24_4_1_U415 mac_muladd_16s_6ns_24s_24_4_1_U454 mac_muladd_16s_6ns_24s_24_4_1_U454 mac_muladd_16s_11ns_24ns_24_4_1_U480 mac_muladd_16s_11ns_24ns_24_4_1_U480 mac_muladd_16s_9s_24ns_24_4_1_U496 mac_muladd_16s_9s_24ns_24_4_1_U496 sum_182_fu_17871_p2 add_ln69_46_fu_18296_p2 sub_ln72_94_fu_4008_p2 mac_muladd_16s_7s_23s_24_4_1_U119 mac_muladd_16s_7s_23s_24_4_1_U119 sub_ln72_127_fu_5313_p2 add_ln72_472_fu_5340_p2 sub_ln72_128_fu_9667_p2 add_ln72_473_fu_9684_p2 sub_ln72_95_fu_9705_p2 add_ln72_474_fu_9733_p2 sub_ln72_96_fu_11229_p2 add_ln72_475_fu_11246_p2 mac_muladd_16s_6ns_24s_24_4_1_U330 mac_muladd_16s_6ns_24s_24_4_1_U330 mac_muladd_16s_7s_24s_24_4_1_U416 mac_muladd_16s_7s_24s_24_4_1_U416 sub_ln72_97_fu_14848_p2 add_ln72_478_fu_14875_p2 sub_ln72_98_fu_16122_p2 add_ln72_479_fu_16139_p2 sum_183_fu_17035_p2 add_ln69_47_fu_17040_p2 mul_16s_7s_23_1_1_U50 mac_muladd_16s_7s_23s_24_4_1_U376 mac_muladd_16s_7s_23s_24_4_1_U376 sub_ln72_4_fu_13638_p2 add_ln72_481_fu_13665_p2 mac_muladd_16s_5ns_24s_24_4_1_U417 mac_muladd_16s_5ns_24s_24_4_1_U417 sub_ln72_99_fu_14891_p2 add_ln72_483_fu_14918_p2 mac_muladd_16s_6s_24s_24_4_1_U455 mac_muladd_16s_6s_24s_24_4_1_U455 mac_muladd_16s_8s_24ns_24_4_1_U481 mac_muladd_16s_8s_24ns_24_4_1_U481 sum_184_fu_17077_p2 add_ln69_48_fu_17883_p2 mul_16s_7ns_23_1_1_U45 mac_muladd_16s_13s_23s_24_4_1_U161 mac_muladd_16s_13s_23s_24_4_1_U161 mac_muladd_16s_12s_24ns_24_4_1_U204 mac_muladd_16s_12s_24ns_24_4_1_U204 mac_muladd_16s_11ns_24ns_24_4_1_U250 mac_muladd_16s_11ns_24ns_24_4_1_U250 mac_muladd_16s_5ns_24s_24_4_1_U290 mac_muladd_16s_5ns_24s_24_4_1_U290 mac_muladd_16s_10s_24ns_24_4_1_U331 mac_muladd_16s_10s_24ns_24_4_1_U331 mac_muladd_16s_10s_24ns_24_4_1_U377 mac_muladd_16s_10s_24ns_24_4_1_U377 mac_muladd_16s_13s_24ns_24_4_1_U418 mac_muladd_16s_13s_24ns_24_4_1_U418 mac_muladd_16s_10ns_24ns_24_4_1_U456 mac_muladd_16s_10ns_24ns_24_4_1_U456 mac_muladd_16s_11ns_24ns_24_4_1_U482 mac_muladd_16s_11ns_24ns_24_4_1_U482 mac_muladd_16s_13s_24ns_24_4_1_U497 mac_muladd_16s_13s_24ns_24_4_1_U497 mac_muladd_16s_10s_24ns_24_4_1_U504 mac_muladd_16s_10s_24ns_24_4_1_U504 mac_muladd_16s_12ns_24ns_24_4_1_U511 mac_muladd_16s_12ns_24ns_24_4_1_U511 sum_185_fu_18643_p2 add_ln69_49_fu_18877_p2 mul_16s_10s_24_1_1_U35 mac_muladd_16s_13s_24ns_24_4_1_U120 mac_muladd_16s_13s_24ns_24_4_1_U120 mac_muladd_16s_11s_24ns_24_4_1_U162 mac_muladd_16s_11s_24ns_24_4_1_U162 mac_muladd_16s_9s_24ns_24_4_1_U205 mac_muladd_16s_9s_24ns_24_4_1_U205 mac_muladd_16s_11ns_24ns_24_4_1_U251 mac_muladd_16s_11ns_24ns_24_4_1_U251 mac_muladd_16s_11ns_24ns_24_4_1_U291 mac_muladd_16s_11ns_24ns_24_4_1_U291 add_ln72_503_fu_11304_p2 mac_muladd_16s_11ns_24ns_24_4_1_U332 mac_muladd_16s_11ns_24ns_24_4_1_U332 mac_muladd_16s_10s_24ns_24_4_1_U378 mac_muladd_16s_10s_24ns_24_4_1_U378 mac_muladd_16s_10s_24ns_24_4_1_U457 mac_muladd_16s_10s_24ns_24_4_1_U457 mac_muladd_16s_8ns_24ns_24_4_1_U483 mac_muladd_16s_8ns_24ns_24_4_1_U483 sum_186_fu_17912_p2 add_ln69_50_fu_17917_p2 mul_16s_8s_24_1_1_U20 mac_muladd_16s_12s_24ns_24_4_1_U88 mac_muladd_16s_12s_24ns_24_4_1_U88 mac_muladd_16s_10ns_24ns_24_4_1_U121 mac_muladd_16s_10ns_24ns_24_4_1_U121 mac_muladd_16s_12ns_24ns_24_4_1_U163 mac_muladd_16s_12ns_24ns_24_4_1_U163 add_ln72_513_fu_6736_p2 mac_muladd_16s_10ns_24ns_24_4_1_U206 mac_muladd_16s_10ns_24ns_24_4_1_U206 sub_ln72_102_fu_9790_p2 mac_muladd_16s_10s_24ns_24_4_1_U333 mac_muladd_16s_10s_24ns_24_4_1_U333 mac_muladd_16s_7s_24s_24_4_1_U379 mac_muladd_16s_7s_24s_24_4_1_U379 mac_muladd_16s_10ns_24ns_24_4_1_U419 mac_muladd_16s_10ns_24ns_24_4_1_U419 mac_muladd_16s_8ns_24ns_24_4_1_U458 mac_muladd_16s_8ns_24ns_24_4_1_U458 add_ln72_521_fu_16240_p2 add_ln72_565_fu_17192_p2 add_ln72_522_fu_17209_p2 sum_187_fu_17936_p2 add_ln69_51_fu_17941_p2 add_ln72_566_fu_4087_p2 mac_muladd_16s_6s_21s_22_4_1_U122 mac_muladd_16s_6s_21s_22_4_1_U122 add_ln72_524_fu_5460_p2 mac_muladd_16s_8s_24ns_24_4_1_U207 mac_muladd_16s_8s_24ns_24_4_1_U207 mac_muladd_16s_8s_24ns_24_4_1_U252 mac_muladd_16s_8s_24ns_24_4_1_U252 add_ln72_567_fu_9825_p2 add_ln72_527_fu_9852_p2 add_ln72_528_fu_11369_p2 add_ln72_529_fu_12533_p2 mac_muladd_16s_6s_24s_24_4_1_U420 mac_muladd_16s_6s_24s_24_4_1_U420 mac_muladd_16s_6s_24s_24_4_1_U459 mac_muladd_16s_6s_24s_24_4_1_U459 sub_ln72_110_fu_16267_p2 add_ln72_532_fu_16294_p2 add_ln72_533_fu_17253_p2 add_ln72_534_fu_17304_p2 mac_muladd_16s_7s_24s_24_4_1_U505 mac_muladd_16s_7s_24s_24_4_1_U505 sum_188_fu_18343_p2 add_ln69_52_fu_18655_p2 mul_16s_14s_24_1_1_U46 sub_ln72_113_fu_5476_p2 add_ln72_536_fu_5493_p2 mac_muladd_16s_9s_24ns_24_4_1_U253 mac_muladd_16s_9s_24ns_24_4_1_U253 mac_muladd_16s_10ns_24ns_24_4_1_U292 mac_muladd_16s_10ns_24ns_24_4_1_U292 mac_muladd_16s_11ns_24ns_24_4_1_U334 mac_muladd_16s_11ns_24ns_24_4_1_U334 mac_muladd_16s_9s_24ns_24_4_1_U380 mac_muladd_16s_9s_24ns_24_4_1_U380 mac_muladd_16s_10ns_24ns_24_4_1_U421 mac_muladd_16s_10ns_24ns_24_4_1_U421 sum_189_fu_15018_p2 add_ln69_53_fu_16310_p2 mul_16s_8s_24_1_1_U36 sub_ln72_114_fu_4152_p2 add_ln72_542_fu_4169_p2 mac_muladd_16s_5ns_24s_24_4_1_U123 mac_muladd_16s_5ns_24s_24_4_1_U123 add_ln72_544_fu_5537_p2 sub_ln72_115_fu_5554_p2 add_ln72_545_fu_6777_p2 sub_ln72_116_fu_6794_p2 add_ln72_546_fu_6822_p2 mac_muladd_16s_6s_24s_24_4_1_U208 mac_muladd_16s_6s_24s_24_4_1_U208 mac_muladd_16s_7s_24s_24_4_1_U254 mac_muladd_16s_7s_24s_24_4_1_U254 add_ln72_549_fu_9905_p2 add_ln72_568_fu_12566_p2 add_ln72_550_fu_12583_p2 mac_muladd_16s_6ns_24s_24_4_1_U381 mac_muladd_16s_6ns_24s_24_4_1_U381 sub_ln72_129_fu_13815_p2 add_ln72_552_fu_13842_p2 sum_190_fu_15030_p2 add_ln69_54_fu_15035_p2 mul_16s_10s_24_1_1_U47 add_ln72_553_fu_5593_p2 mac_muladd_16s_12s_24ns_24_4_1_U209 mac_muladd_16s_12s_24ns_24_4_1_U209 mac_muladd_16s_9s_24ns_24_4_1_U255 mac_muladd_16s_9s_24ns_24_4_1_U255 mac_muladd_16s_10s_24ns_24_4_1_U293 mac_muladd_16s_10s_24ns_24_4_1_U293 sub_ln72_119_fu_11436_p2 add_ln72_557_fu_11463_p2 sum_191_fu_12607_p2 add_ln69_55_fu_12612_p2 mul_15ns_11s_24_1_1_U57 mac_muladd_15ns_7ns_24ns_24_4_1_U519 mac_muladd_15ns_7ns_24ns_24_4_1_U519 mac_muladd_15ns_11s_24ns_24_4_1_U525 mac_muladd_15ns_11s_24ns_24_4_1_U525 mac_muladd_15ns_10ns_24ns_24_4_1_U534 mac_muladd_15ns_10ns_24ns_24_4_1_U534 mac_muladd_15ns_6ns_24ns_24_4_1_U543 mac_muladd_15ns_6ns_24ns_24_4_1_U543 mac_muladd_15ns_9s_24ns_24_4_1_U552 mac_muladd_15ns_9s_24ns_24_4_1_U552 mac_muladd_15ns_11s_24ns_24_4_1_U560 mac_muladd_15ns_11s_24ns_24_4_1_U560 mac_muladd_15ns_10s_24ns_24_4_1_U568 mac_muladd_15ns_10s_24ns_24_4_1_U568 mac_muladd_15ns_12s_24ns_24_4_1_U578 mac_muladd_15ns_12s_24ns_24_4_1_U578 mac_muladd_15ns_11s_24ns_24_4_1_U585 mac_muladd_15ns_11s_24ns_24_4_1_U585 mac_muladd_15ns_6ns_24ns_24_4_1_U593 mac_muladd_15ns_6ns_24ns_24_4_1_U593 sub_ln85_fu_21341_p2 add_ln85_10_fu_21368_p2 mac_muladd_15ns_11s_24ns_24_4_1_U599 mac_muladd_15ns_11s_24ns_24_4_1_U599 sum_192_fu_21665_p2 mul_15ns_9s_24_1_1_U52 mac_muladd_15ns_10s_24ns_24_4_1_U506 mac_muladd_15ns_10s_24ns_24_4_1_U506 mac_muladd_15ns_12s_24ns_24_4_1_U512 mac_muladd_15ns_12s_24ns_24_4_1_U512 sub_ln85_26_fu_18681_p2 add_ln85_14_fu_18707_p2 mac_muladd_15ns_11s_24ns_24_4_1_U526 mac_muladd_15ns_11s_24ns_24_4_1_U526 mac_muladd_15ns_12s_24ns_24_4_1_U535 mac_muladd_15ns_12s_24ns_24_4_1_U535 mac_muladd_15ns_8s_24s_24_4_1_U544 mac_muladd_15ns_8s_24s_24_4_1_U544 mac_muladd_15ns_12s_24ns_24_4_1_U553 mac_muladd_15ns_12s_24ns_24_4_1_U553 mac_muladd_15ns_10s_24ns_24_4_1_U561 mac_muladd_15ns_10s_24ns_24_4_1_U561 add_ln85_140_fu_20300_p2 add_ln85_20_fu_20327_p2 mac_muladd_15ns_10ns_24ns_24_4_1_U569 mac_muladd_15ns_10ns_24ns_24_4_1_U569 mac_muladd_15ns_11s_24ns_24_4_1_U586 mac_muladd_15ns_11s_24ns_24_4_1_U586 mul_15ns_6ns_20_1_1_U60 add_ln85_23_fu_21007_p2 mac_muladd_15ns_11s_24ns_24_4_1_U594 mac_muladd_15ns_11s_24ns_24_4_1_U594 sub_ln85_1_fu_21403_p2 add_ln85_25_fu_21430_p2 sum_193_fu_21671_p2 mul_15ns_10s_24_1_1_U59 mac_muladd_15ns_9ns_24ns_24_4_1_U520 mac_muladd_15ns_9ns_24ns_24_4_1_U520 mac_muladd_15ns_11ns_24ns_24_4_1_U527 mac_muladd_15ns_11ns_24ns_24_4_1_U527 mac_muladd_15ns_8s_24s_24_4_1_U536 mac_muladd_15ns_8s_24s_24_4_1_U536 mac_muladd_15ns_10ns_24ns_24_4_1_U545 mac_muladd_15ns_10ns_24ns_24_4_1_U545 sub_ln85_2_fu_19784_p2 add_ln85_30_fu_19811_p2 add_ln85_31_fu_19993_p2 sub_ln85_3_fu_19219_p2 sub_ln85_4_fu_19240_p2 add_ln85_32_fu_20020_p2 mac_muladd_15ns_12s_24ns_24_4_1_U562 mac_muladd_15ns_12s_24ns_24_4_1_U562 mac_muladd_15ns_9s_24ns_24_4_1_U570 mac_muladd_15ns_9s_24ns_24_4_1_U570 sub_ln85_5_fu_20568_p2 add_ln85_35_fu_20595_p2 mac_muladd_15ns_11s_24ns_24_4_1_U587 mac_muladd_15ns_11s_24ns_24_4_1_U587 mac_muladd_15ns_12s_24ns_24_4_1_U600 mac_muladd_15ns_12s_24ns_24_4_1_U600 sum_194_fu_21685_p2 mul_15ns_11ns_24_1_1_U53 mac_muladd_15ns_10ns_24ns_24_4_1_U484 mac_muladd_15ns_10ns_24ns_24_4_1_U484 mac_muladd_15ns_9s_24ns_24_4_1_U498 mac_muladd_15ns_9s_24ns_24_4_1_U498 mac_muladd_15ns_12s_24ns_24_4_1_U507 mac_muladd_15ns_12s_24ns_24_4_1_U507 mac_muladd_15ns_8ns_24ns_24_4_1_U513 mac_muladd_15ns_8ns_24ns_24_4_1_U513 mac_muladd_15ns_10ns_24ns_24_4_1_U516 mac_muladd_15ns_10ns_24ns_24_4_1_U516 sub_ln85_6_fu_18783_p2 sub_ln85_7_fu_18793_p2 add_ln85_43_fu_18941_p2 mac_muladd_15ns_8ns_24ns_24_4_1_U521 mac_muladd_15ns_8ns_24ns_24_4_1_U521 mac_muladd_15ns_11s_24ns_24_4_1_U528 mac_muladd_15ns_11s_24ns_24_4_1_U528 mac_muladd_15ns_10s_24ns_24_4_1_U537 mac_muladd_15ns_10s_24ns_24_4_1_U537 sub_ln85_8_fu_19522_p2 add_ln85_47_fu_19549_p2 mac_muladd_15ns_10ns_24ns_24_4_1_U546 mac_muladd_15ns_10ns_24ns_24_4_1_U546 mac_muladd_15ns_10s_24ns_24_4_1_U554 mac_muladd_15ns_10s_24ns_24_4_1_U554 mac_muladd_15ns_10ns_24ns_24_4_1_U563 mac_muladd_15ns_10ns_24ns_24_4_1_U563 add_ln85_51_fu_20402_p2 mac_muladd_15ns_10ns_24ns_24_4_1_U571 mac_muladd_15ns_10ns_24ns_24_4_1_U571 mac_muladd_15ns_9ns_24ns_24_4_1_U579 mac_muladd_15ns_9ns_24ns_24_4_1_U579 sub_ln85_9_fu_20812_p2 add_ln85_54_fu_20839_p2 add_ln85_55_fu_21064_p2 mac_muladd_15ns_11s_24ns_24_4_1_U601 mac_muladd_15ns_11s_24ns_24_4_1_U601 mac_muladd_15ns_9ns_24ns_24_4_1_U606 mac_muladd_15ns_9ns_24ns_24_4_1_U606 sum_195_fu_21890_p2 mul_15ns_10s_24_1_1_U51 mac_muladd_15ns_9s_24ns_24_4_1_U508 mac_muladd_15ns_9s_24ns_24_4_1_U508 mac_muladd_15ns_11ns_24ns_24_4_1_U529 mac_muladd_15ns_11ns_24ns_24_4_1_U529 mac_muladd_15ns_8s_24s_24_4_1_U538 mac_muladd_15ns_8s_24s_24_4_1_U538 mac_muladd_15ns_8s_24s_24_4_1_U547 mac_muladd_15ns_8s_24s_24_4_1_U547 mac_muladd_15ns_12s_24ns_24_4_1_U555 mac_muladd_15ns_12s_24ns_24_4_1_U555 mac_muladd_15ns_13s_24ns_24_4_1_U564 mac_muladd_15ns_13s_24ns_24_4_1_U564 mac_muladd_15ns_11s_24ns_24_4_1_U572 mac_muladd_15ns_11s_24ns_24_4_1_U572 mac_muladd_15ns_11s_24ns_24_4_1_U580 mac_muladd_15ns_11s_24ns_24_4_1_U580 mac_muladd_15ns_10ns_24ns_24_4_1_U588 mac_muladd_15ns_10ns_24ns_24_4_1_U588 sub_ln85_12_fu_20883_p2 sub_ln85_13_fu_20893_p2 add_ln85_69_fu_21148_p2 sum_196_fu_21896_p2 mul_15ns_7s_22_1_1_U55 mac_muladd_15ns_8ns_22s_24_4_1_U514 mac_muladd_15ns_8ns_22s_24_4_1_U514 mac_muladd_15ns_12s_24ns_24_4_1_U517 mac_muladd_15ns_12s_24ns_24_4_1_U517 mac_muladd_15ns_4ns_24ns_24_4_1_U522 mac_muladd_15ns_4ns_24ns_24_4_1_U522 mac_muladd_15ns_10ns_24ns_24_4_1_U530 mac_muladd_15ns_10ns_24ns_24_4_1_U530 sub_ln85_15_fu_19294_p2 sub_ln85_16_fu_19315_p2 add_ln85_75_fu_19342_p2 mac_muladd_15ns_8s_24s_24_4_1_U548 mac_muladd_15ns_8s_24s_24_4_1_U548 mac_muladd_15ns_11s_24ns_24_4_1_U556 mac_muladd_15ns_11s_24ns_24_4_1_U556 mac_muladd_15ns_8ns_24ns_24_4_1_U565 mac_muladd_15ns_8ns_24ns_24_4_1_U565 mac_muladd_15ns_10ns_24ns_24_4_1_U573 mac_muladd_15ns_10ns_24ns_24_4_1_U573 mac_muladd_15ns_9ns_24ns_24_4_1_U581 mac_muladd_15ns_9ns_24ns_24_4_1_U581 mac_muladd_15ns_7s_24s_24_4_1_U589 mac_muladd_15ns_7s_24s_24_4_1_U589 mac_muladd_15ns_9ns_24ns_24_4_1_U595 mac_muladd_15ns_9ns_24ns_24_4_1_U595 mac_muladd_15ns_7ns_24ns_24_4_1_U602 mac_muladd_15ns_7ns_24ns_24_4_1_U602 sub_ln85_17_fu_21730_p2 add_ln85_84_fu_21757_p2 mac_muladd_15ns_9ns_24ns_24_4_1_U607 mac_muladd_15ns_9ns_24ns_24_4_1_U607 sum_197_fu_22014_p2 sub_ln85_18_fu_18833_p2 mac_muladd_15ns_10s_24ns_24_4_1_U531 mac_muladd_15ns_10s_24ns_24_4_1_U531 mac_muladd_15ns_6ns_24ns_24_4_1_U539 mac_muladd_15ns_6ns_24ns_24_4_1_U539 sub_ln85_19_fu_19625_p2 add_ln85_88_fu_19652_p2 mac_muladd_15ns_4ns_24ns_24_4_1_U549 mac_muladd_15ns_4ns_24ns_24_4_1_U549 mac_muladd_15ns_11s_24ns_24_4_1_U557 mac_muladd_15ns_11s_24ns_24_4_1_U557 mac_muladd_15ns_8s_24s_24_4_1_U566 mac_muladd_15ns_8s_24s_24_4_1_U566 mac_muladd_15ns_9ns_24ns_24_4_1_U574 mac_muladd_15ns_9ns_24ns_24_4_1_U574 mac_muladd_15ns_6s_24s_24_4_1_U596 mac_muladd_15ns_6s_24s_24_4_1_U596 sub_ln85_20_fu_21549_p2 add_ln85_94_fu_21576_p2 mac_muladd_15ns_8ns_24ns_24_4_1_U608 mac_muladd_15ns_8ns_24ns_24_4_1_U608 mac_muladd_15ns_5ns_24ns_24_4_1_U611 mac_muladd_15ns_5ns_24ns_24_4_1_U611 sum_198_fu_22028_p2 mul_15ns_6ns_20_1_1_U56 mac_muladd_15ns_11s_20ns_24_4_1_U509 mac_muladd_15ns_11s_20ns_24_4_1_U509 mac_muladd_15ns_4ns_24ns_24_4_1_U515 mac_muladd_15ns_4ns_24ns_24_4_1_U515 mac_muladd_15ns_8ns_24ns_24_4_1_U523 mac_muladd_15ns_8ns_24ns_24_4_1_U523 mac_muladd_15ns_10s_24ns_24_4_1_U532 mac_muladd_15ns_10s_24ns_24_4_1_U532 sub_ln85_21_fu_19375_p2 add_ln85_101_fu_19402_p2 mac_muladd_15ns_7s_24s_24_4_1_U540 mac_muladd_15ns_7s_24s_24_4_1_U540 mac_muladd_15ns_9ns_24ns_24_4_1_U575 mac_muladd_15ns_9ns_24ns_24_4_1_U575 mac_muladd_15ns_10s_24ns_24_4_1_U582 mac_muladd_15ns_10s_24ns_24_4_1_U582 mac_muladd_15ns_7s_24s_24_4_1_U590 mac_muladd_15ns_7s_24s_24_4_1_U590 add_ln85_141_fu_21199_p2 add_ln85_106_fu_21226_p2 mac_muladd_15ns_9s_24ns_24_4_1_U603 mac_muladd_15ns_9s_24ns_24_4_1_U603 sum_199_fu_22102_p2 mul_15ns_7s_22_1_1_U54 mac_muladd_15ns_9s_22s_24_4_1_U541 mac_muladd_15ns_9s_22s_24_4_1_U541 mac_muladd_15ns_10s_24ns_24_4_1_U550 mac_muladd_15ns_10s_24ns_24_4_1_U550 mac_muladd_15ns_8ns_24ns_24_4_1_U558 mac_muladd_15ns_8ns_24ns_24_4_1_U558 mac_muladd_15ns_6ns_24ns_24_4_1_U576 mac_muladd_15ns_6ns_24ns_24_4_1_U576 mac_muladd_15ns_10s_24ns_24_4_1_U583 mac_muladd_15ns_10s_24ns_24_4_1_U583 mac_muladd_15ns_7ns_24ns_24_4_1_U591 mac_muladd_15ns_7ns_24ns_24_4_1_U591 sub_ln85_27_fu_21256_p2 add_ln85_115_fu_21283_p2 mac_muladd_15ns_8ns_24ns_24_4_1_U597 mac_muladd_15ns_8ns_24ns_24_4_1_U597 mac_muladd_15ns_10s_24ns_24_4_1_U604 mac_muladd_15ns_10s_24ns_24_4_1_U604 mac_muladd_15ns_10s_24ns_24_4_1_U609 mac_muladd_15ns_10s_24ns_24_4_1_U609 sub_ln85_23_fu_21825_p2 sub_ln85_24_fu_21846_p2 add_ln85_119_fu_21947_p2 mac_muladd_15ns_11s_24ns_24_4_1_U612 mac_muladd_15ns_11s_24ns_24_4_1_U612 sum_200_fu_22107_p2 mul_15ns_10s_24_1_1_U58 mac_muladd_15ns_10s_24ns_24_4_1_U518 mac_muladd_15ns_10s_24ns_24_4_1_U518 mac_muladd_15ns_8s_24s_24_4_1_U524 mac_muladd_15ns_8s_24s_24_4_1_U524 mac_muladd_15ns_11s_24ns_24_4_1_U533 mac_muladd_15ns_11s_24ns_24_4_1_U533 mac_muladd_15ns_9s_24ns_24_4_1_U542 mac_muladd_15ns_9s_24ns_24_4_1_U542 mac_muladd_15ns_11s_24ns_24_4_1_U551 mac_muladd_15ns_11s_24ns_24_4_1_U551 mac_muladd_15ns_9ns_24ns_24_4_1_U559 mac_muladd_15ns_9ns_24ns_24_4_1_U559 add_ln85_142_fu_20204_p2 add_ln85_127_fu_20231_p2 mac_muladd_15ns_10s_24ns_24_4_1_U567 mac_muladd_15ns_10s_24ns_24_4_1_U567 mac_muladd_15ns_7s_24s_24_4_1_U577 mac_muladd_15ns_7s_24s_24_4_1_U577 mac_muladd_15ns_12s_24ns_24_4_1_U584 mac_muladd_15ns_12s_24ns_24_4_1_U584 mac_muladd_15ns_6ns_24ns_24_4_1_U592 mac_muladd_15ns_6ns_24ns_24_4_1_U592 mac_muladd_15ns_8s_24s_24_4_1_U598 mac_muladd_15ns_8s_24s_24_4_1_U598 add_ln85_133_fu_21633_p2 mac_muladd_15ns_7ns_24ns_24_4_1_U605 mac_muladd_15ns_7ns_24ns_24_4_1_U605 mac_muladd_15ns_9ns_24ns_24_4_1_U610 mac_muladd_15ns_9ns_24ns_24_4_1_U610 mac_muladd_15ns_8s_24s_24_4_1_U613 mac_muladd_15ns_8s_24s_24_4_1_U613 add_ln85_143_fu_21869_p2 add_ln85_137_fu_22063_p2 mac_muladd_15ns_5ns_24ns_24_4_1_U614 mac_muladd_15ns_5ns_24ns_24_4_1_U614 sum_201_fu_22203_p2 grp_exp_17_9_s_fu_1922_x_val grp_exp_17_9_s_fu_1933_x_val grp_exp_17_9_s_fu_1944_x_val grp_exp_17_9_s_fu_1955_x_val grp_exp_17_9_s_fu_1966_x_val grp_exp_17_9_s_fu_1977_x_val grp_exp_17_9_s_fu_1988_x_val grp_exp_17_9_s_fu_1999_x_val grp_exp_17_9_s_fu_2010_x_val grp_exp_17_9_s_fu_2021_x_val add_ln35_fu_22368_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>exp_17_9_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.770</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>462</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>424</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_18ns_43_1_1_U2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247" URAM="0" VARIABLE="f_x_msb_2_lsb"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_406_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="exp_x_msb_2_lsb_m_1_fu_416_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249" URAM="0" VARIABLE="exp_x_msb_2_lsb_m_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_25ns_50_1_1_U1" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262" URAM="0" VARIABLE="y_lo"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="y_l_fu_452_p2" SOURCE="/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264" URAM="0" VARIABLE="y_l"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="f_x_lsb_table_U" SOURCE="" URAM="0" VARIABLE="f_x_lsb_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_2_m_1_table_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_2_m_1_table"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="exp_x_msb_1_table_U" SOURCE="" URAM="0" VARIABLE="exp_x_msb_1_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>neural_network</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.133</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>69</Best-caseLatency>
                    <Average-caseLatency>69</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>70</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>626</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>695</UTIL_DSP>
                    <FF>38479</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>92</UTIL_FF>
                    <LUT>37001</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>177</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_24_1_1_U21" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U89" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U89" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U124" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U124" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U164" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U164" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_3_fu_6908_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U294" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U294" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U335" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U335" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_135_fu_12649_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_12655_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_7_fu_2412_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_22s_23_4_1_U71" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_22s_23_4_1_U71" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_7_fu_3198_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_10_fu_4268_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_8_fu_4285_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U125" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U125" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_fu_5638_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_10_fu_5665_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_11_fu_6931_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U210" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U210" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_13_fu_8290_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U256" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U256" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_15_fu_9985_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U295" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U295" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U336" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U336" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_120_fu_12684_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_18_fu_12710_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_19_fu_13907_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_15_fu_13938_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_20_fu_13966_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U422" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U422" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_136_fu_15132_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_1_fu_15138_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_16_fu_2476_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_19s_24_4_1_U165" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_19s_24_4_1_U165" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U211" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U211" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_17_fu_8341_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_24_fu_8368_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U257" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U257" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U296" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U296" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U337" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U337" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U382" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U382" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U423" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U423" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_137_fu_15171_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_2_fu_16346_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U9" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U72" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U72" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U90" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U90" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U126" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U126" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_18_fu_5730_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_33_fu_5757_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U166" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U166" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U212" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U212" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U258" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U258" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_19_fu_10055_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U338" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U338" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U383" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U383" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U424" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U424" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U460" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U460" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U485" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U485" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_138_fu_17408_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_3_fu_17414_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_24_1_1_U37" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U127" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U127" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U167" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U167" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U213" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U213" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U259" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U259" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U297" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U297" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U339" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U339" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U384" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U384" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U425" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U425" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U461" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U461" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_139_fu_16393_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_4_fu_17426_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U91" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U91" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U128" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U128" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_24_fu_5812_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_55_fu_5839_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U168" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U168" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U214" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U214" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U260" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U260" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_25_fu_10128_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_59_fu_10155_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U298" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U298" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U340" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U340" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U385" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U385" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U426" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U426" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U462" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U462" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_140_fu_16423_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_5_fu_17438_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U10" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_23s_24_4_1_U73" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_23s_24_4_1_U73" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U92" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U92" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U129" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U129" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U169" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U169" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U215" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U215" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U261" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U261" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U341" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U341" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U386" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U386" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U427" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U427" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U463" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U463" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U486" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U486" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U499" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U499" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U510" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U510" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_141_fu_18553_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_6_fu_18865_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U11" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U74" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U74" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U93" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U93" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U130" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U130" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U170" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U170" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U216" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U216" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U299" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U299" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U342" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U342" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U387" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U387" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U428" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U428" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U464" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U464" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U487" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U487" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_142_fu_17485_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_7_fu_18039_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_24_1_1_U38" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U131" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U131" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U171" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U171" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U217" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U217" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_94_fu_8531_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U300" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U300" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U343" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U343" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U388" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U388" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U429" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U429" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U465" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U465" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U488" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U488" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_143_fu_17515_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_8_fu_18051_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_24_1_1_U48" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U218" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U218" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U262" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U262" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U301" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U301" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U344" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U344" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U389" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U389" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_144_fu_14133_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_9_fu_15288_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U22" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U94" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U94" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U132" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U132" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U172" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U172" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U219" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U219" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_29_fu_8578_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_110_fu_8605_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_30_fu_10322_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_111_fu_10339_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U302" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U302" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U345" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U345" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_145_fu_12921_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_10_fu_14145_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_16s_24_4_1_U75" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_16s_24_4_1_U75" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U95" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U95" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U133" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U133" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U173" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U173" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U220" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U220" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_31_fu_8647_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_119_fu_8674_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U263" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U263" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U303" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U303" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U346" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U346" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U390" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U390" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U430" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U430" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U466" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U466" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U500" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U500" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_146_fu_18565_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_11_fu_18570_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_24_1_1_U12" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U76" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U76" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_130_fu_3425_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U96" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U96" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U134" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U134" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U174" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U174" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U221" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U221" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U264" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U264" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U304" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U304" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_147_fu_11709_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_12_fu_11715_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U39" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U135" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U135" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U175" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U175" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U222" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U222" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_34_fu_8726_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_140_fu_8753_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U265" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U265" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U305" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U305" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U347" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U347" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_148_fu_12974_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_13_fu_14174_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U13" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_35_fu_2610_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_144_fu_2627_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U136" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U136" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U176" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U176" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U223" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U223" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U266" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U266" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_149_fu_10469_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U348" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U348" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U391" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U391" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U431" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U431" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_149_fu_15342_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_14_fu_16539_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U23" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U97" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U97" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U137" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U137" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_38_fu_4530_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_39_fu_6013_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_155_fu_6039_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U177" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U177" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U224" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U224" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U267" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U267" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U306" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U306" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U349" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U349" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U392" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U392" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_150_fu_14221_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_15_fu_15354_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U24" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_23s_24_4_1_U98" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_23s_24_4_1_U98" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U138" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U138" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U178" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U178" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_40_fu_7291_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_165_fu_7318_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U225" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U225" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U268" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U268" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U350" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U350" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U393" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U393" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U432" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U432" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_151_fu_16551_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_16_fu_16556_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_24_1_1_U14" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U77" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U77" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U99" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U99" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U139" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U139" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U179" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U179" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U226" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U226" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U269" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U269" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U307" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U307" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U351" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U351" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U394" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U394" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U433" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U433" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_152_fu_15444_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_17_fu_16575_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_42_fu_2706_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_22s_24_4_1_U78" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_22s_24_4_1_U78" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_43_fu_3510_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_183_fu_3537_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U100" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U100" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U140" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U140" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_44_fu_6108_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_186_fu_6134_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_187_fu_7382_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U270" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U270" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U308" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U308" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U352" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U352" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U395" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U395" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U434" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U434" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_121_fu_15467_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_193_fu_15494_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_194_fu_16594_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U489" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U489" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_196_fu_17562_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_153_fu_18122_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_18_fu_18127_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_24_1_1_U40" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U180" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U180" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U271" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U271" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U309" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U309" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U396" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U396" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_154_fu_14302_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_19_fu_15510_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_21s_24_4_1_U79" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_21s_24_4_1_U79" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U101" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U101" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U141" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U141" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U181" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U181" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_50_fu_10573_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_206_fu_10590_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_122_fu_10600_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_207_fu_10628_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U435" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U435" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U467" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U467" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_155_fu_16635_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_20_fu_17588_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_24_1_1_U25" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U102" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U102" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U142" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U142" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U182" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U182" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U227" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U227" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U272" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U272" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U310" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U310" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U353" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U353" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U397" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U397" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U436" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U436" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_156_fu_15557_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_21_fu_16647_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_51_fu_3611_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_21s_23_4_1_U103" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_21s_23_4_1_U103" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_52_fu_4646_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_220_fu_4677_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U183" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U183" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_222_fu_7453_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U228" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U228" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U273" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U273" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U311" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U311" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U26" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_22s_23_4_1_U229" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_22s_23_4_1_U229" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_227_fu_8925_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U274" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U274" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_229_fu_11937_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_158_fu_11963_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_22_fu_13095_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U27" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U104" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U104" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U143" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U143" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U184" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U184" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_53_fu_6215_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_233_fu_7508_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U230" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U230" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U275" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U275" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U312" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U312" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U354" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U354" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U398" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U398" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U437" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U437" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U468" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U468" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_159_fu_16677_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_23_fu_17600_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U28" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_22s_24_4_1_U105" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_22s_24_4_1_U105" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U144" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U144" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U185" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U185" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U231" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U231" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_245_fu_8987_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_54_fu_10726_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_246_fu_10743_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U313" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U313" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U355" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U355" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U399" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U399" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_160_fu_14373_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_24_fu_15586_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_55_fu_3679_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_20s_22_4_1_U106" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_20s_22_4_1_U106" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_559_fu_4749_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_251_fu_4780_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_56_fu_4797_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_57_fu_4814_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_252_fu_4842_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_253_fu_6270_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U232" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U232" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_60_fu_7567_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_255_fu_9023_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U356" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U356" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U400" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U400" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_258_fu_14429_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_259_fu_15616_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U469" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U469" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U501" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U501" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_161_fu_18164_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_25_fu_18589_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U15" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U80" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U80" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U107" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U107" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U145" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U145" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U186" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U186" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U233" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U233" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U314" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U314" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U357" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U357" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U401" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U401" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U438" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U438" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U470" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U470" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U490" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U490" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_162_fu_17637_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_26_fu_18176_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_24_1_1_U16" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U146" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U146" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U187" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U187" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U234" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U234" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_123_fu_9048_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_276_fu_9075_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U276" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U276" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U315" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U315" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U358" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U358" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U402" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U402" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U439" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U439" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U471" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U471" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U491" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U491" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_163_fu_17667_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_27_fu_18188_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U41" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_63_fu_4904_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_284_fu_4921_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U147" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U147" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U188" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U188" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U235" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U235" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U277" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U277" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U359" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U359" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U403" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U403" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U440" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U440" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U472" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U472" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U492" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U492" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U502" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U502" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_164_fu_18218_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_28_fu_18601_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_24_1_1_U17" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U81" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U81" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U108" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U108" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U148" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U148" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U189" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U189" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U236" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U236" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U278" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U278" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_64_fu_9133_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_301_fu_10820_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U316" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U316" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_65_fu_12083_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_303_fu_12110_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U404" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U404" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U441" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U441" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U473" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U473" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_165_fu_16767_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_29_fu_17696_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_67_fu_2866_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22s_23_4_1_U82" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22s_23_4_1_U82" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_23s_24_4_1_U109" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_23s_24_4_1_U109" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U149" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U149" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U190" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U190" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U237" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U237" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U279" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U279" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U317" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U317" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U360" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U360" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U405" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U405" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U442" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U442" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U474" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U474" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U493" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U493" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_166_fu_17726_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_30_fu_18230_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_24_1_1_U29" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U110" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U110" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_68_fu_4994_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_321_fu_5021_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U49" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_322_fu_6381_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U191" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U191" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U238" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U238" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_325_fu_9215_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U318" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U318" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U361" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U361" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_124_fu_9242_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_328_fu_13305_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U406" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U406" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U443" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U443" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_167_fu_15743_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_31_fu_16796_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U30" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U111" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U111" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_560_fu_7697_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_332_fu_7714_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_333_fu_7776_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U280" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_4ns_24s_24_4_1_U280" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_125_fu_10879_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_335_fu_10906_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_73_fu_12171_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_336_fu_12188_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U503" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U503" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_168_fu_18260_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_32_fu_18613_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U31" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U150" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U150" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U192" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U192" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U239" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U239" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U281" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U281" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U319" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U319" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U362" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U362" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_561_fu_14569_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_344_fu_14586_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U444" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U444" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_169_fu_15773_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_33_fu_16808_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_24_1_1_U18" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U83" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U83" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U112" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U112" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U151" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U151" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U193" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U193" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U240" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U240" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_74_fu_9272_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_351_fu_9299_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_1_fu_10939_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_352_fu_10956_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U320" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U320" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U363" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U363" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U407" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U407" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U445" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U445" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_170_fu_15803_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_34_fu_16820_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_24_1_1_U42" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U194" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U194" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U241" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U241" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U321" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U321" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U364" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U364" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U408" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U408" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U446" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U446" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U475" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U475" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_171_fu_16850_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_35_fu_17745_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_16s_24_4_1_U152" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_16s_24_4_1_U152" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U195" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U195" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U242" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U242" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_562_fu_9361_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_368_fu_9388_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U282" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U282" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U322" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U322" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U365" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U365" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_172_fu_13390_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_36_fu_14644_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_76_fu_2946_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_77_fu_2963_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_21s_24_4_1_U84" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_21s_24_4_1_U84" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U113" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U113" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U153" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U153" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U196" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U196" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U243" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U243" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U283" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U283" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U323" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U323" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U366" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U366" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U409" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U409" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U447" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13ns_24ns_24_4_1_U447" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U476" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U476" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_173_fu_16880_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_37_fu_17757_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U32" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U154" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U154" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U197" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_24ns_24_4_1_U197" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U244" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U244" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_387_fu_9457_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U284" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U284" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U367" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U367" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U410" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U410" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U448" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U448" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U477" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U477" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_174_fu_16910_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_38_fu_17769_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_24_1_1_U43" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U155" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U155" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U198" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U198" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U245" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U245" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U285" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U285" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U324" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U324" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U368" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U368" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U411" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U411" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U449" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U449" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_401_fu_15890_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U478" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U478" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U494" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U494" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_175_fu_17799_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_39_fu_18272_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_2_fu_3007_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_17s_23_4_1_U85" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_17s_23_4_1_U85" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_23s_24_4_1_U114" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_23s_24_4_1_U114" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U156" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U156" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U199" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U199" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U246" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U246" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_78_fu_9498_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_409_fu_9525_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U286" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U286" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U325" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U325" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U369" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U369" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U412" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U412" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U450" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U450" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U479" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U479" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_176_fu_16957_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_40_fu_17811_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_24_1_1_U44" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U200" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U200" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U326" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_24ns_24_4_1_U326" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U370" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U370" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U413" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U413" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U451" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U451" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_177_fu_15949_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_41_fu_16969_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_79_fu_3035_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_21s_22_4_1_U86" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_21s_22_4_1_U86" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22s_24_4_1_U115" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_22s_24_4_1_U115" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U157" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U157" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_80_fu_5162_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_424_fu_6558_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_81_fu_7937_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_425_fu_7954_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U247" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U247" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_82_fu_6585_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_427_fu_9569_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U287" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U287" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_3_fu_11071_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_429_fu_11098_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_83_fu_12353_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_430_fu_12370_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U371" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U371" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_84_fu_13502_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_432_fu_13529_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_85_fu_14763_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_433_fu_14780_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U452" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U452" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_178_fu_15979_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_42_fu_15985_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U33" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U116" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U116" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_563_fu_5179_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_436_fu_5206_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_437_fu_6602_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_438_fu_8012_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U288" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U288" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U327" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U327" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U372" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U372" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_88_fu_13545_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_442_fu_13572_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U495" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5s_24s_24_4_1_U495" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_179_fu_17841_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_43_fu_18284_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_89_fu_5244_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U158" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U158" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U201" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U201" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U248" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U248" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U373" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U373" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U453" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U453" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_180_fu_16015_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_44_fu_16994_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_24_1_1_U34" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U117" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U117" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U159" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U159" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U202" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7ns_24ns_24_4_1_U202" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U289" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U289" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U328" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U328" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U374" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U374" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U414" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9ns_24ns_24_4_1_U414" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_457_fu_16045_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_181_fu_16071_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_45_fu_17006_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_24_1_1_U19" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U87" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U87" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U118" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U118" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U160" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U160" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U203" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U203" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U249" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U249" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_91_fu_9623_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U329" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U329" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U375" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U375" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U415" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U415" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U454" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U454" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U480" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U480" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U496" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U496" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_182_fu_17871_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_46_fu_18296_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_94_fu_4008_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_23s_24_4_1_U119" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_23s_24_4_1_U119" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_127_fu_5313_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_472_fu_5340_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_128_fu_9667_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_473_fu_9684_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_95_fu_9705_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_474_fu_9733_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_96_fu_11229_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_475_fu_11246_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U330" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U330" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U416" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U416" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_97_fu_14848_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_478_fu_14875_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_98_fu_16122_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_479_fu_16139_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_183_fu_17035_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_47_fu_17040_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U50" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_23s_24_4_1_U376" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_23s_24_4_1_U376" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_4_fu_13638_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_481_fu_13665_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U417" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U417" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_99_fu_14891_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_483_fu_14918_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U455" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U455" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U481" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U481" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_184_fu_17077_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_48_fu_17883_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U45" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_23s_24_4_1_U161" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_23s_24_4_1_U161" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U204" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U204" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U250" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U250" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U290" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U290" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U331" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U331" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U377" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U377" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U418" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U418" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U456" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U456" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U482" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U482" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U497" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U497" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U504" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U504" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U511" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U511" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_185_fu_18643_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_49_fu_18877_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_24_1_1_U35" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U120" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_13s_24ns_24_4_1_U120" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U162" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11s_24ns_24_4_1_U162" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U205" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U205" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U251" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U251" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U291" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U291" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_503_fu_11304_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U332" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U332" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U378" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U378" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U457" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U457" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U483" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U483" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_186_fu_17912_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_50_fu_17917_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U20" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U88" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U88" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U121" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U121" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U163" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12ns_24ns_24_4_1_U163" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_513_fu_6736_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U206" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U206" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_102_fu_9790_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U333" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U333" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U379" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U379" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U419" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U419" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U458" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8ns_24ns_24_4_1_U458" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_521_fu_16240_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_565_fu_17192_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_522_fu_17209_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_187_fu_17936_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_51_fu_17941_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_566_fu_4087_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_21s_22_4_1_U122" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_21s_22_4_1_U122" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_524_fu_5460_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U207" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U207" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U252" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_8s_24ns_24_4_1_U252" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_567_fu_9825_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_527_fu_9852_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_528_fu_11369_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_529_fu_12533_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U420" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U420" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U459" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U459" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_110_fu_16267_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_532_fu_16294_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_533_fu_17253_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_534_fu_17304_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U505" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U505" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_188_fu_18343_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_52_fu_18655_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_24_1_1_U46" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_113_fu_5476_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_536_fu_5493_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U253" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U253" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U292" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U292" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U334" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_11ns_24ns_24_4_1_U334" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U380" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U380" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U421" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10ns_24ns_24_4_1_U421" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_189_fu_15018_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_53_fu_16310_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U36" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_114_fu_4152_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_542_fu_4169_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U123" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_5ns_24s_24_4_1_U123" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_544_fu_5537_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_115_fu_5554_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_545_fu_6777_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_116_fu_6794_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_546_fu_6822_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U208" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6s_24s_24_4_1_U208" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U254" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_7s_24s_24_4_1_U254" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_549_fu_9905_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_568_fu_12566_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_550_fu_12583_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U381" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_6ns_24s_24_4_1_U381" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_129_fu_13815_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_552_fu_13842_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_190_fu_15030_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_54_fu_15035_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_24_1_1_U47" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_553_fu_5593_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U209" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_12s_24ns_24_4_1_U209" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U255" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_9s_24ns_24_4_1_U255" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U293" SOURCE="nn.cpp:72" URAM="0" VARIABLE="mul_ln72_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_10s_24ns_24_4_1_U293" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln72_119_fu_11436_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="sub_ln72_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_557_fu_11463_p2" SOURCE="nn.cpp:72" URAM="0" VARIABLE="add_ln72_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_191_fu_12607_p2" SOURCE="nn.cpp:74" URAM="0" VARIABLE="sum_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_55_fu_12612_p2" SOURCE="nn.cpp:69" URAM="0" VARIABLE="add_ln69_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_11s_24_1_1_U57" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U519" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U519" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U525" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U525" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U534" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U534" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U543" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U543" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U552" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U552" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U560" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U560" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U568" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U568" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U578" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U578" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U585" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U585" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U593" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U593" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_fu_21341_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_10_fu_21368_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U599" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U599" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_192_fu_21665_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_9s_24_1_1_U52" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U506" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U506" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U512" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U512" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_26_fu_18681_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_14_fu_18707_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U526" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U526" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U535" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U535" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U544" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U544" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U553" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U553" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U561" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U561" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_140_fu_20300_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_20_fu_20327_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U569" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U569" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U586" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U586" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_6ns_20_1_1_U60" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_23_fu_21007_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U594" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U594" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_1_fu_21403_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_25_fu_21430_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_193_fu_21671_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_10s_24_1_1_U59" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U520" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U520" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11ns_24ns_24_4_1_U527" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11ns_24ns_24_4_1_U527" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U536" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U536" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U545" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U545" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_2_fu_19784_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_30_fu_19811_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_31_fu_19993_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_3_fu_19219_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_4_fu_19240_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_32_fu_20020_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U562" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U562" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U570" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U570" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_5_fu_20568_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_35_fu_20595_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U587" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U587" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U600" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U600" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_194_fu_21685_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_11ns_24_1_1_U53" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U484" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U484" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U498" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U498" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U507" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U507" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U513" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U513" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U516" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U516" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_6_fu_18783_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_7_fu_18793_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_43_fu_18941_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U521" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U521" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U528" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U528" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U537" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U537" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_8_fu_19522_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_47_fu_19549_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U546" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U546" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U554" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U554" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U563" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U563" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_51_fu_20402_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U571" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U571" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U579" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U579" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_9_fu_20812_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_54_fu_20839_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_55_fu_21064_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U601" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U601" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U606" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U606" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_195_fu_21890_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_10s_24_1_1_U51" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U508" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U508" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11ns_24ns_24_4_1_U529" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11ns_24ns_24_4_1_U529" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U538" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U538" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U547" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U547" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U555" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U555" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_13s_24ns_24_4_1_U564" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_13s_24ns_24_4_1_U564" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U572" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U572" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U580" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U580" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U588" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U588" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_12_fu_20883_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_13_fu_20893_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_69_fu_21148_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_196_fu_21896_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_7s_22_1_1_U55" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_22s_24_4_1_U514" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_22s_24_4_1_U514" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U517" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U517" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_4ns_24ns_24_4_1_U522" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_4ns_24ns_24_4_1_U522" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U530" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U530" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_15_fu_19294_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_16_fu_19315_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_75_fu_19342_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U548" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U548" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U556" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U556" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U565" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U565" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U573" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10ns_24ns_24_4_1_U573" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U581" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U581" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U589" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U589" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U595" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U595" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U602" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U602" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_17_fu_21730_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_84_fu_21757_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U607" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U607" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_197_fu_22014_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_18_fu_18833_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U531" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U531" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U539" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U539" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_19_fu_19625_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_88_fu_19652_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_4ns_24ns_24_4_1_U549" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_4ns_24ns_24_4_1_U549" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U557" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U557" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U566" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U566" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U574" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U574" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U596" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6s_24s_24_4_1_U596" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_20_fu_21549_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_94_fu_21576_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U608" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U608" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_5ns_24ns_24_4_1_U611" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_5ns_24ns_24_4_1_U611" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_198_fu_22028_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_6ns_20_1_1_U56" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_20ns_24_4_1_U509" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_20ns_24_4_1_U509" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_4ns_24ns_24_4_1_U515" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_4ns_24ns_24_4_1_U515" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U523" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U523" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U532" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U532" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_21_fu_19375_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_101_fu_19402_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U540" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U540" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U575" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U575" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U582" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U582" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U590" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U590" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_141_fu_21199_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_106_fu_21226_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U603" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U603" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_199_fu_22102_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_7s_22_1_1_U54" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_22s_24_4_1_U541" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_22s_24_4_1_U541" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U550" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U550" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U558" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U558" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U576" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U576" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U583" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U583" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U591" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U591" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_27_fu_21256_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_115_fu_21283_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U597" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8ns_24ns_24_4_1_U597" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U604" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U604" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U609" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U609" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_23_fu_21825_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln85_24_fu_21846_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="sub_ln85_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_119_fu_21947_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U612" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U612" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_200_fu_22107_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_15ns_10s_24_1_1_U58" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U518" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U518" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U524" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U524" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U533" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U533" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U542" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9s_24ns_24_4_1_U542" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U551" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_11s_24ns_24_4_1_U551" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U559" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U559" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_142_fu_20204_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_127_fu_20231_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U567" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_10s_24ns_24_4_1_U567" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U577" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7s_24s_24_4_1_U577" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U584" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_12s_24ns_24_4_1_U584" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U592" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_6ns_24ns_24_4_1_U592" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U598" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U598" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_133_fu_21633_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U605" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_7ns_24ns_24_4_1_U605" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U610" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_9ns_24ns_24_4_1_U610" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U613" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_8s_24s_24_4_1_U613" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_143_fu_21869_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_137_fu_22063_p2" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_15ns_5ns_24ns_24_4_1_U614" SOURCE="nn.cpp:85" URAM="0" VARIABLE="mul_ln85_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_15ns_5ns_24ns_24_4_1_U614" SOURCE="nn.cpp:85" URAM="0" VARIABLE="add_ln85_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sum_201_fu_22203_p2" SOURCE="nn.cpp:87" URAM="0" VARIABLE="sum_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1922_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1933_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1944_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1955_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1966_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1977_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1988_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_1999_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_2010_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="grp_exp_17_9_s_fu_2021_x_val" SOURCE="nn.cpp:34" URAM="0" VARIABLE="x_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_22368_p2" SOURCE="nn.cpp:35" URAM="0" VARIABLE="add_ln35"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_INPUT" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_OUTPUT" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CONTROL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_CONTROL_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_CONTROL_ARADDR</port>
                <port>s_axi_CONTROL_ARREADY</port>
                <port>s_axi_CONTROL_ARVALID</port>
                <port>s_axi_CONTROL_AWADDR</port>
                <port>s_axi_CONTROL_AWREADY</port>
                <port>s_axi_CONTROL_AWVALID</port>
                <port>s_axi_CONTROL_BREADY</port>
                <port>s_axi_CONTROL_BRESP</port>
                <port>s_axi_CONTROL_BVALID</port>
                <port>s_axi_CONTROL_RDATA</port>
                <port>s_axi_CONTROL_RREADY</port>
                <port>s_axi_CONTROL_RRESP</port>
                <port>s_axi_CONTROL_RVALID</port>
                <port>s_axi_CONTROL_WDATA</port>
                <port>s_axi_CONTROL_WREADY</port>
                <port>s_axi_CONTROL_WSTRB</port>
                <port>s_axi_CONTROL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_INPUT" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="9" portPrefix="s_axi_INPUT_" paramPrefix="C_S_AXI_INPUT_">
            <ports>
                <port>s_axi_INPUT_ARADDR</port>
                <port>s_axi_INPUT_ARREADY</port>
                <port>s_axi_INPUT_ARVALID</port>
                <port>s_axi_INPUT_AWADDR</port>
                <port>s_axi_INPUT_AWREADY</port>
                <port>s_axi_INPUT_AWVALID</port>
                <port>s_axi_INPUT_BREADY</port>
                <port>s_axi_INPUT_BRESP</port>
                <port>s_axi_INPUT_BVALID</port>
                <port>s_axi_INPUT_RDATA</port>
                <port>s_axi_INPUT_RREADY</port>
                <port>s_axi_INPUT_RRESP</port>
                <port>s_axi_INPUT_RVALID</port>
                <port>s_axi_INPUT_WDATA</port>
                <port>s_axi_INPUT_WREADY</port>
                <port>s_axi_INPUT_WSTRB</port>
                <port>s_axi_INPUT_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="input_0" access="W" description="Data signal of input_0" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_0" access="W" description="Bit 15 to 0 of input_0"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="input_1" access="W" description="Data signal of input_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_1" access="W" description="Bit 15 to 0 of input_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="input_2" access="W" description="Data signal of input_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_2" access="W" description="Bit 15 to 0 of input_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="input_3" access="W" description="Data signal of input_3" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_3" access="W" description="Bit 15 to 0 of input_3"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="input_4" access="W" description="Data signal of input_4" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_4" access="W" description="Bit 15 to 0 of input_4"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="input_5" access="W" description="Data signal of input_5" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_5" access="W" description="Bit 15 to 0 of input_5"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="input_6" access="W" description="Data signal of input_6" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_6" access="W" description="Bit 15 to 0 of input_6"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="input_7" access="W" description="Data signal of input_7" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_7" access="W" description="Bit 15 to 0 of input_7"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="input_8" access="W" description="Data signal of input_8" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_8" access="W" description="Bit 15 to 0 of input_8"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="input_9" access="W" description="Data signal of input_9" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_9" access="W" description="Bit 15 to 0 of input_9"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="input_10" access="W" description="Data signal of input_10" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_10" access="W" description="Bit 15 to 0 of input_10"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="input_11" access="W" description="Data signal of input_11" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_11" access="W" description="Bit 15 to 0 of input_11"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="input_12" access="W" description="Data signal of input_12" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_12" access="W" description="Bit 15 to 0 of input_12"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="input_13" access="W" description="Data signal of input_13" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_13" access="W" description="Bit 15 to 0 of input_13"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="input_14" access="W" description="Data signal of input_14" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_14" access="W" description="Bit 15 to 0 of input_14"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x88" name="input_15" access="W" description="Data signal of input_15" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_15" access="W" description="Bit 15 to 0 of input_15"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="input_16" access="W" description="Data signal of input_16" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_16" access="W" description="Bit 15 to 0 of input_16"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="input_17" access="W" description="Data signal of input_17" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_17" access="W" description="Bit 15 to 0 of input_17"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="input_18" access="W" description="Data signal of input_18" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_18" access="W" description="Bit 15 to 0 of input_18"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="input_19" access="W" description="Data signal of input_19" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_19" access="W" description="Bit 15 to 0 of input_19"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="input_20" access="W" description="Data signal of input_20" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_20" access="W" description="Bit 15 to 0 of input_20"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="input_21" access="W" description="Data signal of input_21" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_21" access="W" description="Bit 15 to 0 of input_21"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="input_22" access="W" description="Data signal of input_22" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_22" access="W" description="Bit 15 to 0 of input_22"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="input_23" access="W" description="Data signal of input_23" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_23" access="W" description="Bit 15 to 0 of input_23"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="input_24" access="W" description="Data signal of input_24" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_24" access="W" description="Bit 15 to 0 of input_24"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="input_25" access="W" description="Data signal of input_25" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_25" access="W" description="Bit 15 to 0 of input_25"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe0" name="input_26" access="W" description="Data signal of input_26" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_26" access="W" description="Bit 15 to 0 of input_26"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe8" name="input_27" access="W" description="Data signal of input_27" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_27" access="W" description="Bit 15 to 0 of input_27"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf0" name="input_28" access="W" description="Data signal of input_28" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_28" access="W" description="Bit 15 to 0 of input_28"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf8" name="input_29" access="W" description="Data signal of input_29" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_29" access="W" description="Bit 15 to 0 of input_29"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x100" name="input_30" access="W" description="Data signal of input_30" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_30" access="W" description="Bit 15 to 0 of input_30"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x108" name="input_31" access="W" description="Data signal of input_31" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_31" access="W" description="Bit 15 to 0 of input_31"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x110" name="input_32" access="W" description="Data signal of input_32" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_32" access="W" description="Bit 15 to 0 of input_32"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x118" name="input_33" access="W" description="Data signal of input_33" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_33" access="W" description="Bit 15 to 0 of input_33"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x120" name="input_34" access="W" description="Data signal of input_34" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_34" access="W" description="Bit 15 to 0 of input_34"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x128" name="input_35" access="W" description="Data signal of input_35" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_35" access="W" description="Bit 15 to 0 of input_35"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x130" name="input_36" access="W" description="Data signal of input_36" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_36" access="W" description="Bit 15 to 0 of input_36"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x138" name="input_37" access="W" description="Data signal of input_37" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_37" access="W" description="Bit 15 to 0 of input_37"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x140" name="input_38" access="W" description="Data signal of input_38" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_38" access="W" description="Bit 15 to 0 of input_38"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x148" name="input_39" access="W" description="Data signal of input_39" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_39" access="W" description="Bit 15 to 0 of input_39"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x150" name="input_40" access="W" description="Data signal of input_40" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_40" access="W" description="Bit 15 to 0 of input_40"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x158" name="input_41" access="W" description="Data signal of input_41" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_41" access="W" description="Bit 15 to 0 of input_41"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x160" name="input_42" access="W" description="Data signal of input_42" range="32">
                    <fields>
                        <field offset="0" width="16" name="input_42" access="W" description="Bit 15 to 0 of input_42"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="224" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="248" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="264" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="272" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="288" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="296" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="312" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="320" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="336" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="344" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_OUTPUT" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_OUTPUT_" paramPrefix="C_S_AXI_OUTPUT_">
            <ports>
                <port>s_axi_OUTPUT_ARADDR</port>
                <port>s_axi_OUTPUT_ARREADY</port>
                <port>s_axi_OUTPUT_ARVALID</port>
                <port>s_axi_OUTPUT_AWADDR</port>
                <port>s_axi_OUTPUT_AWREADY</port>
                <port>s_axi_OUTPUT_AWVALID</port>
                <port>s_axi_OUTPUT_BREADY</port>
                <port>s_axi_OUTPUT_BRESP</port>
                <port>s_axi_OUTPUT_BVALID</port>
                <port>s_axi_OUTPUT_RDATA</port>
                <port>s_axi_OUTPUT_RREADY</port>
                <port>s_axi_OUTPUT_RRESP</port>
                <port>s_axi_OUTPUT_RVALID</port>
                <port>s_axi_OUTPUT_WDATA</port>
                <port>s_axi_OUTPUT_WREADY</port>
                <port>s_axi_OUTPUT_WSTRB</port>
                <port>s_axi_OUTPUT_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="output_0" access="R" description="Data signal of output_0" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_0" access="R" description="Bit 15 to 0 of output_0"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x14" name="output_0_ctrl" access="R" description="Control signal of output_0" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_0_ap_vld" access="R" description="Control signal output_0_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="output_1" access="R" description="Data signal of output_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_1" access="R" description="Bit 15 to 0 of output_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x24" name="output_1_ctrl" access="R" description="Control signal of output_1" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_1_ap_vld" access="R" description="Control signal output_1_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="output_2" access="R" description="Data signal of output_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_2" access="R" description="Bit 15 to 0 of output_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x34" name="output_2_ctrl" access="R" description="Control signal of output_2" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_2_ap_vld" access="R" description="Control signal output_2_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="output_3" access="R" description="Data signal of output_3" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_3" access="R" description="Bit 15 to 0 of output_3"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x44" name="output_3_ctrl" access="R" description="Control signal of output_3" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_3_ap_vld" access="R" description="Control signal output_3_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x50" name="output_4" access="R" description="Data signal of output_4" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_4" access="R" description="Bit 15 to 0 of output_4"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x54" name="output_4_ctrl" access="R" description="Control signal of output_4" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_4_ap_vld" access="R" description="Control signal output_4_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x60" name="output_5" access="R" description="Data signal of output_5" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_5" access="R" description="Bit 15 to 0 of output_5"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x64" name="output_5_ctrl" access="R" description="Control signal of output_5" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_5_ap_vld" access="R" description="Control signal output_5_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x70" name="output_6" access="R" description="Data signal of output_6" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_6" access="R" description="Bit 15 to 0 of output_6"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x74" name="output_6_ctrl" access="R" description="Control signal of output_6" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_6_ap_vld" access="R" description="Control signal output_6_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x80" name="output_7" access="R" description="Data signal of output_7" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_7" access="R" description="Bit 15 to 0 of output_7"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x84" name="output_7_ctrl" access="R" description="Control signal of output_7" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_7_ap_vld" access="R" description="Control signal output_7_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x90" name="output_8" access="R" description="Data signal of output_8" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_8" access="R" description="Bit 15 to 0 of output_8"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x94" name="output_8_ctrl" access="R" description="Control signal of output_8" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_8_ap_vld" access="R" description="Control signal output_8_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="output_9" access="R" description="Data signal of output_9" range="32">
                    <fields>
                        <field offset="0" width="16" name="output_9" access="R" description="Bit 15 to 0 of output_9"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa4" name="output_9_ctrl" access="R" description="Control signal of output_9" range="32">
                    <fields>
                        <field offset="0" width="1" name="output_9_ap_vld" access="R" description="Control signal output_9_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CONTROL:s_axi_INPUT:s_axi_OUTPUT</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CONTROL">32, 4, , </column>
                    <column name="s_axi_INPUT">32, 9, 16, 0</column>
                    <column name="s_axi_OUTPUT">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CONTROL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CONTROL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CONTROL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CONTROL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_INPUT">input_0, 0x10, 32, W, Data signal of input_0, </column>
                    <column name="s_axi_INPUT">input_1, 0x18, 32, W, Data signal of input_1, </column>
                    <column name="s_axi_INPUT">input_2, 0x20, 32, W, Data signal of input_2, </column>
                    <column name="s_axi_INPUT">input_3, 0x28, 32, W, Data signal of input_3, </column>
                    <column name="s_axi_INPUT">input_4, 0x30, 32, W, Data signal of input_4, </column>
                    <column name="s_axi_INPUT">input_5, 0x38, 32, W, Data signal of input_5, </column>
                    <column name="s_axi_INPUT">input_6, 0x40, 32, W, Data signal of input_6, </column>
                    <column name="s_axi_INPUT">input_7, 0x48, 32, W, Data signal of input_7, </column>
                    <column name="s_axi_INPUT">input_8, 0x50, 32, W, Data signal of input_8, </column>
                    <column name="s_axi_INPUT">input_9, 0x58, 32, W, Data signal of input_9, </column>
                    <column name="s_axi_INPUT">input_10, 0x60, 32, W, Data signal of input_10, </column>
                    <column name="s_axi_INPUT">input_11, 0x68, 32, W, Data signal of input_11, </column>
                    <column name="s_axi_INPUT">input_12, 0x70, 32, W, Data signal of input_12, </column>
                    <column name="s_axi_INPUT">input_13, 0x78, 32, W, Data signal of input_13, </column>
                    <column name="s_axi_INPUT">input_14, 0x80, 32, W, Data signal of input_14, </column>
                    <column name="s_axi_INPUT">input_15, 0x88, 32, W, Data signal of input_15, </column>
                    <column name="s_axi_INPUT">input_16, 0x90, 32, W, Data signal of input_16, </column>
                    <column name="s_axi_INPUT">input_17, 0x98, 32, W, Data signal of input_17, </column>
                    <column name="s_axi_INPUT">input_18, 0xa0, 32, W, Data signal of input_18, </column>
                    <column name="s_axi_INPUT">input_19, 0xa8, 32, W, Data signal of input_19, </column>
                    <column name="s_axi_INPUT">input_20, 0xb0, 32, W, Data signal of input_20, </column>
                    <column name="s_axi_INPUT">input_21, 0xb8, 32, W, Data signal of input_21, </column>
                    <column name="s_axi_INPUT">input_22, 0xc0, 32, W, Data signal of input_22, </column>
                    <column name="s_axi_INPUT">input_23, 0xc8, 32, W, Data signal of input_23, </column>
                    <column name="s_axi_INPUT">input_24, 0xd0, 32, W, Data signal of input_24, </column>
                    <column name="s_axi_INPUT">input_25, 0xd8, 32, W, Data signal of input_25, </column>
                    <column name="s_axi_INPUT">input_26, 0xe0, 32, W, Data signal of input_26, </column>
                    <column name="s_axi_INPUT">input_27, 0xe8, 32, W, Data signal of input_27, </column>
                    <column name="s_axi_INPUT">input_28, 0xf0, 32, W, Data signal of input_28, </column>
                    <column name="s_axi_INPUT">input_29, 0xf8, 32, W, Data signal of input_29, </column>
                    <column name="s_axi_INPUT">input_30, 0x100, 32, W, Data signal of input_30, </column>
                    <column name="s_axi_INPUT">input_31, 0x108, 32, W, Data signal of input_31, </column>
                    <column name="s_axi_INPUT">input_32, 0x110, 32, W, Data signal of input_32, </column>
                    <column name="s_axi_INPUT">input_33, 0x118, 32, W, Data signal of input_33, </column>
                    <column name="s_axi_INPUT">input_34, 0x120, 32, W, Data signal of input_34, </column>
                    <column name="s_axi_INPUT">input_35, 0x128, 32, W, Data signal of input_35, </column>
                    <column name="s_axi_INPUT">input_36, 0x130, 32, W, Data signal of input_36, </column>
                    <column name="s_axi_INPUT">input_37, 0x138, 32, W, Data signal of input_37, </column>
                    <column name="s_axi_INPUT">input_38, 0x140, 32, W, Data signal of input_38, </column>
                    <column name="s_axi_INPUT">input_39, 0x148, 32, W, Data signal of input_39, </column>
                    <column name="s_axi_INPUT">input_40, 0x150, 32, W, Data signal of input_40, </column>
                    <column name="s_axi_INPUT">input_41, 0x158, 32, W, Data signal of input_41, </column>
                    <column name="s_axi_INPUT">input_42, 0x160, 32, W, Data signal of input_42, </column>
                    <column name="s_axi_OUTPUT">output_0, 0x10, 32, R, Data signal of output_0, </column>
                    <column name="s_axi_OUTPUT">output_0_ctrl, 0x14, 32, R, Control signal of output_0, 0=output_0_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_1, 0x20, 32, R, Data signal of output_1, </column>
                    <column name="s_axi_OUTPUT">output_1_ctrl, 0x24, 32, R, Control signal of output_1, 0=output_1_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_2, 0x30, 32, R, Data signal of output_2, </column>
                    <column name="s_axi_OUTPUT">output_2_ctrl, 0x34, 32, R, Control signal of output_2, 0=output_2_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_3, 0x40, 32, R, Data signal of output_3, </column>
                    <column name="s_axi_OUTPUT">output_3_ctrl, 0x44, 32, R, Control signal of output_3, 0=output_3_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_4, 0x50, 32, R, Data signal of output_4, </column>
                    <column name="s_axi_OUTPUT">output_4_ctrl, 0x54, 32, R, Control signal of output_4, 0=output_4_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_5, 0x60, 32, R, Data signal of output_5, </column>
                    <column name="s_axi_OUTPUT">output_5_ctrl, 0x64, 32, R, Control signal of output_5, 0=output_5_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_6, 0x70, 32, R, Data signal of output_6, </column>
                    <column name="s_axi_OUTPUT">output_6_ctrl, 0x74, 32, R, Control signal of output_6, 0=output_6_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_7, 0x80, 32, R, Data signal of output_7, </column>
                    <column name="s_axi_OUTPUT">output_7_ctrl, 0x84, 32, R, Control signal of output_7, 0=output_7_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_8, 0x90, 32, R, Data signal of output_8, </column>
                    <column name="s_axi_OUTPUT">output_8_ctrl, 0x94, 32, R, Control signal of output_8, 0=output_8_ap_vld</column>
                    <column name="s_axi_OUTPUT">output_9, 0xa0, 32, R, Data signal of output_9, </column>
                    <column name="s_axi_OUTPUT">output_9_ctrl, 0xa4, 32, R, Control signal of output_9, 0=output_9_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output">out, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="input">s_axi_INPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                    <column name="output">s_axi_OUTPUT, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="nn.cpp:13" status="valid" parentFunction="relu" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="nn.cpp:19" status="valid" parentFunction="softmax" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="nn.cpp:25" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="nn.cpp:26" status="valid" parentFunction="softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="nn.cpp:32" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="nn.cpp:33" status="valid" parentFunction="softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="nn.cpp:40" status="valid" parentFunction="softmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="nn.cpp:41" status="valid" parentFunction="softmax" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="interface" location="nn.cpp:47" status="valid" parentFunction="neural_network" variable="input" isDirective="0" options="s_axilite port=input bundle=INPUT"/>
        <Pragma type="interface" location="nn.cpp:48" status="valid" parentFunction="neural_network" variable="output" isDirective="0" options="s_axilite port=output bundle=OUTPUT"/>
        <Pragma type="interface" location="nn.cpp:49" status="valid" parentFunction="neural_network" variable="return" isDirective="0" options="s_axilite port=return bundle=CONTROL"/>
        <Pragma type="array_partition" location="nn.cpp:52" status="valid" parentFunction="neural_network" variable="input" isDirective="0" options="variable=input complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:53" status="valid" parentFunction="neural_network" variable="output" isDirective="0" options="variable=output complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:54" status="valid" parentFunction="neural_network" variable="layer1_weights" isDirective="0" options="variable=layer1_weights complete dim=2"/>
        <Pragma type="array_partition" location="nn.cpp:55" status="valid" parentFunction="neural_network" variable="layer2_weights" isDirective="0" options="variable=layer2_weights complete dim=2"/>
        <Pragma type="array_partition" location="nn.cpp:56" status="valid" parentFunction="neural_network" variable="layer1_bias" isDirective="0" options="variable=layer1_bias complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:57" status="valid" parentFunction="neural_network" variable="layer2_bias" isDirective="0" options="variable=layer2_bias complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:62" status="valid" parentFunction="neural_network" variable="layer1_output" isDirective="0" options="variable=layer1_output complete dim=1"/>
        <Pragma type="array_partition" location="nn.cpp:63" status="valid" parentFunction="neural_network" variable="layer2_output" isDirective="0" options="variable=layer2_output complete dim=1"/>
        <Pragma type="pipeline" location="nn.cpp:66" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="nn.cpp:68" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="unroll" location="nn.cpp:71" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="nn.cpp:79" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="nn.cpp:81" status="valid" parentFunction="neural_network" variable="" isDirective="0" options="factor=3"/>
        <Pragma type="unroll" location="nn.cpp:84" status="valid" parentFunction="neural_network" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

