Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Wed Jun 26 12:37:29 2024
| Host             : krisemi-satcom-Vostro-3520 running 64-bit Ubuntu 20.04.6 LTS
| Command          : report_power -file design_with_dvb_s2_wrapper_power_routed.rpt -pb design_with_dvb_s2_wrapper_power_summary_routed.pb -rpx design_with_dvb_s2_wrapper_power_routed.rpx
| Design           : design_with_dvb_s2_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.762        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.582        |
| Device Static (W)        | 0.180        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 53.1         |
| Junction Temperature (C) | 56.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.165 |        7 |       --- |             --- |
| Slice Logic              |     0.185 |    50419 |       --- |             --- |
|   LUT as Logic           |     0.143 |    16383 |     53200 |           30.80 |
|   CARRY4                 |     0.022 |     1812 |     13300 |           13.62 |
|   Register               |     0.016 |    25022 |    106400 |           23.52 |
|   LUT as Shift Register  |     0.002 |      536 |     17400 |            3.08 |
|   LUT as Distributed RAM |     0.002 |      814 |     17400 |            4.68 |
|   F7/F8 Muxes            |    <0.001 |       55 |     53200 |            0.10 |
|   Others                 |     0.000 |     1458 |       --- |             --- |
| Signals                  |     0.189 |    34996 |       --- |             --- |
| Block RAM                |     0.041 |     21.5 |       140 |           15.36 |
| DSPs                     |     0.065 |       30 |       220 |           13.64 |
| I/O                      |     0.365 |       34 |       200 |           17.00 |
| PS7                      |     1.573 |        1 |       --- |             --- |
| Static Power             |     0.180 |          |           |                 |
| Total                    |     2.762 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.674 |       0.648 |      0.026 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.039 |       0.019 |      0.020 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.131 |       0.130 |      0.001 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.772 |       0.726 |      0.046 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.084 |       0.073 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------+--------------------------------------------------------------+-----------------+
| Clock           | Domain                                                       | Constraint (ns) |
+-----------------+--------------------------------------------------------------+-----------------+
| clk_div_sel_0_s | design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_0_s |            16.0 |
| clk_div_sel_1_s | design_with_dvb_s2_i/util_ad9361_divclk/inst/clk_div_sel_1_s |             8.0 |
| clk_fpga_0      | design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]     |            10.0 |
| clk_fpga_1      | design_with_dvb_s2_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]     |             5.0 |
| rx_clk          | rx_clk_in_p                                                  |             4.0 |
+-----------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_with_dvb_s2_wrapper  |     2.582 |
|   design_with_dvb_s2_i      |     2.582 |
|     axi_ad9361              |     0.883 |
|       inst                  |     0.883 |
|     axi_ad9361_adc_dma      |     0.007 |
|       inst                  |     0.007 |
|     axi_ad9361_dac_fifo     |     0.004 |
|       inst                  |     0.004 |
|     axi_cpu_interconnect    |     0.004 |
|       s00_couplers          |     0.003 |
|     axi_dma_0               |     0.002 |
|       U0                    |     0.002 |
|     axi_fifo_mm_s_0         |     0.006 |
|       U0                    |     0.006 |
|     axi_hp0_interconnect    |     0.011 |
|       inst                  |     0.011 |
|     axi_hp1_interconnect    |     0.008 |
|       inst                  |     0.008 |
|     axi_sysid_0             |     0.001 |
|       inst                  |     0.001 |
|     axis_clock_converter_0  |     0.002 |
|       inst                  |     0.002 |
|     dvbs2_encoder_wrapper_1 |     0.068 |
|       U0                    |     0.067 |
|     sys_ps7                 |     1.575 |
|       inst                  |     1.575 |
|     util_ad9361_adc_fifo    |     0.006 |
|       inst                  |     0.006 |
|     util_ad9361_adc_pack    |     0.003 |
|       inst                  |     0.003 |
+-----------------------------+-----------+


