$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module multiplexer_test $end
   $var wire 4 # input1 [3:0] $end
   $var wire 4 $ input2 [3:0] $end
   $var wire 4 % input3 [3:0] $end
   $var wire 4 & input4 [3:0] $end
   $var wire 2 ' sel [1:0] $end
   $var wire 4 ( out [3:0] $end
   $scope module uut $end
    $var wire 4 # input1 [3:0] $end
    $var wire 4 $ input2 [3:0] $end
    $var wire 4 % input3 [3:0] $end
    $var wire 4 & input4 [3:0] $end
    $var wire 2 ' sel [1:0] $end
    $var wire 4 ( out [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1000 #
b0100 $
b0010 %
b0001 &
b00 '
b1000 (
#1
#2
#3
b01 '
b0100 (
