module top_module (
    input clk,
    input resetn,
    input [1:0] byteena,
    input [15:0] d,
    output [15:0] q
);
    always@(posedge clk)
        begin
            if(byteena[0])begin
                q[7:0] = resetn ? d[7:0]:0;
                end
            if(byteena[1])begin
                q[15:8] = resetn ? d[15:8]:0;
                end
        end    
endmodule
