<cpu_events>

<!--
       K8 microarchitecture performance monitor events (public)

       Source: BIOS and Kernel Developer's Guide for the AMD Athlon 64
       and AMD Opteron Processors, Rev. 3.30, February 2006
 -->

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; FP Unit
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

<source unit="FP">

<event name="Dispatched FPU operations" abbreviation="FPU ops" value="0" >
	<mask name="Add pipe ops" value="0"></mask>
	<mask name="Multiply pipe ops" value="1"></mask>
	<mask name="Store pipe ops" value="2"></mask>
	<mask name="Add pipe load ops" value="3"></mask>
	<mask name="Multiply pipe load ops" value="4"></mask>
	<mask name="Store pipe load ops" value="5"></mask>
</event>

<event name="Cycles with no FPU ops retired"
       abbreviation="No FPU op cycles" value="1" >
</event>

<event name="Dispatched fast flag FPU operations" 
       abbreviation="Fast flag FPU ops" value="2" >
</event>

</source>

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; Load Store Unit = 1
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

<source unit="LS">

<event name="Segment register loads"
       abbreviation="Seg reg loads"  value="20" >
	<mask name="ES" value="0"></mask>
	<mask name="CS" value="1"></mask>
	<mask name="SS" value="2"></mask>
	<mask name="DS" value="3"></mask>
	<mask name="FS" value="4"></mask>
	<mask name="GS" value="5"></mask>
	<mask name="HS" value="6"></mask>
</event>

<event name="Pipeline restart due to self-modifying code"
       abbreviation="Restart self-mod code"  value="21" >
</event>

<event name="Pipeline restart due to probe hit"
       abbreviation="Restart probe hit"  value="22" >
</event>

<event name="LS buffer 2 full"  abbreviation="LS2 buffer full"  value="23" >
</event>

<event name="Locked operations" abbreviation="Locked ops"  value="24" >
	<mask name="Number of locked instructions executed" value="0"></mask>
	<mask name="Number of cycles spent in speculative phase" value="1"></mask>
	<mask name="Number of cycles spent in non-speculative phase" value="2"></mask>
</event>

<event name="Number of memory type requests"
       abbreviation="Memory req"  value="65" >
	<op_name name="op" value="MEMORY_REQUESTS_TYPE" />
	<mask name="Requests to non-cacheable (UC) memory" value="0"></mask>
	<mask name="Requests to write-combining (WC) memory" value="1"></mask>
	<mask name="Streaming store (SS) requests" value="7"></mask>
</event>

</source>

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; Data Cache Unit = 3
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

<source unit="DC">

<event name="Data cache accesses"  abbreviation="DC accesses"  value="40"  />

<event name="Data cache misses" abbreviation="DC misses"  value="41"  />

<event name="Data cache refills from L2 or system" 
       abbreviation="DC refills L2/sys"  value="42" >
	<mask name="Refill from System" value="0" />
	<mask name="Shared-state line from L2" value="1" />
	<mask name="Exclusive-state line from L2" value="2" />
	<mask name="Owned-state line from L2" value="3" />
	<mask name="Modified-state line from L2" value="4" />
</event>

<event name="Data cache refills from system"
       abbreviation="DC refills sys"  value="43" >
	<mask name="Invalid" value="0" />
	<mask name="Shared" value="1" />
	<mask name="Exclusive" value="2" />
	<mask name="Owned" value="3" />
	<mask name="Modified" value="4" />
</event>

<event name="Data cache lines evicted" 
        abbreviation="DC evicted" value="44" >
	<mask name="Invalid" value="0" />
	<mask name="Shared" value="1" />
	<mask name="Exclusive" value="2" />
	<mask name="Owned" value="3" />
	<mask name="Modified" value="4" />
</event>

<event name="L1 DTLB miss and L2 DTLB hit" 
       abbreviation="DTLB L1M L2H"  value="45"  />

<event name="L1 DTLB miss and L2 DTLB miss"  
       abbreviation="DTLB L1M L2M" value="46"  />

<event name="Misaligned accesses" 
       abbreviation="Misalign access" value="47"  />

<event name="Microarchitectural late cancel of an access" 
       abbreviation="Late cancel" value="48"  >
	<op_name name="op" value="ACCESS_CANCEL_LATE" />
</event>

<event name="Microarchitectural early cancel of an access"
       abbreviation="Early cancel" value="49">
	<op_name name="op" value="ACCESS_CANCEL_EARLY" />
</event>

<event name="Single-bit ECC errors recorded by scrubber" 
       abbreviation="1-bit ECC errors"  value="4A" >
	<mask name="Scrubber error" value="0" />
	<mask name="Piggyback scrubber errors" value="1" />
</event>

<event name="Prefetch instructions dispatched"
       abbreviation="Prefetch inst" value="4B" >
	<mask name="Load (Prefetch, PrefetchT0/T1/T2)" value="0" />
	<mask name="Store (PrefetchW)" value="1" />
	<mask name="NTA (PrefetchNTA)" value="2" />
</event>

<event name="DCACHE misses by locked instructions"  
       abbreviation="DC misses locked inst" value="4C" >
	<mask name="Data cache misses by locked instructions" value="1" />
</event>

</source>

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; L2 Cache and System Interface
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

<source unit="L2">
<event name="Data prefetcher" abbreviation="Data prefetcher" value="67">
	<mask name="Cancelled prefetches" value="0" />
	<mask name="Prefetch attempts" value="1" />
</event>

<event name="System read responses by coherency state"
       abbreviation="Sys read resp" value="6C">
	<mask name="Exclusive" value="0" />
	<mask name="Modified" value="1" />
	<mask name="Shared" value="2" />
</event>

<event name="Quadwords written to system"
       abbreviation="Quad written to sys" value="6D">
	<mask name="Quadword write transfer" value="0" />
</event>

<event name="Requests to L2 cache" abbreviation="L2 requests" value="7D">
	<mask name="IC fill" value="0" />
	<mask name="DC fill" value="1" />
	<mask name="TLB fill (page table walks)" value="2" />
	<mask name="Tag snoop request" value="3" />
	<mask name="Cancelled request" value="4" />
</event>

<event name="L2 cache misses" abbreviation="L2 misses" value="7E">
	<mask name="IC fill" value="0" />
	<mask name="DC fill (includes possible replays)" value="1" />
	<mask name="TLB page table walk" value="2" />
</event>

<event name="L2 fill/writeback" abbreviation="L2 fill/write" value="7F">
	<mask name="L2 fills" value="0" />
</event>

</source>

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; IC source unit
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

<source unit="IC">

<event name="Instruction cache fetches" abbreviation="IC fetches" value="80" />

<event name="Instruction cache misses" abbreviation="IC misses" value="81" />

<event name="Instruction cache refills from L2"
       abbreviation="IC refills from L2" value="82" />

<event name="Instruction cache refills from system"
       abbreviation="IC refills from sys" value="83" />

<event name="L1 ITLB miss and L2 ITLB hit"
       abbreviation="ITLB L1M L2H" value="84" />

<event name="L1 ITLB miss and L2 ITBL miss" 
       abbreviation="ITLB L1M L2M" value="85" />

<event name="Pipeline restart due to instruction stream probe" 
       abbreviation="Restart i-stream probe" value="86" />

<event name="Instruction fetch stall"
       abbreviation="Inst fetch stall" value="87" />

<event name="Return stack hits" 
       abbreviation="RET stack hits" value="88" />

<event name="Return stack overflows" 
       abbreviation="RET stack overflows" value="89" />

</source>


;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; EU source unit
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

<source unit="EU">

<event name="Retired CLFLUSH Instructions"
       abbreviation="Ret CLFLUSH inst" value="26" />

<event name="Retired CPUID Instructions"
       abbreviation="Ret CPUID inst" value="27" />

<event name="CPU clocks not halted (cycles)"
       abbreviation="CPU clocks" value="76" />

<event name="Retired Instructions" abbreviation="Ret inst" value="C0" />

<event name="Retired uops" abbreviation="Ret uops" value="C1" />

<event name="Retired branch instructions"
       abbreviation="Ret branch" value="C2" />

<event name="Retired mispredicted branch instructions" 
       abbreviation="Ret misp branch" value="C3" />

<event name="Retired taken branch instructions"
       abbreviation="Ret taken branch" value="C4" />

<event name="Retired taken branch instructions mispredicted"
       abbreviation="Ret taken branch misp" value="C5" />

<event name="Retired far control transfers"
       abbreviation="Ret far xfers" value="C6" />

<event name="Retired branch resyncs"
       abbreviation="Ret branch resyncs" value="C7" />

<event name="Retired near returns"
       abbreviation="Ret near RET" value="C8" />

<event name="Retired near returns mispredicted"
       abbreviation="Ret near RET misp" value="C9" />

<event name="Retired indirect branches mispredicted"
       abbreviation="Ret ind branch misp" value="CA" />

<event name="Retired MMX/FP Instructions"
       abbreviation="Ret MMX/FP inst" value="CB">
	<mask name="x87 instructions" value="0" />
	<mask name="MMX and 3DNow! instructions" value="1" />
	<mask name="Packed SSE and SSE2 instructions" value="2" />
	<mask name="Scalar SSE and SSE2 instructions" value="3" />
</event>

<event name="Retired fastpath double op instructions"
       abbreviation="Ret fastpath double op" value="CC">
	<mask name="With low op in position 0" value="0" />
	<mask name="With low op in position 1" value="1" />
	<mask name="With low op in position 2" value="2" />
	<op_name name="op" value="RETIRED_FASTPATH_INSTRS" />
</event>

<event name="Interrupts-masked cycles"
       abbreviation="Int-masked cycles" value="CD" />

<event name="Interrupts-masked cycles with interrupt pending" 
       abbreviation="Int-masked pending" value="CE" />

<event name="Interrupts taken" abbreviation="Int taken" value="CF" />

<event name="Decoder empty" abbreviation="Decoder empty" value="D0" />

<event name="Dispatch stalls" abbreviation="Dispatch stalls" value="D1" />

<event name="Dispatch stalls for branch abort to retire"
       abbreviation="Stall branch abort" value="D2" />

<event name="Dispatch stall for serialization"
       abbreviation="Stall serialization" value="D3" />

<event name="Dispatch stall for segment load"
       abbreviation="Stall seg load" value="D4" />

<event name="Dispatch stall for reorder buffer full"
       abbreviation="Stall reorder full" value="D5" />

<event name="Dispatch stall for reservation station full"
       abbreviation="Stall res station full" value="D6" />

<event name="Dispatch stall for FPU full"
       abbreviation="Stall FPU full" value="D7" />

<event name="Dispatch stall for LS full"
       abbreviation="Stall LS full" value="D8" />

<event name="Dispatch stall waiting for all quiet"
       abbreviation="Stall waiting quiet" value="D9" />

<event name="Dispatch stall for far control transfer or resync to retire" 
       abbreviation="Stall far/resync" value="DA" />

<event name="FPU exceptions" abbreviation="FPU except" value="DB">
	<mask name="x87 reclass microfaults" value="0" />
	<mask name="SSE retype microfaults" value="1" />
	<mask name="SSE reclass microfaults" value="2" />
	<mask name="SSE and x87 microtraps" value="3" />
</event>

<event name="DR0 Breakpoint Matches" abbreviation="DR0 matches" value="DC" />
<event name="DR1 Breakpoint Matches" abbreviation="DR1 matches" value="DD" />
<event name="DR2 Breakpoint Matches" abbreviation="DR2 matches" value="DE" />
<event name="DR3 Breakpoint Matches" abbreviation="DR3 matches" value="DF" />
	
</source>

;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
; Memory Controller: source unit
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
<source unit="NB">

<event value="E0" name="DRAM accesses" abbreviation="DRAM accesses" >
	<mask value="0" name="Page hit" />
	<mask value="1" name="Page miss" />
	<mask value="2" name="Page conflict" />
</event>

<event value="E1" name="Memory controller page table overflows"
       abbreviation="Page table overflows"/>

<event value="E3" name="Memory controller turnarounds"
       abbreviation="Turnarounds" >
	<mask value="0" name="DIMM (chip select) turnaround" />
	<mask value="1" name="Read to write turnaround" />
	<mask value="2" name="Write to read turnaround" />
</event>

<event value="E4" name="Memory controller bypass counter saturation"
       abbreviation="Bypass ctr sat" >
	<mask value="0" name="Memory controller high priority bypass" />
	<mask value="1" name="Memory controller low priority bypass" />
	<mask value="2" name="DRAM controller interface bypass" />
	<mask value="3" name="DRAM controller queue bypass" />
	<op_name name="op" value="MEM_BYPASS_SAT" />
</event>

<event value="E5" name="Sized blocks" abbreviation="Sized blocks" >
	<mask value="2" name="32-byte sized writes (Rev D and later)" />
	<mask value="3" name="64-byte sized writes (Rev D and later)" />
	<mask value="4" name="32-byte sized reads (Rev D and later)" />
	<mask value="5" name="64-byte sized reads (Rev D and later)" />
</event>

<event name="Thermal Status and ECC Errors" value="E8"
        abbreviation="Thermal/ECC errors" >
	<mask value="0" name="Clocks CPU is active when HTC is active" />
	<mask value="1" name="Clocks CPU clock is inactive when HTC is active" />
	<mask value="2" name="Clocks when die temperature is higher then software high temperature threshold" />
	<mask value="3" name="Clocks when high temperature threshold was exceeded" />
	<mask value="7" name="Correctable and uncorrectable DRAM ECC Errors Rev E)" />
	<op_name name="op" value="ECC_ERRORS" />
</event>

<event value="E9" name="CPU/IO requests to memory/IO"
       abbreviation="CPU/IO req mem/IO" >
	<mask value="0" name="I/O to I/O" />
	<mask value="1" name="I/O to memory" />
	<mask value="2" name="CPU to I/O" />
	<mask value="3" name="CPU to memory" />
	<mask value="4" name="To remote node" />
	<mask value="5" name="To local node" />
	<mask value="6" name="From remote node" />
	<mask value="7" name="From local node" />
</event>

<event value="EA" name="Cache block commands" abbreviation="Cache block cmd" >
	<mask value="0" name="Victim block (writeback)" />
	<mask value="1" name="Read block (Dcache load miss refill)" />
	<mask value="2" name="Read block Shared (ICache refill)" />
	<mask value="3" name="Read block Modified (DCache store miss refill)" />
	<mask value="4" name="Change to Dirty" />
</event>

<event value="EB" name="Sized commands" abbreviation="Sized cmd" >
	<mask value="0" name="Non-posted SzWr byte (1-32 bytes)" />
	<mask value="1" name="Non-posted SzWr DWORD (1-16 DWORDs)" />
	<mask value="2" name="Posted SzWr byte (1-32 bytes)" />
	<mask value="3" name="Posted SzWr DWORD (1-16 DWORDs)" />
	<mask value="4" name="SzRd byte (4 bytes)" />
	<mask value="5" name="SzRd DWORD (1-16 DWORDs)" />
	<mask value="6" name="RdModWr" />
</event>

<event value="EC" name="Probe responses and upstream requests"
       abbreviation="Probe resp/up req" >
	<mask value="0" name="Probe miss" />
	<mask value="1" name="Probe hit clean" />
	<mask value="2" name="Probe hit dirty without memory cancel" />
	<mask value="3" name="Probe hit dirty with memory cancel" />
	<mask value="4" name="Upstream display refresh reads" />
	<mask value="5" name="Upstream non-display refresh reads" />
	<mask value="6" name="Upstream writes (Rev D and later)" />
</event>

<event value="EE" name="GART events" abbreviation="GART events" >
	<mask value="0" name="GART aperture hit on access from CPU" />
	<mask value="1" name="GART aperture hit on access from I/O" />
	<mask value="2" name="GART miss" />
</event>

<event value="F6" name="HyperTransport link 0 transmit bandwidth"
       abbreviation="HT0 bandwidth" >
	<mask value="0" name="Command DWORD sent" />
	<mask value="1" name="Data DWORD sent" />
	<mask value="2" name="Buffer release DWORD sent" />
	<mask value="3" name="NOP DWORD sent (idle)" />
</event>

<event value="F7" name="HyperTransport link 1 transmit bandwidth"
       abbreviation="HT1 bandwidth" >
	<mask value="0" name="Command DWORD sent" />
	<mask value="1" name="Data DWORD sent" />
	<mask value="2" name="Buffer release DWORD sent" />
	<mask value="3" name="NOP DWORD sent (idle)" />
</event>

<event value="F8" name="HyperTransport link 2 transmit bandwidth"
       abbreviation="HT2 bandwidth" >
	<mask value="0" name="Command DWORD sent" />
	<mask value="1" name="Data DWORD sent" />
	<mask value="2" name="Buffer release DWORD sent" />
	<mask value="3" name="NOP DWORD sent (idle)" />
</event>

</source>

</cpu_events>