<stg><name>AXI_Real2Complex</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln15 = br void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %inc4 = phi i9 %add_ln26, void, i9 0, void

]]></Node>
<StgValue><ssdm name="inc4"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln26 = add i9 %inc4, i9 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %in_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_data_V

]]></Node>
<StgValue><ssdm name="in_data_V_read"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:5 %zext_ln174 = zext i32 %in_data_V_read

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %icmp_ln26 = icmp_eq  i9 %inc4, i9 511

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln26 = br i1 %icmp_ln26, void, void

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_data_V, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
:0 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="in_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_V"/></StgValue>
</port>
<port id="32" name="out_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="33" toId="5">
</dataflow>
<dataflow id="36" from="empty_2" to="spectopmodule_ln0" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="in_data_V" to="specinterface_ln0" fromId="31" toId="6">
</dataflow>
<dataflow id="41" from="empty" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="46" from="empty_0" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="51" from="empty_1" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="empty_1" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="empty_1" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="58" from="empty_1" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="59" from="empty_1" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="62" from="in_data_V" to="specbitsmap_ln0" fromId="31" toId="7">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="64" from="out_data_V" to="specinterface_ln0" fromId="32" toId="8">
</dataflow>
<dataflow id="65" from="empty" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_42" to="specinterface_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="71" from="empty_1" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="72" from="empty_1" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="78" from="empty_1" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="79" from="empty_1" to="specinterface_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="81" from="out_data_V" to="specbitsmap_ln0" fromId="32" toId="9">
</dataflow>
<dataflow id="82" from="add_ln26" to="inc4" fromId="12" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="br_ln26" to="inc4" fromId="17" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="85" from="StgValue_84" to="inc4" fromId="84" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="br_ln15" to="inc4" fromId="10" toId="11">
</dataflow>
<dataflow id="87" from="inc4" to="add_ln26" fromId="11" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_88" to="add_ln26" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.axis.volatile.i32P128A" to="in_data_V_read" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="in_data_V" to="in_data_V_read" fromId="31" toId="13">
</dataflow>
<dataflow id="93" from="in_data_V_read" to="zext_ln174" fromId="13" toId="14">
</dataflow>
<dataflow id="95" from="_ssdm_op_Write.axis.volatile.i64P128A" to="write_ln174" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="out_data_V" to="write_ln174" fromId="32" toId="15">
</dataflow>
<dataflow id="97" from="zext_ln174" to="write_ln174" fromId="14" toId="15">
</dataflow>
<dataflow id="98" from="inc4" to="icmp_ln26" fromId="11" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln26" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="icmp_ln26" to="br_ln26" fromId="16" toId="17">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="102" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specpipeline_ln0" fromId="104" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="18">
</dataflow>
<dataflow id="110" from="p_str" to="specpipeline_ln0" fromId="109" toId="18">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="111" toId="19">
</dataflow>
<dataflow id="114" from="empty_3" to="specloopname_ln0" fromId="113" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_Write.axis.volatile.i64P128A" to="write_ln174" fromId="94" toId="20">
</dataflow>
<dataflow id="116" from="out_data_V" to="write_ln174" fromId="32" toId="20">
</dataflow>
<dataflow id="117" from="zext_ln174" to="write_ln174" fromId="14" toId="20">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="118" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_120" to="empty" fromId="120" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_120" to="empty" fromId="120" toId="21">
</dataflow>
<dataflow id="123" from="StgValue_120" to="empty" fromId="120" toId="21">
</dataflow>
<dataflow id="124" from="icmp_ln26" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="125" from="icmp_ln26" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
