Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon Apr 25 22:09:56 2016
| Host         : matt-windows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mf_disp_hw_axi_tb_timing_summary_routed.rpt -rpx mf_disp_hw_axi_tb_timing_summary_routed.rpx
| Design       : mf_disp_hw_axi_tb
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.537     -326.425                    119                  813        0.063        0.000                      0                  805        3.000        0.000                       0                   262  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out1_tb_hw_clk_wiz  {0.000 19.861}     39.722          25.175          
  clk_out2_tb_hw_clk_wiz  {0.000 10.000}     20.000          50.000          
  clkfbout_tb_hw_clk_wiz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_tb_hw_clk_wiz       33.669        0.000                      0                  327        0.121        0.000                      0                  327       19.361        0.000                       0                   136  
  clk_out2_tb_hw_clk_wiz       13.764        0.000                      0                  460        0.063        0.000                      0                  460        8.750        0.000                       0                   122  
  clkfbout_tb_hw_clk_wiz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_tb_hw_clk_wiz  clk_out1_tb_hw_clk_wiz       -3.537     -296.808                    109                  113        0.182        0.000                      0                  109  
clk_out1_tb_hw_clk_wiz  clk_out2_tb_hw_clk_wiz       -3.292      -29.617                     10                   14        0.121        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_out1_tb_hw_clk_wiz  clk_out1_tb_hw_clk_wiz       37.315        0.000                      0                    4        0.538        0.000                      0                    4  
**async_default**       clk_out2_tb_hw_clk_wiz  clk_out2_tb_hw_clk_wiz       17.676        0.000                      0                    4        0.395        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tb_hw_clk_wiz
  To Clock:  clk_out1_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       33.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.669ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 1.366ns (25.618%)  route 3.966ns (74.382%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.740    -0.800    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y28         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.082 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.588     1.670    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_83
    SLICE_X72Y130        LUT3 (Prop_lut3_I0_O)        0.152     1.822 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           1.290     3.112    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X72Y130        LUT6 (Prop_lut6_I1_O)        0.332     3.444 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.089     4.533    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    38.201    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 33.669    

Slack (MET) :             33.801ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 0.704ns (13.277%)  route 4.599ns (86.723%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.231 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.686    -0.854    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X72Y120        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/Q
                         net (fo=32, routed)          2.875     2.477    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb
    SLICE_X73Y131        LUT5 (Prop_lut5_I2_O)        0.124     2.601 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=1, routed)           0.645     3.246    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X73Y131        LUT3 (Prop_lut3_I1_O)        0.124     3.370 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.078     4.448    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ram_enb
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.529    38.231    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.790    
                         clock uncertainty           -0.098    38.692    
    RAMB18_X1Y54         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.249    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.249    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                 33.801    

Slack (MET) :             33.838ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 1.366ns (26.465%)  route 3.796ns (73.535%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.741    -0.799    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y29         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.083 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.636     1.719    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_81
    SLICE_X72Y131        LUT3 (Prop_lut3_I0_O)        0.152     1.871 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           1.041     2.912    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10
    SLICE_X70Y129        LUT6 (Prop_lut6_I5_O)        0.332     3.244 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.119     4.363    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    38.201    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 33.838    

Slack (MET) :             34.088ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.551ns (31.035%)  route 3.447ns (68.965%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.655    -0.885    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882    -0.003 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=1, routed)           1.519     1.517    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOADO[4]
    SLICE_X74Y129        LUT6 (Prop_lut6_I0_O)        0.124     1.641 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.641    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X74Y129        MUXF7 (Prop_muxf7_I1_O)      0.247     1.888 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.815     2.703    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X71Y129        LUT6 (Prop_lut6_I0_O)        0.298     3.001 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.112     4.113    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    38.201    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -4.113    
  -------------------------------------------------------------------
                         slack                                 34.088    

Slack (MET) :             34.165ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.549ns (31.917%)  route 3.304ns (68.083%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.723    -0.817    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     0.065 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.366     1.431    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram[0]
    SLICE_X73Y130        LUT6 (Prop_lut6_I1_O)        0.124     1.555 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.555    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_5_n_0
    SLICE_X73Y130        MUXF7 (Prop_muxf7_I1_O)      0.245     1.800 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.856     2.656    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X72Y130        LUT6 (Prop_lut6_I0_O)        0.298     2.954 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.083     4.037    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    38.201    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -4.037    
  -------------------------------------------------------------------
                         slack                                 34.165    

Slack (MET) :             34.194ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.580ns (11.612%)  route 4.415ns (88.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.317 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.686    -0.854    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X72Y120        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/Q
                         net (fo=32, routed)          3.375     2.977    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb
    SLICE_X74Y131        LUT4 (Prop_lut4_I1_O)        0.124     3.101 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           1.039     4.141    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y29         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.615    38.317    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.876    
                         clock uncertainty           -0.098    38.778    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.335    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                 34.194    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.522ns (31.118%)  route 3.369ns (68.882%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.655    -0.885    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.882    -0.003 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[6]
                         net (fo=1, routed)           1.635     1.633    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOADO[6]
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.124     1.757 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.757    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X73Y129        MUXF7 (Prop_muxf7_I1_O)      0.217     1.974 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.667     2.640    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.299     2.939 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.067     4.006    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    38.201    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.374ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.644ns  (logic 1.549ns (33.353%)  route 3.095ns (66.647%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.723    -0.817    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     0.065 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           1.302     1.368    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram[5]
    SLICE_X71Y130        LUT6 (Prop_lut6_I1_O)        0.124     1.492 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.492    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_5_n_0
    SLICE_X71Y130        MUXF7 (Prop_muxf7_I1_O)      0.245     1.737 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.816     2.552    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X71Y129        LUT6 (Prop_lut6_I0_O)        0.298     2.850 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.977     3.828    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    38.201    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                 34.374    

Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.549ns (32.991%)  route 3.146ns (67.009%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.306 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.655    -0.885    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882    -0.003 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           1.620     1.617    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOADO[7]
    SLICE_X73Y129        LUT6 (Prop_lut6_I0_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.741    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X73Y129        MUXF7 (Prop_muxf7_I1_O)      0.245     1.986 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.640     2.626    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X72Y129        LUT6 (Prop_lut6_I0_O)        0.298     2.924 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.887     3.811    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.604    38.306    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    38.865    
                         clock uncertainty           -0.098    38.767    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    38.201    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             34.469ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 0.580ns (12.299%)  route 4.136ns (87.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 38.312 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.686    -0.854    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X72Y120        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  mf_disp_axi_top_inst/disp/fb/pix_rd_vld_dly_reg/Q
                         net (fo=32, routed)          3.385     2.987    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/enb
    SLICE_X74Y131        LUT4 (Prop_lut4_I1_O)        0.124     3.111 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.750     3.862    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y27         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.610    38.312    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y27         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.871    
                         clock uncertainty           -0.098    38.773    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.330    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.330    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                 34.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.409    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.828    -0.845    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X65Y134        FDCE (Hold_fdce_C_D)         0.076    -0.530    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.409    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.828    -0.845    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X65Y134        FDCE (Hold_fdce_C_D)         0.075    -0.531    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X67Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.409    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X67Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X67Y135        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X67Y135        FDCE (Hold_fdce_C_D)         0.075    -0.531    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.409    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.828    -0.845    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X65Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X65Y134        FDCE (Hold_fdce_C_D)         0.071    -0.535    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.585    -0.579    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.438 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.065    -0.373    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X72Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.855    -0.817    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.238    -0.579    
    SLICE_X72Y135        FDPE (Hold_fdpe_C_D)         0.075    -0.504    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.607%)  route 0.266ns (65.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.577    -0.587    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X72Y123        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[6]/Q
                         net (fo=10, routed)          0.266    -0.180    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.888    -0.785    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.510    
    RAMB18_X2Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.327    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.295%)  route 0.270ns (65.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.577    -0.587    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X72Y123        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[7]/Q
                         net (fo=10, routed)          0.270    -0.176    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.888    -0.785    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.510    
    RAMB18_X2Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.327    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.779%)  route 0.276ns (66.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.579    -0.585    mf_disp_axi_top_inst/disp/fb/CLK
    SLICE_X73Y122        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[11]/Q
                         net (fo=11, routed)          0.276    -0.168    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.888    -0.785    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.510    
    RAMB18_X2Y51         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.327    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.306%)  route 0.139ns (49.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X68Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y134        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.139    -0.326    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X67Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.828    -0.845    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X67Y134        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.570    
    SLICE_X67Y134        FDCE (Hold_fdce_C_D)         0.070    -0.500    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.582    -0.582    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.326    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X72Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.852    -0.821    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X72Y131        FDRE                                         r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.239    -0.582    
    SLICE_X72Y131        FDRE (Hold_fdre_C_D)         0.066    -0.516    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tb_hw_clk_wiz
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X2Y51     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X2Y46     mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y29     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X3Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X1Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y28     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X2Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB18_X2Y50     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.722      37.146     RAMB36_X1Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.722      37.146     RAMB18_X1Y54     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X69Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X68Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X69Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X68Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X68Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X69Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X69Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X68Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X65Y125    mf_disp_axi_top_inst/disp/intf/frame_x_ptr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X65Y124    mf_disp_axi_top_inst/disp/intf/frame_x_ptr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X73Y125    mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X73Y125    mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X73Y125    mf_disp_axi_top_inst/disp/fb/pix_rd_addr_dly_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X69Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X68Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X70Y126    mf_disp_axi_top_inst/disp/intf/v_count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X69Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X68Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X68Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X69Y125    mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tb_hw_clk_wiz
  To Clock:  clk_out2_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.600ns  (logic 1.145ns (20.448%)  route 4.455ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 r  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.434     0.975    mf_disp_axi_top_inst/disp/intf_syncs/tb_ptr_reg[7][2]
    SLICE_X65Y128        LUT5 (Prop_lut5_I0_O)        0.295     1.270 f  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23/O
                         net (fo=1, routed)           0.348     1.617    mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_23_n_0
    SLICE_X64Y128        LUT5 (Prop_lut5_I3_O)        0.124     1.741 r  mf_disp_axi_top_inst/disp/intf_syncs/fb_ram_i_12/O
                         net (fo=14, routed)          1.932     3.673    mf_disp_axi_top_inst/disp/intf_syncs/ctl_reg_0_reg[1][0]
    SLICE_X69Y135        LUT4 (Prop_lut4_I1_O)        0.124     3.797 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync_i_4/O
                         net (fo=2, routed)           0.165     3.962    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.086 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.577     4.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WE
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X66Y135        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    18.427    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         18.427    
                         arrival time                          -4.663    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 tb_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.897ns (16.567%)  route 4.518ns (83.433%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 18.596 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  tb_ptr_reg[2]/Q
                         net (fo=26, routed)          1.584     1.125    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][2]
    SLICE_X66Y129        LUT6 (Prop_lut6_I1_O)        0.295     1.420 f  mf_disp_axi_top_inst/disp/fb/ram_i_17/O
                         net (fo=5, routed)           0.450     1.870    mf_disp_axi_top_inst/disp/fb/ctl_reg_0_reg[1]
    SLICE_X66Y130        LUT5 (Prop_lut5_I1_O)        0.124     1.994 r  mf_disp_axi_top_inst/disp/fb/ram_i_7/O
                         net (fo=28, routed)          2.483     4.477    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.617    18.596    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560    19.156    
                         clock uncertainty           -0.087    19.069    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    18.332    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.332    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.914ns  (required time - arrival time)
  Source:                 tb_ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.251ns (24.319%)  route 3.893ns (75.681%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 18.594 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.603    -0.937    sys_clk
    SLICE_X66Y128        FDCE                                         r  tb_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  tb_ptr_reg[4]/Q
                         net (fo=16, routed)          1.384     0.925    mf_disp_axi_top_inst/disp/fb/tb_ptr_reg[7][4]
    SLICE_X66Y129        LUT4 (Prop_lut4_I0_O)        0.301     1.226 f  mf_disp_axi_top_inst/disp/fb/ram_i_18/O
                         net (fo=11, routed)          0.430     1.656    mf_disp_axi_top_inst/disp/fb/axi_awaddr_reg[7]
    SLICE_X65Y130        LUT5 (Prop_lut5_I0_O)        0.118     1.774 r  mf_disp_axi_top_inst/disp/fb/ram_i_16/O
                         net (fo=3, routed)           0.862     2.637    mf_disp_axi_top_inst/disp/fb/ram_i_16_n_0
    SLICE_X65Y130        LUT5 (Prop_lut5_I1_O)        0.354     2.991 r  mf_disp_axi_top_inst/disp/fb/ram_i_5/O
                         net (fo=2, routed)           1.217     4.207    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[16]
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.614    18.594    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y46         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.560    19.153    
                         clock uncertainty           -0.087    19.066    
    RAMB18_X2Y46         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.945    18.121    mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                          -4.207    
  -------------------------------------------------------------------
                         slack                                 13.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191    -0.274    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD2
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMS32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.337    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.383%)  route 0.247ns (63.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.247    -0.219    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.282    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.383%)  route 0.247ns (63.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X65Y136        FDCE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y136        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.247    -0.219    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/ADDRD1
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/WCLK
    SLICE_X66Y135        RAMD32                                       r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
                         clock pessimism              0.253    -0.591    
    SLICE_X66Y135        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.282    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_tb_hw_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y51     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y46     mf_disp_axi_top_inst/disp/fb/pal_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y29     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y25     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y28     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y50     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y26     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y54     mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y135    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_3/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tb_hw_clk_wiz
  To Clock:  clkfbout_tb_hw_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tb_hw_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   vga_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vga_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_tb_hw_clk_wiz
  To Clock:  clk_out1_tb_hw_clk_wiz

Setup :          109  Failing Endpoints,  Worst Slack       -3.537ns,  Total Violation     -296.808ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.284ns  (logic 0.704ns (21.436%)  route 2.580ns (78.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 2818.825 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.783  2822.341    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.568  2818.825    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]/C
                         clock pessimism              0.402  2819.227    
                         clock uncertainty           -0.218  2819.009    
    SLICE_X73Y120        FDCE (Setup_fdce_C_CE)      -0.205  2818.803    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                       2818.804    
                         arrival time                       -2822.341    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.284ns  (logic 0.704ns (21.436%)  route 2.580ns (78.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 2818.825 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.783  2822.341    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.568  2818.825    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]/C
                         clock pessimism              0.402  2819.227    
                         clock uncertainty           -0.218  2819.009    
    SLICE_X73Y120        FDCE (Setup_fdce_C_CE)      -0.205  2818.803    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[15]
  -------------------------------------------------------------------
                         required time                       2818.804    
                         arrival time                       -2822.341    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.284ns  (logic 0.704ns (21.436%)  route 2.580ns (78.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 2818.825 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.783  2822.341    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.568  2818.825    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]/C
                         clock pessimism              0.402  2819.227    
                         clock uncertainty           -0.218  2819.009    
    SLICE_X73Y120        FDCE (Setup_fdce_C_CE)      -0.205  2818.803    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                       2818.804    
                         arrival time                       -2822.341    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.284ns  (logic 0.704ns (21.436%)  route 2.580ns (78.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 2818.825 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.783  2822.341    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.568  2818.825    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[4]/C
                         clock pessimism              0.402  2819.227    
                         clock uncertainty           -0.218  2819.009    
    SLICE_X73Y120        FDCE (Setup_fdce_C_CE)      -0.205  2818.803    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                       2818.804    
                         arrival time                       -2822.341    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.284ns  (logic 0.704ns (21.436%)  route 2.580ns (78.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 2818.825 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.783  2822.341    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.568  2818.825    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X73Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]/C
                         clock pessimism              0.402  2819.227    
                         clock uncertainty           -0.218  2819.009    
    SLICE_X73Y120        FDCE (Setup_fdce_C_CE)      -0.205  2818.803    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[9]
  -------------------------------------------------------------------
                         required time                       2818.804    
                         arrival time                       -2822.341    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.493ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.278ns  (logic 0.704ns (21.475%)  route 2.574ns (78.525%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 2818.827 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.777  2822.335    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X74Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.570  2818.827    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X74Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]/C
                         clock pessimism              0.402  2819.229    
                         clock uncertainty           -0.218  2819.010    
    SLICE_X74Y120        FDCE (Setup_fdce_C_CE)      -0.169  2818.842    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                       2818.842    
                         arrival time                       -2822.335    
  -------------------------------------------------------------------
                         slack                                 -3.493    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.323%)  route 2.450ns (77.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 2818.826 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.653  2822.210    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.569  2818.826    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[10]/C
                         clock pessimism              0.402  2819.228    
                         clock uncertainty           -0.218  2819.010    
    SLICE_X75Y121        FDCE (Setup_fdce_C_CE)      -0.205  2818.804    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[10]
  -------------------------------------------------------------------
                         required time                       2818.805    
                         arrival time                       -2822.210    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.323%)  route 2.450ns (77.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 2818.826 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.653  2822.210    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.569  2818.826    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[16]/C
                         clock pessimism              0.402  2819.228    
                         clock uncertainty           -0.218  2819.010    
    SLICE_X75Y121        FDCE (Setup_fdce_C_CE)      -0.205  2818.804    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[16]
  -------------------------------------------------------------------
                         required time                       2818.805    
                         arrival time                       -2822.210    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.323%)  route 2.450ns (77.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 2818.826 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.653  2822.210    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.569  2818.826    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/C
                         clock pessimism              0.402  2819.228    
                         clock uncertainty           -0.218  2819.010    
    SLICE_X75Y121        FDCE (Setup_fdce_C_CE)      -0.205  2818.804    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                       2818.805    
                         arrival time                       -2822.210    
  -------------------------------------------------------------------
                         slack                                 -3.406    

Slack (VIOLATED) :        -3.406ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out1_tb_hw_clk_wiz rise@2820.278ns - clk_out2_tb_hw_clk_wiz rise@2820.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.323%)  route 2.450ns (77.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 2818.826 - 2820.278 ) 
    Source Clock Delay      (SCD):    -0.943ns = ( 2819.057 - 2820.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                   2820.000  2820.000 r  
    E3                                                0.000  2820.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2821.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2822.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826  2815.888 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475  2817.364    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  2817.460 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.597  2819.057    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.456  2819.513 f  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.964  2820.477    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y124        LUT6 (Prop_lut6_I0_O)        0.124  2820.601 f  mf_disp_axi_top_inst/disp/intf/frame_sel_i_2/O
                         net (fo=42, routed)          0.832  2821.434    mf_disp_axi_top_inst/disp/intf/frame_sel_i_2_n_0
    SLICE_X73Y121        LUT5 (Prop_lut5_I0_O)        0.124  2821.558 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1/O
                         net (fo=17, routed)          0.653  2822.210    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_1_n_0
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                   2820.278  2820.278 r  
    E3                                                0.000  2820.278 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2820.278    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2821.689 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2822.851    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087  2815.764 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402  2817.166    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2817.257 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.569  2818.826    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]/C
                         clock pessimism              0.402  2819.228    
                         clock uncertainty           -0.218  2819.010    
    SLICE_X75Y121        FDCE (Setup_fdce_C_CE)      -0.205  2818.804    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[8]
  -------------------------------------------------------------------
                         required time                       2818.805    
                         arrival time                       -2822.210    
  -------------------------------------------------------------------
                         slack                                 -3.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.456%)  route 0.642ns (77.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.642     0.168    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X70Y126        LUT6 (Prop_lut6_I3_O)        0.045     0.213 r  mf_disp_axi_top_inst/disp/intf/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.213    mf_disp_axi_top_inst/disp/intf/v_count[2]_i_1_n_0
    SLICE_X70Y126        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.819    -0.854    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X70Y126        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[2]/C
                         clock pessimism              0.547    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X70Y126        FDCE (Hold_fdce_C_D)         0.121     0.032    mf_disp_axi_top_inst/disp/intf/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.213    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.847%)  route 0.628ns (77.153%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.628     0.154    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X69Y125        LUT5 (Prop_lut5_I3_O)        0.045     0.199 r  mf_disp_axi_top_inst/disp/intf/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.199    mf_disp_axi_top_inst/disp/intf/v_count[3]_i_1_n_0
    SLICE_X69Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.818    -0.855    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X69Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[3]/C
                         clock pessimism              0.547    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X69Y125        FDCE (Hold_fdce_C_D)         0.091     0.001    mf_disp_axi_top_inst/disp/intf/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.186ns (21.122%)  route 0.695ns (78.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.695     0.220    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X70Y126        LUT5 (Prop_lut5_I3_O)        0.045     0.265 r  mf_disp_axi_top_inst/disp/intf/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.265    mf_disp_axi_top_inst/disp/intf/v_count[8]_i_1_n_0
    SLICE_X70Y126        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.819    -0.854    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X70Y126        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[8]/C
                         clock pessimism              0.547    -0.308    
                         clock uncertainty            0.218    -0.089    
    SLICE_X70Y126        FDCE (Hold_fdce_C_D)         0.120     0.031    mf_disp_axi_top_inst/disp/intf/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.882%)  route 0.705ns (79.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.705     0.231    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y125        LUT5 (Prop_lut5_I2_O)        0.045     0.276 r  mf_disp_axi_top_inst/disp/intf/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.276    mf_disp_axi_top_inst/disp/intf/v_count[9]_i_2_n_0
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.818    -0.855    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[9]/C
                         clock pessimism              0.547    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X68Y125        FDCE (Hold_fdce_C_D)         0.092     0.002    mf_disp_axi_top_inst/disp/intf/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.878%)  route 0.705ns (79.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.705     0.231    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y125        LUT6 (Prop_lut6_I3_O)        0.045     0.276 r  mf_disp_axi_top_inst/disp/intf/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.276    mf_disp_axi_top_inst/disp/intf/v_count[4]_i_1_n_0
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.818    -0.855    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[4]/C
                         clock pessimism              0.547    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X68Y125        FDCE (Hold_fdce_C_D)         0.091     0.001    mf_disp_axi_top_inst/disp/intf/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.825%)  route 0.707ns (79.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.707     0.233    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X69Y125        LUT5 (Prop_lut5_I3_O)        0.045     0.278 r  mf_disp_axi_top_inst/disp/intf/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.278    mf_disp_axi_top_inst/disp/intf/v_count[0]_i_1_n_0
    SLICE_X69Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.818    -0.855    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X69Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[0]/C
                         clock pessimism              0.547    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X69Y125        FDCE (Hold_fdce_C_D)         0.092     0.002    mf_disp_axi_top_inst/disp/intf/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.755%)  route 0.710ns (79.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.710     0.236    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X69Y125        LUT6 (Prop_lut6_I3_O)        0.045     0.281 r  mf_disp_axi_top_inst/disp/intf/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.281    mf_disp_axi_top_inst/disp/intf/v_count[6]_i_1_n_0
    SLICE_X69Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.818    -0.855    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X69Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[6]/C
                         clock pessimism              0.547    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X69Y125        FDCE (Hold_fdce_C_D)         0.092     0.002    mf_disp_axi_top_inst/disp/intf/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.186ns (20.632%)  route 0.716ns (79.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.716     0.241    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y125        LUT6 (Prop_lut6_I3_O)        0.045     0.286 r  mf_disp_axi_top_inst/disp/intf/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.286    mf_disp_axi_top_inst/disp/intf/v_count[5]_i_1_n_0
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.818    -0.855    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[5]/C
                         clock pessimism              0.547    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X68Y125        FDCE (Hold_fdce_C_D)         0.092     0.002    mf_disp_axi_top_inst/disp/intf/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.186ns (20.586%)  route 0.718ns (79.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.549    -0.615    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X69Y124        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141    -0.474 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[0]/Q
                         net (fo=14, routed)          0.718     0.243    mf_disp_axi_top_inst/disp/intf/cmd_intf_enabled
    SLICE_X68Y125        LUT6 (Prop_lut6_I3_O)        0.045     0.288 r  mf_disp_axi_top_inst/disp/intf/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.288    mf_disp_axi_top_inst/disp/intf/v_count[1]_i_1_n_0
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.818    -0.855    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X68Y125        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/v_count_reg[1]/C
                         clock pessimism              0.547    -0.309    
                         clock uncertainty            0.218    -0.090    
    SLICE_X68Y125        FDCE (Hold_fdce_C_D)         0.092     0.002    mf_disp_axi_top_inst/disp/intf/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.231ns (25.040%)  route 0.692ns (74.960%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.582    -0.582    mf_disp_axi_top_inst/disp/cmd/sys_clk
    SLICE_X77Y120        FDCE                                         r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  mf_disp_axi_top_inst/disp/cmd/ctl_reg_0_reg[1]/Q
                         net (fo=16, routed)          0.386    -0.055    mf_disp_axi_top_inst/disp/intf/intf_mode_pix_double
    SLICE_X75Y120        LUT5 (Prop_lut5_I2_O)        0.045    -0.010 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_3/O
                         net (fo=17, routed)          0.305     0.295    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[16]_i_3_n_0
    SLICE_X75Y121        LUT4 (Prop_lut4_I1_O)        0.045     0.340 r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.340    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr[6]_i_1_n_0
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.852    -0.821    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X75Y121        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]/C
                         clock pessimism              0.547    -0.275    
                         clock uncertainty            0.218    -0.056    
    SLICE_X75Y121        FDCE (Hold_fdce_C_D)         0.092     0.036    mf_disp_axi_top_inst/disp/intf/mapped_frame_ptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tb_hw_clk_wiz
  To Clock:  clk_out2_tb_hw_clk_wiz

Setup :           10  Failing Endpoints,  Worst Slack       -3.292ns,  Total Violation      -29.617ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.292ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.448ns  (logic 0.419ns (17.115%)  route 2.029ns (82.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          2.029    41.239    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.525    38.504    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.402    38.907    
                         clock uncertainty           -0.218    38.688    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    37.947    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.947    
                         arrival time                         -41.239    
  -------------------------------------------------------------------
                         slack                                 -3.292    

Slack (VIOLATED) :        -3.072ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.312ns  (logic 0.419ns (18.120%)  route 1.893ns (81.880%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.893    41.104    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.609    38.588    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.402    38.991    
                         clock uncertainty           -0.218    38.772    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    38.031    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.031    
                         arrival time                         -41.104    
  -------------------------------------------------------------------
                         slack                                 -3.072    

Slack (VIOLATED) :        -3.021ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.256ns  (logic 0.419ns (18.571%)  route 1.837ns (81.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.837    41.047    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.604    38.583    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.402    38.986    
                         clock uncertainty           -0.218    38.767    
    RAMB18_X2Y51         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    38.026    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                         -41.047    
  -------------------------------------------------------------------
                         slack                                 -3.021    

Slack (VIOLATED) :        -3.017ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.266ns  (logic 0.419ns (18.493%)  route 1.847ns (81.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.847    41.057    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.617    38.596    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.402    38.999    
                         clock uncertainty           -0.218    38.780    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    38.039    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                         -41.057    
  -------------------------------------------------------------------
                         slack                                 -3.017    

Slack (VIOLATED) :        -2.990ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.225ns  (logic 0.419ns (18.831%)  route 1.806ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.806    41.016    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y50         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.604    38.583    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y50         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.402    38.986    
                         clock uncertainty           -0.218    38.767    
    RAMB18_X2Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.741    38.026    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                         -41.016    
  -------------------------------------------------------------------
                         slack                                 -2.990    

Slack (VIOLATED) :        -2.975ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.222ns  (logic 0.419ns (18.854%)  route 1.803ns (81.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.803    41.014    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y29         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.616    38.595    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.402    38.998    
                         clock uncertainty           -0.218    38.779    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    38.038    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.038    
                         arrival time                         -41.014    
  -------------------------------------------------------------------
                         slack                                 -2.975    

Slack (VIOLATED) :        -2.959ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.110ns  (logic 0.419ns (19.857%)  route 1.691ns (80.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.499 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.691    40.901    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.520    38.499    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.402    38.902    
                         clock uncertainty           -0.218    38.683    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    37.942    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.942    
                         arrival time                         -40.901    
  -------------------------------------------------------------------
                         slack                                 -2.959    

Slack (VIOLATED) :        -2.845ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        2.008ns  (logic 0.419ns (20.865%)  route 1.589ns (79.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.589    40.799    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.532    38.512    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.402    38.914    
                         clock uncertainty           -0.218    38.696    
    RAMB18_X1Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.741    37.955    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.955    
                         arrival time                         -40.799    
  -------------------------------------------------------------------
                         slack                                 -2.845    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        1.974ns  (logic 0.419ns (21.222%)  route 1.555ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.555    40.766    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y27         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.613    38.592    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.402    38.995    
                         clock uncertainty           -0.218    38.776    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    38.035    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.035    
                         arrival time                         -40.766    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.716ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_out2_tb_hw_clk_wiz rise@40.000ns - clk_out1_tb_hw_clk_wiz rise@39.722ns)
  Data Path Delay:        1.962ns  (logic 0.419ns (21.353%)  route 1.543ns (78.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 38.791 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.204 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.437    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    35.611 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    37.086    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    37.182 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.609    38.791    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.419    39.210 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          1.543    40.753    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y28         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    35.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    36.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.615    38.594    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.402    38.997    
                         clock uncertainty           -0.218    38.778    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.741    38.037    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.037    
                         arrival time                         -40.753    
  -------------------------------------------------------------------
                         slack                                 -2.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.734%)  route 0.686ns (84.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.686     0.206    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.863    -0.810    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.547    -0.263    
                         clock uncertainty            0.218    -0.045    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.085    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.128ns (14.196%)  route 0.774ns (85.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.774     0.295    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y28         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.903    -0.770    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y28         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.218    -0.005    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.125    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.128ns (14.146%)  route 0.777ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.777     0.298    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y27         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.901    -0.772    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.547    -0.225    
                         clock uncertainty            0.218    -0.007    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.123    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.128ns (14.268%)  route 0.769ns (85.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.769     0.290    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y50         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.891    -0.782    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y50         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.547    -0.235    
                         clock uncertainty            0.218    -0.017    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130     0.113    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.128ns (13.896%)  route 0.793ns (86.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.793     0.314    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.903    -0.770    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.547    -0.223    
                         clock uncertainty            0.218    -0.005    
    RAMB36_X3Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.125    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.128ns (14.379%)  route 0.762ns (85.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.762     0.283    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.870    -0.803    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y54         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.547    -0.256    
                         clock uncertainty            0.218    -0.038    
    RAMB18_X1Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130     0.092    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.128ns (13.850%)  route 0.796ns (86.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.796     0.317    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.891    -0.782    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y51         RAMB18E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.547    -0.235    
                         clock uncertainty            0.218    -0.017    
    RAMB18_X2Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.113    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.920%)  route 0.792ns (86.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.792     0.312    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.868    -0.805    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.547    -0.258    
                         clock uncertainty            0.218    -0.040    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.090    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.128ns (12.688%)  route 0.881ns (87.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.881     0.402    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y29         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.904    -0.769    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.547    -0.222    
                         clock uncertainty            0.218    -0.004    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.126    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_tb_hw_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.128ns (12.663%)  route 0.883ns (87.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.557    -0.607    mf_disp_axi_top_inst/disp/intf/CLK
    SLICE_X71Y133        FDCE                                         r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  mf_disp_axi_top_inst/disp/intf/intf_frame_sel_reg/Q
                         net (fo=12, routed)          0.883     0.404    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X2Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.896    -0.777    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y26         RAMB36E1                                     r  mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.547    -0.230    
                         clock uncertainty            0.218    -0.012    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     0.118    mf_disp_axi_top_inst/disp/fb/fb_ram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_tb_hw_clk_wiz
  To Clock:  clk_out1_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       37.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.315ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.642ns (33.400%)  route 1.280ns (66.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.191 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y135        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     0.251    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X70Y135        LUT2 (Prop_lut2_I1_O)        0.124     0.375 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.619     0.994    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y134        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.490    38.191    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.098    38.670    
    SLICE_X70Y134        FDPE (Recov_fdpe_C_PRE)     -0.361    38.309    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                 37.315    

Slack (MET) :             37.430ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.642ns (35.543%)  route 1.164ns (64.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.190 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y135        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     0.251    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X70Y135        LUT2 (Prop_lut2_I1_O)        0.124     0.375 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.503     0.878    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y133        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.489    38.190    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.098    38.669    
    SLICE_X70Y133        FDPE (Recov_fdpe_C_PRE)     -0.361    38.308    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 37.430    

Slack (MET) :             37.430ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.642ns (35.543%)  route 1.164ns (64.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.190 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y135        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     0.251    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X70Y135        LUT2 (Prop_lut2_I1_O)        0.124     0.375 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.503     0.878    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y133        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.489    38.190    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.098    38.669    
    SLICE_X70Y133        FDPE (Recov_fdpe_C_PRE)     -0.361    38.308    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         38.308    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 37.430    

Slack (MET) :             37.822ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_tb_hw_clk_wiz rise@39.722ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.419ns (36.616%)  route 0.725ns (63.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.192 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.694    -0.846    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_fdpe_C_Q)         0.419    -0.427 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.725     0.298    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y135        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.722    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087    35.209 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402    36.611    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.702 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         1.491    38.192    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.560    38.752    
                         clock uncertainty           -0.098    38.654    
    SLICE_X71Y135        FDPE (Recov_fdpe_C_PRE)     -0.534    38.120    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         38.120    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 37.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.728%)  route 0.294ns (61.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109    -0.356    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X70Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.311 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.185    -0.126    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y133        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.827    -0.846    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X70Y133        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.664    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.728%)  route 0.294ns (61.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109    -0.356    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X70Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.311 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.185    -0.126    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y133        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.827    -0.846    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y133        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X70Y133        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.664    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.954%)  route 0.299ns (70.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.585    -0.579    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_fdpe_C_Q)         0.128    -0.451 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.299    -0.152    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y135        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.275    -0.569    
    SLICE_X71Y135        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.718    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_tb_hw_clk_wiz  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tb_hw_clk_wiz rise@0.000ns - clk_out1_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.176%)  route 0.328ns (63.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109    -0.356    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X70Y135        LUT2 (Prop_lut2_I0_O)        0.045    -0.311 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.219    -0.092    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X70Y134        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out1_tb_hw_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout1_buf/O
                         net (fo=134, routed)         0.828    -0.845    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X70Y134        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.663    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.571    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_tb_hw_clk_wiz
  To Clock:  clk_out2_tb_hw_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       17.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.676ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y136        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     0.251    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X66Y136        LUT2 (Prop_lut2_I1_O)        0.124     0.375 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.549     0.924    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X66Y137        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.492    18.471    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y137        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.577    19.048    
                         clock uncertainty           -0.087    18.961    
    SLICE_X66Y137        FDPE (Recov_fdpe_C_PRE)     -0.361    18.600    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 17.676    

Slack (MET) :             17.676ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.642ns (34.663%)  route 1.210ns (65.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 18.471 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y136        FDRE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y136        FDRE (Prop_fdre_C_Q)         0.518    -0.410 r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     0.251    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X66Y136        LUT2 (Prop_lut2_I1_O)        0.124     0.375 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.549     0.924    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X66Y137        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.492    18.471    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y137        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.577    19.048    
                         clock uncertainty           -0.087    18.961    
    SLICE_X66Y137        FDPE (Recov_fdpe_C_PRE)     -0.361    18.600    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.600    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 17.676    

Slack (MET) :             18.428ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.419ns (46.082%)  route 0.490ns (53.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    -0.928    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDPE (Prop_fdpe_C_Q)         0.419    -0.509 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.490    -0.019    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X67Y136        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y136        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.560    19.030    
                         clock uncertainty           -0.087    18.943    
    SLICE_X67Y136        FDPE (Recov_fdpe_C_PRE)     -0.534    18.409    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         18.409    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                 18.428    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_tb_hw_clk_wiz rise@20.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.419ns (53.974%)  route 0.357ns (46.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 18.470 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.826    -4.111 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.475    -2.636    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.610    -0.930    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDPE (Prop_fdpe_C_Q)         0.419    -0.511 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.357    -0.154    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X69Y135        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.087    15.486 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.402    16.888    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         1.491    18.470    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.577    19.047    
                         clock uncertainty           -0.087    18.960    
    SLICE_X69Y135        FDPE (Recov_fdpe_C_PRE)     -0.534    18.426    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                           0.154    
  -------------------------------------------------------------------
                         slack                                 18.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y134        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y134        FDPE (Prop_fdpe_C_Q)         0.128    -0.478 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.133    -0.345    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X69Y135        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.253    -0.591    
    SLICE_X69Y135        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.740    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.933%)  route 0.177ns (58.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y135        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y135        FDPE (Prop_fdpe_C_Q)         0.128    -0.478 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.177    -0.301    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X67Y136        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.829    -0.844    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y136        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.275    -0.569    
    SLICE_X67Y136        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.718    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.343%)  route 0.299ns (61.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y136        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109    -0.356    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X66Y136        LUT2 (Prop_lut2_I0_O)        0.045    -0.311 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.190    -0.121    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X66Y137        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.830    -0.843    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y137        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y137        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.661    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_tb_hw_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_tb_hw_clk_wiz rise@0.000ns - clk_out2_tb_hw_clk_wiz rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.343%)  route 0.299ns (61.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.293    -1.603 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.413    -1.190    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.558    -0.606    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X67Y136        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        FDPE (Prop_fdpe_C_Q)         0.141    -0.465 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.109    -0.356    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X66Y136        LUT2 (Prop_lut2_I0_O)        0.045    -0.311 f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.190    -0.121    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X66Y137        FDPE                                         f  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_tb_hw_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    vga_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vga_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    vga_clk/inst/clk_in1_tb_hw_clk_wiz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.067    -2.149 r  vga_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.448    -1.702    vga_clk/inst/clk_out2_tb_hw_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  vga_clk/inst/clkout2_buf/O
                         net (fo=120, routed)         0.830    -0.843    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X66Y137        FDPE                                         r  mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X66Y137        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.661    mf_disp_axi_top_inst/disp/intf_syncs/genblk1[0].sync/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.540    





