                System Verilog Parser                     
                Ver : v0.1.01

//# File = "half-adder.sv"
module half_adder(in_x, in_y, out_sum, out_carry); 
input in_x;
input in_y;
output out_sum;
output out_carry;
assign out_sum = (in_x ^ in_y);
assign out_carry = (in_x & in_y);
endmodule

Compilation complete with 0 warnings and 0 errors.
