$date
	Sat Sep  6 14:55:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module moore_seq_tb $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # rst_b $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst_b $end
$var wire 1 $ x $end
$var wire 1 ! y $end
$var reg 2 % NextState [1:0] $end
$var reg 2 & PresentState [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
0!
$end
#3000
1#
#5000
1"
#10000
0"
#13000
b1 %
1$
#15000
b10 %
b1 &
1"
#20000
0"
#23000
b0 %
0$
#25000
b0 &
1"
#30000
0"
#33000
b1 %
1$
#35000
b10 %
b1 &
1"
#40000
0"
#45000
1!
b10 &
1"
#50000
0"
#55000
1"
#58000
