Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 31 20:47:11 2022
| Host         : DESKTOP-H5S53RM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digital_clock_control_sets_placed.rpt
| Design       : digital_clock
| Device       : xc7k70t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   304 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |    42 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              46 |           22 |
| No           | Yes                   | No                     |              42 |           21 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+
|            Clock Signal            |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+
|  counter_hour_reg[3]_LDC_i_1_n_1   |                                | counter_hour_reg[3]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  counter_hour_reg[0]_LDC_i_1_n_1   |                                | counter_hour_reg[0]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  counter_hour_reg[1]_LDC_i_1_n_1   |                                | counter_hour_reg[1]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  counter_hour_reg[4]_LDC_i_1_n_1   |                                | counter_hour_reg[4]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  counter_hour_reg[2]_LDC_i_1_n_1   |                                | counter_hour_reg[2]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_hour_reg[3]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  counter_hour_reg[5]_LDC_i_1_n_1   |                                | counter_hour_reg[5]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_hour_reg[0]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  counter_minute_reg[6]_LDC_i_1_n_1 |                                | counter_minute_reg[6]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_hour_reg[1]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  counter_minute_reg[5]_LDC_i_1_n_1 |                                | counter_minute_reg[5]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_hour_reg[2]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_hour_reg[4]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_hour_reg[5]_LDC_i_2_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[0]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[1]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[3]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[4]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[5]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[6]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[7]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       |                                | counter_minute_reg[2]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  counter_minute_reg[2]_LDC_i_1_n_1 |                                | counter_minute_reg[2]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_hour                   | counter_hour_reg[0]_LDC_i_1_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_hour                   | counter_hour_reg[1]_LDC_i_1_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_hour                   | counter_hour_reg[4]_LDC_i_1_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_hour                   | counter_hour_reg[2]_LDC_i_1_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_hour                   | counter_hour_reg[3]_LDC_i_1_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_hour                   | counter_hour_reg[5]_LDC_i_1_n_1   |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[1]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[0]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[4]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[3]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[7]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[6]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[5]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_minute_reg[2]_LDC_i_1_n_1 |                1 |              1 |         1.00 |
|  counter_minute_reg[1]_LDC_i_1_n_1 |                                | counter_minute_reg[1]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  counter_minute_reg[0]_LDC_i_1_n_1 |                                | counter_minute_reg[0]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  counter_minute_reg[4]_LDC_i_1_n_1 |                                | counter_minute_reg[4]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  counter_minute_reg[3]_LDC_i_1_n_1 |                                | counter_minute_reg[3]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  counter_minute_reg[7]_LDC_i_1_n_1 |                                | counter_minute_reg[7]_LDC_i_2_n_1 |                1 |              1 |         1.00 |
|  n_0_78_BUFG                       | counter_minute_reg[31]_i_1_n_2 | counter_hour[31]_i_3_n_1          |                6 |             24 |         4.00 |
|  n_0_78_BUFG                       | counter_hour                   | counter_hour[31]_i_3_n_1          |                5 |             26 |         5.20 |
|  clk_IBUF_BUFG                     |                                | create_1s_clock/clear             |                7 |             28 |         4.00 |
|  n_0_78_BUFG                       |                                | counter_hour[31]_i_3_n_1          |                8 |             32 |         4.00 |
+------------------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+


