# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do SoCKit_i2sound_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V {E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/keytr.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:45:16 on Dec 15,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V" E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/keytr.v 
# -- Compiling module keytr
# 
# Top level modules:
# 	keytr
# End time: 12:45:16 on Dec 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V {E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/i2c.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:45:16 on Dec 15,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V" E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 12:45:17 on Dec 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V {E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:45:17 on Dec 15,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V" E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v 
# -- Compiling module CLOCK_500
# 
# Top level modules:
# 	CLOCK_500
# End time: 12:45:17 on Dec 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound {E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:45:17 on Dec 15,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound" E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v 
# -- Compiling module SoCKit_i2sound
# 
# Top level modules:
# 	SoCKit_i2sound
# End time: 12:45:17 on Dec 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
