;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-120
	MOV @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SUB 12, @11
	CMP -207, <-120
	SUB @-127, 100
	CMP 12, @11
	SUB @121, 106
	DJN <127, 100
	MOV -1, <-20
	DAT <72, <200
	CMP 12, @11
	DAT <72, <200
	CMP -207, <-120
	ADD #270, <1
	DAT <72, <200
	SUB @127, 115
	SUB @127, 115
	SUB @-127, 100
	SUB 1, <-1
	SUB 12, @11
	SUB 12, @11
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	ADD -3, 220
	SUB 12, @11
	SUB @63, 502
	MOV -7, <-20
	SUB @63, 502
	SUB @-127, 100
	ADD -3, 220
	ADD -3, 220
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SLT #72, @200
	SLT #72, @200
	SLT #72, @200
	MOV -1, <-20
	CMP #-37, @200
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
