m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vCS
!s110 1642524842
!i10b 1
!s100 K3^<mA=37gVhd=X_fT;8d3
I[671k`S]]GhL:21cd:P5U1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/bob90/verilog/HW/HW1
w1642524840
8C:/Users/bob90/Downloads/0117/0117/2005/CS.v
FC:/Users/bob90/Downloads/0117/0117/2005/CS.v
L0 5
Z2 OV;L;10.6d;65
r1
!s85 0
31
!s108 1642524842.000000
!s107 C:/Users/bob90/Downloads/0117/0117/2005/CS.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/Downloads/0117/0117/2005/CS.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@c@s
vtest
!s110 1642513323
!i10b 1
!s100 n34lQM@OROWn86oU]`[lh3
IFRcXRQ6R>F<d]m:PmLDXU3
R0
R1
w1642479464
8C:/Users/bob90/Downloads/0117/0117/2005/testfixture.v
FC:/Users/bob90/Downloads/0117/0117/2005/testfixture.v
L0 7
R2
r1
!s85 0
31
!s108 1642513323.000000
!s107 C:/Users/bob90/Downloads/0117/0117/2005/testfixture.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/Downloads/0117/0117/2005/testfixture.v|
!i113 1
R3
R4
