{"vcs1":{"timestamp_begin":1741870109.799328888, "rt":6.49, "ut":6.18, "st":0.24}}
{"vcselab":{"timestamp_begin":1741870116.367408003, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741870116.715345330, "rt":0.28, "ut":0.13, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741870109.482192624}
{"VCS_COMP_START_TIME": 1741870109.482192624}
{"VCS_COMP_END_TIME": 1741870117.071869429}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380492}}
{"vcselab": {"peak_mem": 174728}}
