all instruction control signals for all instructions, 12 bit addressable, 4096 addresses. Last 4 bits are conditional bits. Described in README next to this file.
NF:LD_A:LD_I:OE_A:LD_T:CLR_T:LD_R:OE_R:LD_CC:OE_CC:LD_X:OE_X:LD_Y:OE_Y:LD_PC:OE_PC:INC_PC:LD_SP:OE_SP:INC_SP:DEC_SP:LD_TA:MR:MW:F3-F0:G14-G0         :C3-C0
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; NOP S4
0  0    0    0    1    0     0    0    0     1     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; ANDCC S4
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  0111  000000000000000 0000 ;; ANDCC S5
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000010101010100 0000 ;; ANDCC S6
0  0    0    0    1    0     0    0    0     1     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; ORCC S4
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  0110  000000000000000 0000 ;; ORCC S5
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000010101010100 0000 ;; ORCC S6
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; CLRA S4
1  1    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; CLRA S5
0  0    0    1    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0101  000000000000001 0000 ;; NEGA S4
1  1    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; NEGA S5
0  0    0    1    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1001  000000000000001 0000 ;; INCA S4
1  1    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; INCA S5
0  0    0    1    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1010  000000000000000 0000 ;; DECA S4
1  1    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; DECA S5
1  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1001  000000000000000 0000 ;; TSTA S4
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0101  000000000000001 0000 ;; COMA S4
1  1    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; COMA S5
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1101  000000000000000 0000 ;; LSLA S4
1  1    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; LSLA S5
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1110  000000000000000 0000 ;; LSRA S4
1  1    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; LSRA S5
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1101  000000000000000 0000 ;; ROLA S4
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1101  000000000000010 0000 ;; ROLA S5
1  1    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; ROLA S6
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1110  000000000000000 0000 ;; RORA S4
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1110  000000000000010 0000 ;; RORA S5
1  1    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; RORA S6
0  0    0    1    0    0     1    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  1111  000000000000000 0000 ;; ASRA S4
1  1    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; ASRA S5
0  0    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     0     0      1      0     0  0  0000  000000000000000 0000 ;; PSHA S4
1  0    0    1    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; PSHA S5
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     1      1     0     0      0      0     1  0  0000  000000000000000 0000 ;; LDSP S4
0  0    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     0     0      1      0     0  0  0000  000000000000000 0000 ;; PSHX S4
1  0    0    0    0    0     0    0    0     0     0    1    0    0    0     0     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; PSHX S5
0  0    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     0     0      1      0     0  0  0000  000000000000000 0000 ;; PSHY S4
1  0    0    0    0    0     0    0    0     0     0    0    0    1    0     0     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; PSHY S5
0  0    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     0     0      1      0     0  0  0000  000000000000000 0000 ;; PSHC S4
1  0    0    0    0    0     0    0    0     1     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; PSHC S5
0  1    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  0000  001000000000000 0000 ;; PULA S4
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     1      0      0     0  0  0000  000000000000000 0000 ;; PULA S5
0  0    0    0    0    1     0    0    0     0     1    0    0    0    0     0     0      0     0     0      0      0     1  0  0000  001000000000000 0000 ;; PULX S4
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     1      0      0     0  0  0000  000000000000000 0000 ;; PULX S5
0  0    0    0    0    1     0    0    0     0     0    0    1    0    0     0     0      0     0     0      0      0     1  0  0000  001000000000000 0000 ;; PULY S4
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     1      0      0     0  0  0000  000000000000000 0000 ;; PULY S5
0  0    0    0    0    1     0    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  0000  001000000000000 0000 ;; PULC S4
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     1      0      0     0  0  0000  000000000000000 0000 ;; PULC S5
1  0    0    1    0    0     0    0    1     0     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000010101010100 0000 ;; TFR A,CC S4
1  1    0    0    0    0     0    0    0     1     0    0    0    0    0     0     0      0     0     0      0      0     0  0  0000  000010101010100 0000 ;; TFR CC,A S4
1  0    0    0    0    0     0    0    0     0     0    1    1    0    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; TFR X,Y S4
1  0    0    0    0    0     0    0    0     0     1    0    0    1    0     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; TFR Y,X S4
1  0    0    0    0    0     0    0    0     0     0    1    0    0    0     0     0      1     0     0      0      0     0  0  0000  000000000000000 0000 ;; TFR X,SP S4
1  0    0    0    0    0     0    0    0     0     1    0    0    0    0     0     0      0     1     0      0      0     0  0  0000  000000000000000 0000 ;; TFR SP,X S4
1  0    0    0    0    0     0    0    0     0     0    0    0    1    0     0     0      1     0     0      0      0     0  0  0000  000000000000000 0000 ;; TFR Y,SP S4
1  0    0    0    0    0     0    0    0     0     0    0    1    0    0     0     0      0     1     0      0      0     0  0  0000  000000000000000 0000 ;; TFR SP,Y S4
0  0    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     0     0      1      0     0  0  0000  000000000000000 0000 ;; BSR Adr S4 ;; SP-1 -> SP
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; BSR Adr S5 ;; PC -> M(SP), PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BSR Adr S6 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BSR Adr S7 ;; R -> PC
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BRA Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BRA Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BRA Adr S6 ;; R -> PC
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BMI Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BMI Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0100 ;; BMI Adr S6 ;; R -> PC, if N = 1
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BPL Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BPL Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0101 ;; BPL Adr S6 ;; R -> PC, if N = 0
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BEQ Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BEQ Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0010 ;; BEQ Adr S6 ;; R -> PC, if Z = 1
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BNE Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BNE Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0011 ;; BNE Adr S6 ;; R -> PC, if Z = 0
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BVS Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BVS Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0110 ;; BVS Adr S6 ;; R -> PC, if V = 1
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BVC Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BVC Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 0111 ;; BVC Adr S6 ;; R -> PC, if V = 0
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BCS Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BCS Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1000 ;; BCS Adr S6 ;; R -> PC, if C = 1
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BCC Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BCC Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1001 ;; BCC Adr S6 ;; R -> PC, if C = 0
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BHI Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BHI Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1011 ;; BHI Adr S6 ;; R -> PC, if C + Z = 0
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BLS Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BLS Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1010 ;; BLS Adr S6 ;; R -> PC, if C + Z = 1
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BGT Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BGT Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1111 ;; BGT Adr S6 ;; R -> PC, if (N XOR V) + Z = 0
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BGE Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BGE Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1101 ;; BGE Adr S6 ;; R -> PC, if N XOR V = 0
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BLE Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BLE Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1110 ;; BLE Adr S6 ;; R -> PC, if (N XOR V) + Z = 1
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  0  0000  000000000000000 0000 ;; BLT Adr S4 ;; PC -> T
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      0     1  0  1011  000000000000000 0000 ;; BLT Adr S5 ;; T + M(PC) -> R
1  0    0    0    0    1     0    1    0     0     0    0    0    0    1     0     0      0     0     0      0      0     0  0  0000  000000000000000 1100 ;; BLT Adr S6 ;; R -> PC, if N XOR V = 1
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     1      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; STX Adr S4 ;; M(PC) -> TA
1  0    0    0    0    0     0    0    0     0     0    1    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; STX Adr S5 ;; X -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     1      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; STY Adr S4 ;; M(PC) -> TA
1  0    0    0    0    0     0    0    0     0     0    0    0    1    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; STY Adr S5 ;; Y -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     1      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; STSP Adr S4 ;; M(PC) -> TA
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      1     0     0      0      0     0  1  0000  100000000000000 0000 ;; STSP Adr S5 ;; SP -> M(TA)
1  0    0    0    0    0     0    0    0     0     0    0    0    0    1     0     0      0     0     0      0      0     1  0  0000  000000000000000 0000 ;; JMP Adr S4 ;; M(PC) -> PC
0  0    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     0     0      1      0     0  0  0000  000000000000000 0000 ;; JSR Adr S4 ;; SP - 1 -> SP
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     1     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; JSR Adr S5 ;; PC -> M(SP)
1  0    0    0    0    0     0    0    0     0     0    0    0    0    1     0     0      0     0     0      0      0     1  0  0000  000000000000000 0000 ;; JSR Adr S6 ;; M(PC) -> PC
0  0    0    0    0    0     1    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; CLR Adr S4 ;; 0 -> R, M(PC) -> TA
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     1      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; CLR Adr S5 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; NEG Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  0101  100000000000001 0000 ;; NEG Adr S5 ;; -M(TA) -> R
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; NEG Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; INC Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1001  100000000000001 0000 ;; INC Adr S5 ;; M(TA) + 1 -> R
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; INC Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; DEC Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1010  100000000000000 0000 ;; DEC Adr S5 ;; M(TA) - 1 -> R
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; DEC Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; TST Adr S4 ;; M(PC) -> TA
1  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1001  100000000000000 0000 ;; TST Adr S5 ;; M(TA) -> R, CC
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; COM Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  0101  100000000000000 0000 ;; COM Adr S5 ;; M(TA)' -> R, CC
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; COM Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; LSL Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1101  100000000000000 0000 ;; LSL Adr S5 ;; M(TA) << 1 -> R, CC
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; LSL Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; LSR Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1110  100000000000000 0000 ;; LSR Adr S5 ;; M(TA) >> 1 -> R, CC
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; LSR Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; ROL Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1101  100000000000010 0000 ;; ROL Adr S5 ;; M(TA) << 1 -> R, CC
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; ROL Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; ROR Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1110  100000000000010 0000 ;; ROR Adr S5 ;; M(TA) >> 1 -> R, CC
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; ROR Adr S6 ;; R -> M(TA)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     0      0     0     0      0      1     1  0  0000  000000000000000 0000 ;; ASR Adr S4 ;; M(PC) -> TA
0  0    0    0    0    0     1    0    1     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  1111  100000000000000 0000 ;; ASR Adr S5 ;; M(TA) >> 1 -> R, CC
1  0    0    0    0    0     0    1    0     0     0    0    0    0    0     0     0      0     0     0      0      0     0  1  0000  100000000000000 0000 ;; ASR Adr S6 ;; R -> M(TA)
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  0000  000000000000000 0000 ;; STX n,SP S4 ;; M(PC) -> T
1  0    0    0    0    1     0    0    0     0     0    1    0    0    0     0     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; STX n,SP S5 ;; X -> M(T+SP)
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  0000  000000000000000 0000 ;; STY n,SP S4 ;; M(PC) -> T
1  0    0    0    0    1     0    0    0     0     0    0    0    1    0     0     0      0     0     0      0      0     0  1  0000  001000000000000 0000 ;; STY n,SP S5 ;; X -> M(T+SP)
0  0    0    0    1    0     0    0    0     0     0    0    0    0    0     0     1      0     0     0      0      0     1  0  0000  000000000000000 0000 ;; STSP n,SP S4 ;; M(PC) -> T
1  0    0    0    0    1     0    0    0     0     0    0    0    0    0     0     0      0     1     0      0      0     0  1  0000  001000000000000 0000 ;; STSP n,SP S5 ;; X -> M(T+SP)
0  0    0    0    0    0     0    0    0     0     0    0    0    0    1     0     0      0     0     0      0      0     1  0  0000  001000000000000 0000 ;; RTS S4     ;; M(SP) -> PC
1  0    0    0    0    0     0    0    0     0     0    0    0    0    0     0     1      0     0     1      0      0     0  0  0000  001000000000000 0000 ;; RTS S5     ;; SP + 1 -> SP
