
CubeMX_STM32F407VET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006610  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008dc  08006798  08006798  00016798  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007074  08007074  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  08007074  08007074  00017074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800707c  0800707c  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800707c  0800707c  0001707c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007080  08007080  00017080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08007084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
 10 .bss          000003a8  20000084  20000084  00020084  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000042c  2000042c  00020084  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014a4d  00000000  00000000  000200f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000032f1  00000000  00000000  00034b44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001378  00000000  00000000  00037e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f30  00000000  00000000  000391b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023f97  00000000  00000000  0003a0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000198d0  00000000  00000000  0005e077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d1f76  00000000  00000000  00077947  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000579c  00000000  00000000  001498c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0014f05c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000084 	.word	0x20000084
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006780 	.word	0x08006780

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000088 	.word	0x20000088
 80001c4:	08006780 	.word	0x08006780

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b08c      	sub	sp, #48	; 0x30
 80004c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ca:	f107 031c 	add.w	r3, r7, #28
 80004ce:	2200      	movs	r2, #0
 80004d0:	601a      	str	r2, [r3, #0]
 80004d2:	605a      	str	r2, [r3, #4]
 80004d4:	609a      	str	r2, [r3, #8]
 80004d6:	60da      	str	r2, [r3, #12]
 80004d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004da:	2300      	movs	r3, #0
 80004dc:	61bb      	str	r3, [r7, #24]
 80004de:	4b4d      	ldr	r3, [pc, #308]	; (8000614 <MX_GPIO_Init+0x150>)
 80004e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e2:	4a4c      	ldr	r2, [pc, #304]	; (8000614 <MX_GPIO_Init+0x150>)
 80004e4:	f043 0304 	orr.w	r3, r3, #4
 80004e8:	6313      	str	r3, [r2, #48]	; 0x30
 80004ea:	4b4a      	ldr	r3, [pc, #296]	; (8000614 <MX_GPIO_Init+0x150>)
 80004ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ee:	f003 0304 	and.w	r3, r3, #4
 80004f2:	61bb      	str	r3, [r7, #24]
 80004f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004f6:	2300      	movs	r3, #0
 80004f8:	617b      	str	r3, [r7, #20]
 80004fa:	4b46      	ldr	r3, [pc, #280]	; (8000614 <MX_GPIO_Init+0x150>)
 80004fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004fe:	4a45      	ldr	r2, [pc, #276]	; (8000614 <MX_GPIO_Init+0x150>)
 8000500:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000504:	6313      	str	r3, [r2, #48]	; 0x30
 8000506:	4b43      	ldr	r3, [pc, #268]	; (8000614 <MX_GPIO_Init+0x150>)
 8000508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800050e:	617b      	str	r3, [r7, #20]
 8000510:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000512:	2300      	movs	r3, #0
 8000514:	613b      	str	r3, [r7, #16]
 8000516:	4b3f      	ldr	r3, [pc, #252]	; (8000614 <MX_GPIO_Init+0x150>)
 8000518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051a:	4a3e      	ldr	r2, [pc, #248]	; (8000614 <MX_GPIO_Init+0x150>)
 800051c:	f043 0301 	orr.w	r3, r3, #1
 8000520:	6313      	str	r3, [r2, #48]	; 0x30
 8000522:	4b3c      	ldr	r3, [pc, #240]	; (8000614 <MX_GPIO_Init+0x150>)
 8000524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000526:	f003 0301 	and.w	r3, r3, #1
 800052a:	613b      	str	r3, [r7, #16]
 800052c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800052e:	2300      	movs	r3, #0
 8000530:	60fb      	str	r3, [r7, #12]
 8000532:	4b38      	ldr	r3, [pc, #224]	; (8000614 <MX_GPIO_Init+0x150>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	4a37      	ldr	r2, [pc, #220]	; (8000614 <MX_GPIO_Init+0x150>)
 8000538:	f043 0310 	orr.w	r3, r3, #16
 800053c:	6313      	str	r3, [r2, #48]	; 0x30
 800053e:	4b35      	ldr	r3, [pc, #212]	; (8000614 <MX_GPIO_Init+0x150>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000542:	f003 0310 	and.w	r3, r3, #16
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800054a:	2300      	movs	r3, #0
 800054c:	60bb      	str	r3, [r7, #8]
 800054e:	4b31      	ldr	r3, [pc, #196]	; (8000614 <MX_GPIO_Init+0x150>)
 8000550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000552:	4a30      	ldr	r2, [pc, #192]	; (8000614 <MX_GPIO_Init+0x150>)
 8000554:	f043 0302 	orr.w	r3, r3, #2
 8000558:	6313      	str	r3, [r2, #48]	; 0x30
 800055a:	4b2e      	ldr	r3, [pc, #184]	; (8000614 <MX_GPIO_Init+0x150>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055e:	f003 0302 	and.w	r3, r3, #2
 8000562:	60bb      	str	r3, [r7, #8]
 8000564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	607b      	str	r3, [r7, #4]
 800056a:	4b2a      	ldr	r3, [pc, #168]	; (8000614 <MX_GPIO_Init+0x150>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056e:	4a29      	ldr	r2, [pc, #164]	; (8000614 <MX_GPIO_Init+0x150>)
 8000570:	f043 0308 	orr.w	r3, r3, #8
 8000574:	6313      	str	r3, [r2, #48]	; 0x30
 8000576:	4b27      	ldr	r3, [pc, #156]	; (8000614 <MX_GPIO_Init+0x150>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	f003 0308 	and.w	r3, r3, #8
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CSN_24L01_Pin|CE_24L01_Pin, GPIO_PIN_SET);
 8000582:	2201      	movs	r2, #1
 8000584:	2160      	movs	r1, #96	; 0x60
 8000586:	4824      	ldr	r0, [pc, #144]	; (8000618 <MX_GPIO_Init+0x154>)
 8000588:	f001 f956 	bl	8001838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Back_AIN2_Pin|Back_BIN1_Pin|Back_BIN2_Pin, GPIO_PIN_RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	21e0      	movs	r1, #224	; 0xe0
 8000590:	4822      	ldr	r0, [pc, #136]	; (800061c <MX_GPIO_Init+0x158>)
 8000592:	f001 f951 	bl	8001838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Front_AIN1_Pin|Front_AIN2_Pin|Front_BIN1_Pin|Front_BIN2_Pin
 8000596:	2200      	movs	r2, #0
 8000598:	21f8      	movs	r1, #248	; 0xf8
 800059a:	4821      	ldr	r0, [pc, #132]	; (8000620 <MX_GPIO_Init+0x15c>)
 800059c:	f001 f94c 	bl	8001838 <HAL_GPIO_WritePin>
                          |Back_AIN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IRQ_24L01_Pin;
 80005a0:	2310      	movs	r3, #16
 80005a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005a4:	2300      	movs	r3, #0
 80005a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005a8:	2301      	movs	r3, #1
 80005aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(IRQ_24L01_GPIO_Port, &GPIO_InitStruct);
 80005ac:	f107 031c 	add.w	r3, r7, #28
 80005b0:	4619      	mov	r1, r3
 80005b2:	4819      	ldr	r0, [pc, #100]	; (8000618 <MX_GPIO_Init+0x154>)
 80005b4:	f000 ffa4 	bl	8001500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = CSN_24L01_Pin|CE_24L01_Pin;
 80005b8:	2360      	movs	r3, #96	; 0x60
 80005ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005bc:	2301      	movs	r3, #1
 80005be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c0:	2300      	movs	r3, #0
 80005c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005c4:	2302      	movs	r3, #2
 80005c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c8:	f107 031c 	add.w	r3, r7, #28
 80005cc:	4619      	mov	r1, r3
 80005ce:	4812      	ldr	r0, [pc, #72]	; (8000618 <MX_GPIO_Init+0x154>)
 80005d0:	f000 ff96 	bl	8001500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = Back_AIN2_Pin|Back_BIN1_Pin|Back_BIN2_Pin;
 80005d4:	23e0      	movs	r3, #224	; 0xe0
 80005d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d8:	2301      	movs	r3, #1
 80005da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e0:	2300      	movs	r3, #0
 80005e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005e4:	f107 031c 	add.w	r3, r7, #28
 80005e8:	4619      	mov	r1, r3
 80005ea:	480c      	ldr	r0, [pc, #48]	; (800061c <MX_GPIO_Init+0x158>)
 80005ec:	f000 ff88 	bl	8001500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = Front_AIN1_Pin|Front_AIN2_Pin|Front_BIN1_Pin|Front_BIN2_Pin
 80005f0:	23f8      	movs	r3, #248	; 0xf8
 80005f2:	61fb      	str	r3, [r7, #28]
                          |Back_AIN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f4:	2301      	movs	r3, #1
 80005f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f8:	2300      	movs	r3, #0
 80005fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005fc:	2300      	movs	r3, #0
 80005fe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000600:	f107 031c 	add.w	r3, r7, #28
 8000604:	4619      	mov	r1, r3
 8000606:	4806      	ldr	r0, [pc, #24]	; (8000620 <MX_GPIO_Init+0x15c>)
 8000608:	f000 ff7a 	bl	8001500 <HAL_GPIO_Init>

}
 800060c:	bf00      	nop
 800060e:	3730      	adds	r7, #48	; 0x30
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40023800 	.word	0x40023800
 8000618:	40020000 	.word	0x40020000
 800061c:	40020c00 	.word	0x40020c00
 8000620:	40020400 	.word	0x40020400

08000624 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000628:	4b12      	ldr	r3, [pc, #72]	; (8000674 <MX_I2C1_Init+0x50>)
 800062a:	4a13      	ldr	r2, [pc, #76]	; (8000678 <MX_I2C1_Init+0x54>)
 800062c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800062e:	4b11      	ldr	r3, [pc, #68]	; (8000674 <MX_I2C1_Init+0x50>)
 8000630:	4a12      	ldr	r2, [pc, #72]	; (800067c <MX_I2C1_Init+0x58>)
 8000632:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000634:	4b0f      	ldr	r3, [pc, #60]	; (8000674 <MX_I2C1_Init+0x50>)
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <MX_I2C1_Init+0x50>)
 800063c:	2200      	movs	r2, #0
 800063e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000640:	4b0c      	ldr	r3, [pc, #48]	; (8000674 <MX_I2C1_Init+0x50>)
 8000642:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000646:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000648:	4b0a      	ldr	r3, [pc, #40]	; (8000674 <MX_I2C1_Init+0x50>)
 800064a:	2200      	movs	r2, #0
 800064c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <MX_I2C1_Init+0x50>)
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000654:	4b07      	ldr	r3, [pc, #28]	; (8000674 <MX_I2C1_Init+0x50>)
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800065a:	4b06      	ldr	r3, [pc, #24]	; (8000674 <MX_I2C1_Init+0x50>)
 800065c:	2200      	movs	r2, #0
 800065e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000660:	4804      	ldr	r0, [pc, #16]	; (8000674 <MX_I2C1_Init+0x50>)
 8000662:	f001 f903 	bl	800186c <HAL_I2C_Init>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800066c:	f000 f942 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200000a0 	.word	0x200000a0
 8000678:	40005400 	.word	0x40005400
 800067c:	00061a80 	.word	0x00061a80

08000680 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	; 0x28
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a19      	ldr	r2, [pc, #100]	; (8000704 <HAL_I2C_MspInit+0x84>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d12c      	bne.n	80006fc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a2:	2300      	movs	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
 80006a6:	4b18      	ldr	r3, [pc, #96]	; (8000708 <HAL_I2C_MspInit+0x88>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	4a17      	ldr	r2, [pc, #92]	; (8000708 <HAL_I2C_MspInit+0x88>)
 80006ac:	f043 0302 	orr.w	r3, r3, #2
 80006b0:	6313      	str	r3, [r2, #48]	; 0x30
 80006b2:	4b15      	ldr	r3, [pc, #84]	; (8000708 <HAL_I2C_MspInit+0x88>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	f003 0302 	and.w	r3, r3, #2
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006be:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006c4:	2312      	movs	r3, #18
 80006c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006cc:	2303      	movs	r3, #3
 80006ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006d0:	2304      	movs	r3, #4
 80006d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	4619      	mov	r1, r3
 80006da:	480c      	ldr	r0, [pc, #48]	; (800070c <HAL_I2C_MspInit+0x8c>)
 80006dc:	f000 ff10 	bl	8001500 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006e0:	2300      	movs	r3, #0
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <HAL_I2C_MspInit+0x88>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006e8:	4a07      	ldr	r2, [pc, #28]	; (8000708 <HAL_I2C_MspInit+0x88>)
 80006ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006ee:	6413      	str	r3, [r2, #64]	; 0x40
 80006f0:	4b05      	ldr	r3, [pc, #20]	; (8000708 <HAL_I2C_MspInit+0x88>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006f8:	60fb      	str	r3, [r7, #12]
 80006fa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80006fc:	bf00      	nop
 80006fe:	3728      	adds	r7, #40	; 0x28
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40005400 	.word	0x40005400
 8000708:	40023800 	.word	0x40023800
 800070c:	40020400 	.word	0x40020400

08000710 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b086      	sub	sp, #24
 8000714:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000716:	f000 fcb9 	bl	800108c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071a:	f000 f883 	bl	8000824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800071e:	f7ff fed1 	bl	80004c4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000722:	f000 fa9d 	bl	8000c60 <MX_TIM1_Init>
  MX_SPI2_Init();
 8000726:	f000 f8eb 	bl	8000900 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800072a:	f000 fb9d 	bl	8000e68 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800072e:	f7ff ff79 	bl	8000624 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&USART1_NewData, 1);
 8000732:	2201      	movs	r2, #1
 8000734:	4934      	ldr	r1, [pc, #208]	; (8000808 <main+0xf8>)
 8000736:	4835      	ldr	r0, [pc, #212]	; (800080c <main+0xfc>)
 8000738:	f003 fdb9 	bl	80042ae <HAL_UART_Receive_IT>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800073c:	2100      	movs	r1, #0
 800073e:	4834      	ldr	r0, [pc, #208]	; (8000810 <main+0x100>)
 8000740:	f003 f800 	bl	8003744 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000744:	2104      	movs	r1, #4
 8000746:	4832      	ldr	r0, [pc, #200]	; (8000810 <main+0x100>)
 8000748:	f002 fffc 	bl	8003744 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800074c:	2108      	movs	r1, #8
 800074e:	4830      	ldr	r0, [pc, #192]	; (8000810 <main+0x100>)
 8000750:	f002 fff8 	bl	8003744 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000754:	210c      	movs	r1, #12
 8000756:	482e      	ldr	r0, [pc, #184]	; (8000810 <main+0x100>)
 8000758:	f002 fff4 	bl	8003744 <HAL_TIM_PWM_Start>
  int SPEED = 4000;
 800075c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8000760:	60fb      	str	r3, [r7, #12]
  int increment = 100;
 8000762:	2364      	movs	r3, #100	; 0x64
 8000764:	60bb      	str	r3, [r7, #8]

  NRF24L01_RX_Start();
 8000766:	f005 f92b 	bl	80059c0 <NRF24L01_RX_Start>
  uint16_t *ADC_DATA;

  OLED_Init();
 800076a:	f005 f99f 	bl	8005aac <OLED_Init>
  OLED_Clear();
 800076e:	f005 f9a6 	bl	8005abe <OLED_Clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    ADC_DATA = NRF24Lo1_RX_Adjusted_ADC_Data();
 8000772:	f004 fd17 	bl	80051a4 <NRF24Lo1_RX_Adjusted_ADC_Data>
 8000776:	4603      	mov	r3, r0
 8000778:	607b      	str	r3, [r7, #4]

    OLED_ShowString(0, 0, "ADC0:", 16);
 800077a:	2310      	movs	r3, #16
 800077c:	4a25      	ldr	r2, [pc, #148]	; (8000814 <main+0x104>)
 800077e:	2100      	movs	r1, #0
 8000780:	2000      	movs	r0, #0
 8000782:	f005 fae5 	bl	8005d50 <OLED_ShowString>
    OLED_ShowNum(48, 0, ADC_DATA[0], 4, 16);
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	461a      	mov	r2, r3
 800078c:	2310      	movs	r3, #16
 800078e:	9300      	str	r3, [sp, #0]
 8000790:	2304      	movs	r3, #4
 8000792:	2100      	movs	r1, #0
 8000794:	2030      	movs	r0, #48	; 0x30
 8000796:	f005 f9fb 	bl	8005b90 <OLED_ShowNum>

    OLED_ShowString(0, 2, "ADC1:", 16);
 800079a:	2310      	movs	r3, #16
 800079c:	4a1e      	ldr	r2, [pc, #120]	; (8000818 <main+0x108>)
 800079e:	2102      	movs	r1, #2
 80007a0:	2000      	movs	r0, #0
 80007a2:	f005 fad5 	bl	8005d50 <OLED_ShowString>
    OLED_ShowNum(48, 2, ADC_DATA[1], 4, 16);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	3302      	adds	r3, #2
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	461a      	mov	r2, r3
 80007ae:	2310      	movs	r3, #16
 80007b0:	9300      	str	r3, [sp, #0]
 80007b2:	2304      	movs	r3, #4
 80007b4:	2102      	movs	r1, #2
 80007b6:	2030      	movs	r0, #48	; 0x30
 80007b8:	f005 f9ea 	bl	8005b90 <OLED_ShowNum>

    OLED_ShowString(0, 4, "ADC2:", 16);
 80007bc:	2310      	movs	r3, #16
 80007be:	4a17      	ldr	r2, [pc, #92]	; (800081c <main+0x10c>)
 80007c0:	2104      	movs	r1, #4
 80007c2:	2000      	movs	r0, #0
 80007c4:	f005 fac4 	bl	8005d50 <OLED_ShowString>
    OLED_ShowNum(48, 4, ADC_DATA[2], 4, 16);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	3304      	adds	r3, #4
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	461a      	mov	r2, r3
 80007d0:	2310      	movs	r3, #16
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	2304      	movs	r3, #4
 80007d6:	2104      	movs	r1, #4
 80007d8:	2030      	movs	r0, #48	; 0x30
 80007da:	f005 f9d9 	bl	8005b90 <OLED_ShowNum>

    OLED_ShowString(0, 6, "ADC3:", 16);
 80007de:	2310      	movs	r3, #16
 80007e0:	4a0f      	ldr	r2, [pc, #60]	; (8000820 <main+0x110>)
 80007e2:	2106      	movs	r1, #6
 80007e4:	2000      	movs	r0, #0
 80007e6:	f005 fab3 	bl	8005d50 <OLED_ShowString>
    OLED_ShowNum(48, 6, ADC_DATA[3], 4, 16);
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	3306      	adds	r3, #6
 80007ee:	881b      	ldrh	r3, [r3, #0]
 80007f0:	461a      	mov	r2, r3
 80007f2:	2310      	movs	r3, #16
 80007f4:	9300      	str	r3, [sp, #0]
 80007f6:	2304      	movs	r3, #4
 80007f8:	2106      	movs	r1, #6
 80007fa:	2030      	movs	r0, #48	; 0x30
 80007fc:	f005 f9c8 	bl	8005b90 <OLED_ShowNum>
    // HAL_Delay(1000);
    // Set_Pwm(Back_Right, SPEED);
    // HAL_Delay(1000);
    // Set_Pwm(Back_Right, 0);

    Car_Direction();
 8000800:	f004 fd74 	bl	80052ec <Car_Direction>
  {
 8000804:	e7b5      	b.n	8000772 <main+0x62>
 8000806:	bf00      	nop
 8000808:	20000262 	.word	0x20000262
 800080c:	20000264 	.word	0x20000264
 8000810:	20000150 	.word	0x20000150
 8000814:	08006798 	.word	0x08006798
 8000818:	080067a0 	.word	0x080067a0
 800081c:	080067a8 	.word	0x080067a8
 8000820:	080067b0 	.word	0x080067b0

08000824 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b094      	sub	sp, #80	; 0x50
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	f107 0320 	add.w	r3, r7, #32
 800082e:	2230      	movs	r2, #48	; 0x30
 8000830:	2100      	movs	r1, #0
 8000832:	4618      	mov	r0, r3
 8000834:	f005 fcba 	bl	80061ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000838:	f107 030c 	add.w	r3, r7, #12
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000848:	2300      	movs	r3, #0
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	4b27      	ldr	r3, [pc, #156]	; (80008ec <SystemClock_Config+0xc8>)
 800084e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000850:	4a26      	ldr	r2, [pc, #152]	; (80008ec <SystemClock_Config+0xc8>)
 8000852:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000856:	6413      	str	r3, [r2, #64]	; 0x40
 8000858:	4b24      	ldr	r3, [pc, #144]	; (80008ec <SystemClock_Config+0xc8>)
 800085a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000860:	60bb      	str	r3, [r7, #8]
 8000862:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	4b21      	ldr	r3, [pc, #132]	; (80008f0 <SystemClock_Config+0xcc>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a20      	ldr	r2, [pc, #128]	; (80008f0 <SystemClock_Config+0xcc>)
 800086e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000872:	6013      	str	r3, [r2, #0]
 8000874:	4b1e      	ldr	r3, [pc, #120]	; (80008f0 <SystemClock_Config+0xcc>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000880:	2301      	movs	r3, #1
 8000882:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000884:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000888:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088a:	2302      	movs	r3, #2
 800088c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800088e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000892:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000894:	2304      	movs	r3, #4
 8000896:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000898:	2348      	movs	r3, #72	; 0x48
 800089a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800089c:	2302      	movs	r3, #2
 800089e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008a0:	2304      	movs	r3, #4
 80008a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a4:	f107 0320 	add.w	r3, r7, #32
 80008a8:	4618      	mov	r0, r3
 80008aa:	f001 fc8d 	bl	80021c8 <HAL_RCC_OscConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008b4:	f000 f81e 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80008b8:	230f      	movs	r3, #15
 80008ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008bc:	2302      	movs	r3, #2
 80008be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008ce:	f107 030c 	add.w	r3, r7, #12
 80008d2:	2102      	movs	r1, #2
 80008d4:	4618      	mov	r0, r3
 80008d6:	f001 feef 	bl	80026b8 <HAL_RCC_ClockConfig>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80008e0:	f000 f808 	bl	80008f4 <Error_Handler>
  }
}
 80008e4:	bf00      	nop
 80008e6:	3750      	adds	r7, #80	; 0x50
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	e7fe      	b.n	80008fc <Error_Handler+0x8>
	...

08000900 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000904:	4b17      	ldr	r3, [pc, #92]	; (8000964 <MX_SPI2_Init+0x64>)
 8000906:	4a18      	ldr	r2, [pc, #96]	; (8000968 <MX_SPI2_Init+0x68>)
 8000908:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800090a:	4b16      	ldr	r3, [pc, #88]	; (8000964 <MX_SPI2_Init+0x64>)
 800090c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000910:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000912:	4b14      	ldr	r3, [pc, #80]	; (8000964 <MX_SPI2_Init+0x64>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000918:	4b12      	ldr	r3, [pc, #72]	; (8000964 <MX_SPI2_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800091e:	4b11      	ldr	r3, [pc, #68]	; (8000964 <MX_SPI2_Init+0x64>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000924:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <MX_SPI2_Init+0x64>)
 8000926:	2200      	movs	r2, #0
 8000928:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800092a:	4b0e      	ldr	r3, [pc, #56]	; (8000964 <MX_SPI2_Init+0x64>)
 800092c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000930:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000932:	4b0c      	ldr	r3, [pc, #48]	; (8000964 <MX_SPI2_Init+0x64>)
 8000934:	2210      	movs	r2, #16
 8000936:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000938:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <MX_SPI2_Init+0x64>)
 800093a:	2200      	movs	r2, #0
 800093c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800093e:	4b09      	ldr	r3, [pc, #36]	; (8000964 <MX_SPI2_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000944:	4b07      	ldr	r3, [pc, #28]	; (8000964 <MX_SPI2_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800094a:	4b06      	ldr	r3, [pc, #24]	; (8000964 <MX_SPI2_Init+0x64>)
 800094c:	220a      	movs	r2, #10
 800094e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000950:	4804      	ldr	r0, [pc, #16]	; (8000964 <MX_SPI2_Init+0x64>)
 8000952:	f002 f8d1 	bl	8002af8 <HAL_SPI_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800095c:	f7ff ffca 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	200000f4 	.word	0x200000f4
 8000968:	40003800 	.word	0x40003800

0800096c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b08a      	sub	sp, #40	; 0x28
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]
 8000982:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a28      	ldr	r2, [pc, #160]	; (8000a2c <HAL_SPI_MspInit+0xc0>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d14a      	bne.n	8000a24 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	613b      	str	r3, [r7, #16]
 8000992:	4b27      	ldr	r3, [pc, #156]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 8000994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000996:	4a26      	ldr	r2, [pc, #152]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 8000998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800099c:	6413      	str	r3, [r2, #64]	; 0x40
 800099e:	4b24      	ldr	r3, [pc, #144]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 80009a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60fb      	str	r3, [r7, #12]
 80009ae:	4b20      	ldr	r3, [pc, #128]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a1f      	ldr	r2, [pc, #124]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 80009b4:	f043 0304 	orr.w	r3, r3, #4
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b1d      	ldr	r3, [pc, #116]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0304 	and.w	r3, r3, #4
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	4b19      	ldr	r3, [pc, #100]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a18      	ldr	r2, [pc, #96]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b16      	ldr	r3, [pc, #88]	; (8000a30 <HAL_SPI_MspInit+0xc4>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009e2:	230c      	movs	r3, #12
 80009e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e6:	2302      	movs	r3, #2
 80009e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ee:	2303      	movs	r3, #3
 80009f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009f2:	2305      	movs	r3, #5
 80009f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	4619      	mov	r1, r3
 80009fc:	480d      	ldr	r0, [pc, #52]	; (8000a34 <HAL_SPI_MspInit+0xc8>)
 80009fe:	f000 fd7f 	bl	8001500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a10:	2303      	movs	r3, #3
 8000a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a14:	2305      	movs	r3, #5
 8000a16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4806      	ldr	r0, [pc, #24]	; (8000a38 <HAL_SPI_MspInit+0xcc>)
 8000a20:	f000 fd6e 	bl	8001500 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000a24:	bf00      	nop
 8000a26:	3728      	adds	r7, #40	; 0x28
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40003800 	.word	0x40003800
 8000a30:	40023800 	.word	0x40023800
 8000a34:	40020800 	.word	0x40020800
 8000a38:	40020400 	.word	0x40020400

08000a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a42:	2300      	movs	r3, #0
 8000a44:	607b      	str	r3, [r7, #4]
 8000a46:	4b10      	ldr	r3, [pc, #64]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4a:	4a0f      	ldr	r2, [pc, #60]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a50:	6453      	str	r3, [r2, #68]	; 0x44
 8000a52:	4b0d      	ldr	r3, [pc, #52]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a5e:	2300      	movs	r3, #0
 8000a60:	603b      	str	r3, [r7, #0]
 8000a62:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a66:	4a08      	ldr	r2, [pc, #32]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <HAL_MspInit+0x4c>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a76:	603b      	str	r3, [r7, #0]
 8000a78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	370c      	adds	r7, #12
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	40023800 	.word	0x40023800

08000a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a90:	e7fe      	b.n	8000a90 <NMI_Handler+0x4>

08000a92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <HardFault_Handler+0x4>

08000a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <MemManage_Handler+0x4>

08000a9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aa2:	e7fe      	b.n	8000aa2 <BusFault_Handler+0x4>

08000aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <UsageFault_Handler+0x4>

08000aaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aaa:	b480      	push	{r7}
 8000aac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr

08000ac6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ac6:	b480      	push	{r7}
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ad8:	f000 fb2a 	bl	8001130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000ae4:	4802      	ldr	r0, [pc, #8]	; (8000af0 <USART1_IRQHandler+0x10>)
 8000ae6:	f003 fc07 	bl	80042f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000264 	.word	0x20000264

08000af4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b086      	sub	sp, #24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b00:	2300      	movs	r3, #0
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	e00a      	b.n	8000b1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b06:	f3af 8000 	nop.w
 8000b0a:	4601      	mov	r1, r0
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	1c5a      	adds	r2, r3, #1
 8000b10:	60ba      	str	r2, [r7, #8]
 8000b12:	b2ca      	uxtb	r2, r1
 8000b14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	617b      	str	r3, [r7, #20]
 8000b1c:	697a      	ldr	r2, [r7, #20]
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	429a      	cmp	r2, r3
 8000b22:	dbf0      	blt.n	8000b06 <_read+0x12>
  }

  return len;
 8000b24:	687b      	ldr	r3, [r7, #4]
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3718      	adds	r7, #24
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b086      	sub	sp, #24
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	60f8      	str	r0, [r7, #12]
 8000b36:	60b9      	str	r1, [r7, #8]
 8000b38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	617b      	str	r3, [r7, #20]
 8000b3e:	e009      	b.n	8000b54 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	60ba      	str	r2, [r7, #8]
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f000 fa07 	bl	8000f5c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	3301      	adds	r3, #1
 8000b52:	617b      	str	r3, [r7, #20]
 8000b54:	697a      	ldr	r2, [r7, #20]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	dbf1      	blt.n	8000b40 <_write+0x12>
  }
  return len;
 8000b5c:	687b      	ldr	r3, [r7, #4]
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3718      	adds	r7, #24
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <_close>:

int _close(int file)
{
 8000b66:	b480      	push	{r7}
 8000b68:	b083      	sub	sp, #12
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	370c      	adds	r7, #12
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	b083      	sub	sp, #12
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	6078      	str	r0, [r7, #4]
 8000b86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b8e:	605a      	str	r2, [r3, #4]
  return 0;
 8000b90:	2300      	movs	r3, #0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <_isatty>:

int _isatty(int file)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	b083      	sub	sp, #12
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	370c      	adds	r7, #12
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bc0:	2300      	movs	r3, #0
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3714      	adds	r7, #20
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
	...

08000bd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bd8:	4a14      	ldr	r2, [pc, #80]	; (8000c2c <_sbrk+0x5c>)
 8000bda:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <_sbrk+0x60>)
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000be4:	4b13      	ldr	r3, [pc, #76]	; (8000c34 <_sbrk+0x64>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d102      	bne.n	8000bf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bec:	4b11      	ldr	r3, [pc, #68]	; (8000c34 <_sbrk+0x64>)
 8000bee:	4a12      	ldr	r2, [pc, #72]	; (8000c38 <_sbrk+0x68>)
 8000bf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bf2:	4b10      	ldr	r3, [pc, #64]	; (8000c34 <_sbrk+0x64>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d207      	bcs.n	8000c10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c00:	f005 fb22 	bl	8006248 <__errno>
 8000c04:	4603      	mov	r3, r0
 8000c06:	220c      	movs	r2, #12
 8000c08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0e:	e009      	b.n	8000c24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <_sbrk+0x64>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c16:	4b07      	ldr	r3, [pc, #28]	; (8000c34 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	4a05      	ldr	r2, [pc, #20]	; (8000c34 <_sbrk+0x64>)
 8000c20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c22:	68fb      	ldr	r3, [r7, #12]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20020000 	.word	0x20020000
 8000c30:	00000400 	.word	0x00000400
 8000c34:	2000014c 	.word	0x2000014c
 8000c38:	20000430 	.word	0x20000430

08000c3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c40:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <SystemInit+0x20>)
 8000c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c46:	4a05      	ldr	r2, [pc, #20]	; (8000c5c <SystemInit+0x20>)
 8000c48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b092      	sub	sp, #72	; 0x48
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c66:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]
 8000c80:	615a      	str	r2, [r3, #20]
 8000c82:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2220      	movs	r2, #32
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f005 fa8e 	bl	80061ac <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c90:	4b45      	ldr	r3, [pc, #276]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000c92:	4a46      	ldr	r2, [pc, #280]	; (8000dac <MX_TIM1_Init+0x14c>)
 8000c94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000c96:	4b44      	ldr	r3, [pc, #272]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9c:	4b42      	ldr	r3, [pc, #264]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 8400-1;
 8000ca2:	4b41      	ldr	r3, [pc, #260]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000ca4:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8000ca8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000caa:	4b3f      	ldr	r3, [pc, #252]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cb0:	4b3d      	ldr	r3, [pc, #244]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cb6:	4b3c      	ldr	r3, [pc, #240]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000cbc:	483a      	ldr	r0, [pc, #232]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000cbe:	f002 fcf1 	bl	80036a4 <HAL_TIM_PWM_Init>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000cc8:	f7ff fe14 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cd4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000cd8:	4619      	mov	r1, r3
 8000cda:	4833      	ldr	r0, [pc, #204]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000cdc:	f003 f93e 	bl	8003f5c <HAL_TIMEx_MasterConfigSynchronization>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8000ce6:	f7ff fe05 	bl	80008f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cea:	2360      	movs	r3, #96	; 0x60
 8000cec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d02:	2300      	movs	r3, #0
 8000d04:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4826      	ldr	r0, [pc, #152]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000d10:	f002 fde0 	bl	80038d4 <HAL_TIM_PWM_ConfigChannel>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000d1a:	f7ff fdeb 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d22:	2204      	movs	r2, #4
 8000d24:	4619      	mov	r1, r3
 8000d26:	4820      	ldr	r0, [pc, #128]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000d28:	f002 fdd4 	bl	80038d4 <HAL_TIM_PWM_ConfigChannel>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000d32:	f7ff fddf 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d3a:	2208      	movs	r2, #8
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	481a      	ldr	r0, [pc, #104]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000d40:	f002 fdc8 	bl	80038d4 <HAL_TIM_PWM_ConfigChannel>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8000d4a:	f7ff fdd3 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d52:	220c      	movs	r2, #12
 8000d54:	4619      	mov	r1, r3
 8000d56:	4814      	ldr	r0, [pc, #80]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000d58:	f002 fdbc 	bl	80038d4 <HAL_TIM_PWM_ConfigChannel>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8000d62:	f7ff fdc7 	bl	80008f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d66:	2300      	movs	r3, #0
 8000d68:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d7a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d7e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	4619      	mov	r1, r3
 8000d88:	4807      	ldr	r0, [pc, #28]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000d8a:	f003 f963 	bl	8004054 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8000d94:	f7ff fdae 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000d98:	4803      	ldr	r0, [pc, #12]	; (8000da8 <MX_TIM1_Init+0x148>)
 8000d9a:	f000 f82b 	bl	8000df4 <HAL_TIM_MspPostInit>

}
 8000d9e:	bf00      	nop
 8000da0:	3748      	adds	r7, #72	; 0x48
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000150 	.word	0x20000150
 8000dac:	40010000 	.word	0x40010000

08000db0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a0b      	ldr	r2, [pc, #44]	; (8000dec <HAL_TIM_PWM_MspInit+0x3c>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d10d      	bne.n	8000dde <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	; (8000df0 <HAL_TIM_PWM_MspInit+0x40>)
 8000dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dca:	4a09      	ldr	r2, [pc, #36]	; (8000df0 <HAL_TIM_PWM_MspInit+0x40>)
 8000dcc:	f043 0301 	orr.w	r3, r3, #1
 8000dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <HAL_TIM_PWM_MspInit+0x40>)
 8000dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd6:	f003 0301 	and.w	r3, r3, #1
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	40010000 	.word	0x40010000
 8000df0:	40023800 	.word	0x40023800

08000df4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b088      	sub	sp, #32
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a12      	ldr	r2, [pc, #72]	; (8000e5c <HAL_TIM_MspPostInit+0x68>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d11e      	bne.n	8000e54 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <HAL_TIM_MspPostInit+0x6c>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1e:	4a10      	ldr	r2, [pc, #64]	; (8000e60 <HAL_TIM_MspPostInit+0x6c>)
 8000e20:	f043 0310 	orr.w	r3, r3, #16
 8000e24:	6313      	str	r3, [r2, #48]	; 0x30
 8000e26:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <HAL_TIM_MspPostInit+0x6c>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e2a:	f003 0310 	and.w	r3, r3, #16
 8000e2e:	60bb      	str	r3, [r7, #8]
 8000e30:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Front_PWMA_Pin|Front_PWMB_Pin|Back_PWMA_Pin|Back_PWMB_Pin;
 8000e32:	f44f 43d4 	mov.w	r3, #27136	; 0x6a00
 8000e36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e40:	2303      	movs	r3, #3
 8000e42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000e44:	2301      	movs	r3, #1
 8000e46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e48:	f107 030c 	add.w	r3, r7, #12
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <HAL_TIM_MspPostInit+0x70>)
 8000e50:	f000 fb56 	bl	8001500 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e54:	bf00      	nop
 8000e56:	3720      	adds	r7, #32
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40010000 	.word	0x40010000
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40021000 	.word	0x40021000

08000e68 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e6c:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e6e:	4a12      	ldr	r2, [pc, #72]	; (8000eb8 <MX_USART1_UART_Init+0x50>)
 8000e70:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e72:	4b10      	ldr	r3, [pc, #64]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e78:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e7a:	4b0e      	ldr	r3, [pc, #56]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e80:	4b0c      	ldr	r3, [pc, #48]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e86:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e8c:	4b09      	ldr	r3, [pc, #36]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e8e:	220c      	movs	r2, #12
 8000e90:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e92:	4b08      	ldr	r3, [pc, #32]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <MX_USART1_UART_Init+0x4c>)
 8000ea0:	f003 f92a 	bl	80040f8 <HAL_UART_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000eaa:	f7ff fd23 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000264 	.word	0x20000264
 8000eb8:	40011000 	.word	0x40011000

08000ebc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b08a      	sub	sp, #40	; 0x28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
 8000ecc:	605a      	str	r2, [r3, #4]
 8000ece:	609a      	str	r2, [r3, #8]
 8000ed0:	60da      	str	r2, [r3, #12]
 8000ed2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a1d      	ldr	r2, [pc, #116]	; (8000f50 <HAL_UART_MspInit+0x94>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d134      	bne.n	8000f48 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
 8000ee2:	4b1c      	ldr	r3, [pc, #112]	; (8000f54 <HAL_UART_MspInit+0x98>)
 8000ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee6:	4a1b      	ldr	r2, [pc, #108]	; (8000f54 <HAL_UART_MspInit+0x98>)
 8000ee8:	f043 0310 	orr.w	r3, r3, #16
 8000eec:	6453      	str	r3, [r2, #68]	; 0x44
 8000eee:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <HAL_UART_MspInit+0x98>)
 8000ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ef2:	f003 0310 	and.w	r3, r3, #16
 8000ef6:	613b      	str	r3, [r7, #16]
 8000ef8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
 8000efe:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <HAL_UART_MspInit+0x98>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a14      	ldr	r2, [pc, #80]	; (8000f54 <HAL_UART_MspInit+0x98>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <HAL_UART_MspInit+0x98>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60fb      	str	r3, [r7, #12]
 8000f14:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f16:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f24:	2303      	movs	r3, #3
 8000f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f28:	2307      	movs	r3, #7
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 0314 	add.w	r3, r7, #20
 8000f30:	4619      	mov	r1, r3
 8000f32:	4809      	ldr	r0, [pc, #36]	; (8000f58 <HAL_UART_MspInit+0x9c>)
 8000f34:	f000 fae4 	bl	8001500 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	2025      	movs	r0, #37	; 0x25
 8000f3e:	f000 fa16 	bl	800136e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f42:	2025      	movs	r0, #37	; 0x25
 8000f44:	f000 fa2f 	bl	80013a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f48:	bf00      	nop
 8000f4a:	3728      	adds	r7, #40	; 0x28
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	40011000 	.word	0x40011000
 8000f54:	40023800 	.word	0x40023800
 8000f58:	40020000 	.word	0x40020000

08000f5c <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
PUTCHAR_PROTOTYPE
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]

  /* Place your implementation of fputc here */

  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000f64:	1d39      	adds	r1, r7, #4
 8000f66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4803      	ldr	r0, [pc, #12]	; (8000f7c <__io_putchar+0x20>)
 8000f6e:	f003 f913 	bl	8004198 <HAL_UART_Transmit>

  return ch;
 8000f72:	687b      	ldr	r3, [r7, #4]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000264 	.word	0x20000264

08000f80 <HAL_UART_RxCpltCallback>:
//* 
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]

  //* USART1 
  if (huart == &huart1)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a27      	ldr	r2, [pc, #156]	; (8001028 <HAL_UART_RxCpltCallback+0xa8>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d147      	bne.n	8001020 <HAL_UART_RxCpltCallback+0xa0>
  {

    printf("%c", USART1_NewData);
 8000f90:	4b26      	ldr	r3, [pc, #152]	; (800102c <HAL_UART_RxCpltCallback+0xac>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4618      	mov	r0, r3
 8000f96:	f004 ffcd 	bl	8005f34 <putchar>
    //* ?
    if ((USART1_Rx_STA & 0x8000) == 0)
 8000f9a:	4b25      	ldr	r3, [pc, #148]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000f9c:	881b      	ldrh	r3, [r3, #0]
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	db38      	blt.n	8001016 <HAL_UART_RxCpltCallback+0x96>
    {
      //* 
      if (USART1_Rx_STA & 0x4000)
 8000fa4:	4b22      	ldr	r3, [pc, #136]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000fa6:	881b      	ldrh	r3, [r3, #0]
 8000fa8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d011      	beq.n	8000fd4 <HAL_UART_RxCpltCallback+0x54>
      {
        if (USART1_NewData != 0x0a) //? 0x0a()
 8000fb0:	4b1e      	ldr	r3, [pc, #120]	; (800102c <HAL_UART_RxCpltCallback+0xac>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	2b0a      	cmp	r3, #10
 8000fb6:	d003      	beq.n	8000fc0 <HAL_UART_RxCpltCallback+0x40>
          USART1_Rx_STA = 0;
 8000fb8:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	801a      	strh	r2, [r3, #0]
 8000fbe:	e02a      	b.n	8001016 <HAL_UART_RxCpltCallback+0x96>
        else
          USART1_Rx_STA |= 0x8000;
 8000fc0:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000fc2:	881b      	ldrh	r3, [r3, #0]
 8000fc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000fc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	4b18      	ldr	r3, [pc, #96]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000fd0:	801a      	strh	r2, [r3, #0]
 8000fd2:	e020      	b.n	8001016 <HAL_UART_RxCpltCallback+0x96>
      }
      else
      { //* 
        if (USART1_NewData == 0x0d)
 8000fd4:	4b15      	ldr	r3, [pc, #84]	; (800102c <HAL_UART_RxCpltCallback+0xac>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b0d      	cmp	r3, #13
 8000fda:	d107      	bne.n	8000fec <HAL_UART_RxCpltCallback+0x6c>
          USART1_Rx_STA |= 0x4000;
 8000fdc:	4b14      	ldr	r3, [pc, #80]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000fde:	881b      	ldrh	r3, [r3, #0]
 8000fe0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	4b12      	ldr	r3, [pc, #72]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000fe8:	801a      	strh	r2, [r3, #0]
 8000fea:	e014      	b.n	8001016 <HAL_UART_RxCpltCallback+0x96>
        else
        {
          //* 
          USART1_Rx_Buf[USART1_Rx_STA & 0x3FFF] = USART1_NewData;
 8000fec:	4b10      	ldr	r3, [pc, #64]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000ff4:	4a0d      	ldr	r2, [pc, #52]	; (800102c <HAL_UART_RxCpltCallback+0xac>)
 8000ff6:	7811      	ldrb	r1, [r2, #0]
 8000ff8:	4a0e      	ldr	r2, [pc, #56]	; (8001034 <HAL_UART_RxCpltCallback+0xb4>)
 8000ffa:	54d1      	strb	r1, [r2, r3]
          USART1_Rx_STA++;
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	3301      	adds	r3, #1
 8001002:	b29a      	uxth	r2, r3
 8001004:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8001006:	801a      	strh	r2, [r3, #0]
          if (USART1_Rx_STA > (USART1_REC_LEN - 1))
 8001008:	4b09      	ldr	r3, [pc, #36]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	2bc7      	cmp	r3, #199	; 0xc7
 800100e:	d902      	bls.n	8001016 <HAL_UART_RxCpltCallback+0x96>
            USART1_Rx_STA = 0;
 8001010:	4b07      	ldr	r3, [pc, #28]	; (8001030 <HAL_UART_RxCpltCallback+0xb0>)
 8001012:	2200      	movs	r2, #0
 8001014:	801a      	strh	r2, [r3, #0]
        }
      }
    }
    //* 
    HAL_UART_Receive_IT(&huart1, (uint8_t *)&USART1_NewData, 1);
 8001016:	2201      	movs	r2, #1
 8001018:	4904      	ldr	r1, [pc, #16]	; (800102c <HAL_UART_RxCpltCallback+0xac>)
 800101a:	4803      	ldr	r0, [pc, #12]	; (8001028 <HAL_UART_RxCpltCallback+0xa8>)
 800101c:	f003 f947 	bl	80042ae <HAL_UART_Receive_IT>
  //     }
  //   }
  //   //* 
  //   HAL_UART_Receive_IT(&huart2, (uint8_t *)&USART2_NewData, 1);
  // }
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000264 	.word	0x20000264
 800102c:	20000262 	.word	0x20000262
 8001030:	20000260 	.word	0x20000260
 8001034:	20000198 	.word	0x20000198

08001038 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001038:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001070 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800103c:	f7ff fdfe 	bl	8000c3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001040:	480c      	ldr	r0, [pc, #48]	; (8001074 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001042:	490d      	ldr	r1, [pc, #52]	; (8001078 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001044:	4a0d      	ldr	r2, [pc, #52]	; (800107c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001048:	e002      	b.n	8001050 <LoopCopyDataInit>

0800104a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800104a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800104c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104e:	3304      	adds	r3, #4

08001050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001054:	d3f9      	bcc.n	800104a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001056:	4a0a      	ldr	r2, [pc, #40]	; (8001080 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001058:	4c0a      	ldr	r4, [pc, #40]	; (8001084 <LoopFillZerobss+0x22>)
  movs r3, #0
 800105a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800105c:	e001      	b.n	8001062 <LoopFillZerobss>

0800105e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001060:	3204      	adds	r2, #4

08001062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001064:	d3fb      	bcc.n	800105e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001066:	f005 f8f5 	bl	8006254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800106a:	f7ff fb51 	bl	8000710 <main>
  bx  lr    
 800106e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001070:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001074:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001078:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 800107c:	08007084 	.word	0x08007084
  ldr r2, =_sbss
 8001080:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001084:	2000042c 	.word	0x2000042c

08001088 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001088:	e7fe      	b.n	8001088 <ADC_IRQHandler>
	...

0800108c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001090:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <HAL_Init+0x40>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a0d      	ldr	r2, [pc, #52]	; (80010cc <HAL_Init+0x40>)
 8001096:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800109a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800109c:	4b0b      	ldr	r3, [pc, #44]	; (80010cc <HAL_Init+0x40>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a0a      	ldr	r2, [pc, #40]	; (80010cc <HAL_Init+0x40>)
 80010a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010a8:	4b08      	ldr	r3, [pc, #32]	; (80010cc <HAL_Init+0x40>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a07      	ldr	r2, [pc, #28]	; (80010cc <HAL_Init+0x40>)
 80010ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010b4:	2003      	movs	r0, #3
 80010b6:	f000 f94f 	bl	8001358 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ba:	200f      	movs	r0, #15
 80010bc:	f000 f808 	bl	80010d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010c0:	f7ff fcbc 	bl	8000a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40023c00 	.word	0x40023c00

080010d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010d8:	4b12      	ldr	r3, [pc, #72]	; (8001124 <HAL_InitTick+0x54>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b12      	ldr	r3, [pc, #72]	; (8001128 <HAL_InitTick+0x58>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f967 	bl	80013c2 <HAL_SYSTICK_Config>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00e      	b.n	800111c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d80a      	bhi.n	800111a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001104:	2200      	movs	r2, #0
 8001106:	6879      	ldr	r1, [r7, #4]
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f000 f92f 	bl	800136e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001110:	4a06      	ldr	r2, [pc, #24]	; (800112c <HAL_InitTick+0x5c>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e000      	b.n	800111c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000000 	.word	0x20000000
 8001128:	20000008 	.word	0x20000008
 800112c:	20000004 	.word	0x20000004

08001130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001134:	4b06      	ldr	r3, [pc, #24]	; (8001150 <HAL_IncTick+0x20>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b06      	ldr	r3, [pc, #24]	; (8001154 <HAL_IncTick+0x24>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <HAL_IncTick+0x24>)
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	20000008 	.word	0x20000008
 8001154:	200002ac 	.word	0x200002ac

08001158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return uwTick;
 800115c:	4b03      	ldr	r3, [pc, #12]	; (800116c <HAL_GetTick+0x14>)
 800115e:	681b      	ldr	r3, [r3, #0]
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	200002ac 	.word	0x200002ac

08001170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001178:	f7ff ffee 	bl	8001158 <HAL_GetTick>
 800117c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001188:	d005      	beq.n	8001196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800118a:	4b0a      	ldr	r3, [pc, #40]	; (80011b4 <HAL_Delay+0x44>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4413      	add	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001196:	bf00      	nop
 8001198:	f7ff ffde 	bl	8001158 <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d8f7      	bhi.n	8001198 <HAL_Delay+0x28>
  {
  }
}
 80011a8:	bf00      	nop
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000008 	.word	0x20000008

080011b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c8:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <__NVIC_SetPriorityGrouping+0x44>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d4:	4013      	ands	r3, r2
 80011d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ea:	4a04      	ldr	r2, [pc, #16]	; (80011fc <__NVIC_SetPriorityGrouping+0x44>)
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	60d3      	str	r3, [r2, #12]
}
 80011f0:	bf00      	nop
 80011f2:	3714      	adds	r7, #20
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001204:	4b04      	ldr	r3, [pc, #16]	; (8001218 <__NVIC_GetPriorityGrouping+0x18>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	0a1b      	lsrs	r3, r3, #8
 800120a:	f003 0307 	and.w	r3, r3, #7
}
 800120e:	4618      	mov	r0, r3
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	2b00      	cmp	r3, #0
 800122c:	db0b      	blt.n	8001246 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	f003 021f 	and.w	r2, r3, #31
 8001234:	4907      	ldr	r1, [pc, #28]	; (8001254 <__NVIC_EnableIRQ+0x38>)
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	095b      	lsrs	r3, r3, #5
 800123c:	2001      	movs	r0, #1
 800123e:	fa00 f202 	lsl.w	r2, r0, r2
 8001242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e000e100 	.word	0xe000e100

08001258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	2b00      	cmp	r3, #0
 800126a:	db0a      	blt.n	8001282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	b2da      	uxtb	r2, r3
 8001270:	490c      	ldr	r1, [pc, #48]	; (80012a4 <__NVIC_SetPriority+0x4c>)
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	b2d2      	uxtb	r2, r2
 800127a:	440b      	add	r3, r1
 800127c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001280:	e00a      	b.n	8001298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4908      	ldr	r1, [pc, #32]	; (80012a8 <__NVIC_SetPriority+0x50>)
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	f003 030f 	and.w	r3, r3, #15
 800128e:	3b04      	subs	r3, #4
 8001290:	0112      	lsls	r2, r2, #4
 8001292:	b2d2      	uxtb	r2, r2
 8001294:	440b      	add	r3, r1
 8001296:	761a      	strb	r2, [r3, #24]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000e100 	.word	0xe000e100
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b089      	sub	sp, #36	; 0x24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	f1c3 0307 	rsb	r3, r3, #7
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	bf28      	it	cs
 80012ca:	2304      	movcs	r3, #4
 80012cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	3304      	adds	r3, #4
 80012d2:	2b06      	cmp	r3, #6
 80012d4:	d902      	bls.n	80012dc <NVIC_EncodePriority+0x30>
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3b03      	subs	r3, #3
 80012da:	e000      	b.n	80012de <NVIC_EncodePriority+0x32>
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e0:	f04f 32ff 	mov.w	r2, #4294967295
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	43da      	mvns	r2, r3
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	401a      	ands	r2, r3
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f4:	f04f 31ff 	mov.w	r1, #4294967295
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	fa01 f303 	lsl.w	r3, r1, r3
 80012fe:	43d9      	mvns	r1, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001304:	4313      	orrs	r3, r2
         );
}
 8001306:	4618      	mov	r0, r3
 8001308:	3724      	adds	r7, #36	; 0x24
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
	...

08001314 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001324:	d301      	bcc.n	800132a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001326:	2301      	movs	r3, #1
 8001328:	e00f      	b.n	800134a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800132a:	4a0a      	ldr	r2, [pc, #40]	; (8001354 <SysTick_Config+0x40>)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3b01      	subs	r3, #1
 8001330:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001332:	210f      	movs	r1, #15
 8001334:	f04f 30ff 	mov.w	r0, #4294967295
 8001338:	f7ff ff8e 	bl	8001258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800133c:	4b05      	ldr	r3, [pc, #20]	; (8001354 <SysTick_Config+0x40>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001342:	4b04      	ldr	r3, [pc, #16]	; (8001354 <SysTick_Config+0x40>)
 8001344:	2207      	movs	r2, #7
 8001346:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	e000e010 	.word	0xe000e010

08001358 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff29 	bl	80011b8 <__NVIC_SetPriorityGrouping>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800136e:	b580      	push	{r7, lr}
 8001370:	b086      	sub	sp, #24
 8001372:	af00      	add	r7, sp, #0
 8001374:	4603      	mov	r3, r0
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
 800137a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001380:	f7ff ff3e 	bl	8001200 <__NVIC_GetPriorityGrouping>
 8001384:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	68b9      	ldr	r1, [r7, #8]
 800138a:	6978      	ldr	r0, [r7, #20]
 800138c:	f7ff ff8e 	bl	80012ac <NVIC_EncodePriority>
 8001390:	4602      	mov	r2, r0
 8001392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001396:	4611      	mov	r1, r2
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ff5d 	bl	8001258 <__NVIC_SetPriority>
}
 800139e:	bf00      	nop
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}

080013a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b082      	sub	sp, #8
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	4603      	mov	r3, r0
 80013ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff31 	bl	800121c <__NVIC_EnableIRQ>
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff ffa2 	bl	8001314 <SysTick_Config>
 80013d0:	4603      	mov	r3, r0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}

080013da <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013da:	b580      	push	{r7, lr}
 80013dc:	b084      	sub	sp, #16
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80013e8:	f7ff feb6 	bl	8001158 <HAL_GetTick>
 80013ec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d008      	beq.n	800140c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2280      	movs	r2, #128	; 0x80
 80013fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	2200      	movs	r2, #0
 8001404:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e052      	b.n	80014b2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f022 0216 	bic.w	r2, r2, #22
 800141a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	695a      	ldr	r2, [r3, #20]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800142a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001430:	2b00      	cmp	r3, #0
 8001432:	d103      	bne.n	800143c <HAL_DMA_Abort+0x62>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001438:	2b00      	cmp	r3, #0
 800143a:	d007      	beq.n	800144c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f022 0208 	bic.w	r2, r2, #8
 800144a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	681a      	ldr	r2, [r3, #0]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f022 0201 	bic.w	r2, r2, #1
 800145a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800145c:	e013      	b.n	8001486 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800145e:	f7ff fe7b 	bl	8001158 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b05      	cmp	r3, #5
 800146a:	d90c      	bls.n	8001486 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2220      	movs	r2, #32
 8001470:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2203      	movs	r2, #3
 8001476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e015      	b.n	80014b2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0301 	and.w	r3, r3, #1
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1e4      	bne.n	800145e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001498:	223f      	movs	r2, #63	; 0x3f
 800149a:	409a      	lsls	r2, r3
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d004      	beq.n	80014d8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2280      	movs	r2, #128	; 0x80
 80014d2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e00c      	b.n	80014f2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2205      	movs	r2, #5
 80014dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f022 0201 	bic.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
	...

08001500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001500:	b480      	push	{r7}
 8001502:	b089      	sub	sp, #36	; 0x24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800150a:	2300      	movs	r3, #0
 800150c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001512:	2300      	movs	r3, #0
 8001514:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001516:	2300      	movs	r3, #0
 8001518:	61fb      	str	r3, [r7, #28]
 800151a:	e16b      	b.n	80017f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800151c:	2201      	movs	r2, #1
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	697a      	ldr	r2, [r7, #20]
 800152c:	4013      	ands	r3, r2
 800152e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001530:	693a      	ldr	r2, [r7, #16]
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	429a      	cmp	r2, r3
 8001536:	f040 815a 	bne.w	80017ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f003 0303 	and.w	r3, r3, #3
 8001542:	2b01      	cmp	r3, #1
 8001544:	d005      	beq.n	8001552 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800154e:	2b02      	cmp	r3, #2
 8001550:	d130      	bne.n	80015b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	2203      	movs	r2, #3
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	69ba      	ldr	r2, [r7, #24]
 8001566:	4013      	ands	r3, r2
 8001568:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	68da      	ldr	r2, [r3, #12]
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4313      	orrs	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001588:	2201      	movs	r2, #1
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	4013      	ands	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	091b      	lsrs	r3, r3, #4
 800159e:	f003 0201 	and.w	r2, r3, #1
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 0303 	and.w	r3, r3, #3
 80015bc:	2b03      	cmp	r3, #3
 80015be:	d017      	beq.n	80015f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	005b      	lsls	r3, r3, #1
 80015ca:	2203      	movs	r2, #3
 80015cc:	fa02 f303 	lsl.w	r3, r2, r3
 80015d0:	43db      	mvns	r3, r3
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4013      	ands	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f003 0303 	and.w	r3, r3, #3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d123      	bne.n	8001644 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	08da      	lsrs	r2, r3, #3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3208      	adds	r2, #8
 8001604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001608:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	f003 0307 	and.w	r3, r3, #7
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	220f      	movs	r2, #15
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	43db      	mvns	r3, r3
 800161a:	69ba      	ldr	r2, [r7, #24]
 800161c:	4013      	ands	r3, r2
 800161e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	691a      	ldr	r2, [r3, #16]
 8001624:	69fb      	ldr	r3, [r7, #28]
 8001626:	f003 0307 	and.w	r3, r3, #7
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	4313      	orrs	r3, r2
 8001634:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	08da      	lsrs	r2, r3, #3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	3208      	adds	r2, #8
 800163e:	69b9      	ldr	r1, [r7, #24]
 8001640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	2203      	movs	r2, #3
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4013      	ands	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f003 0203 	and.w	r2, r3, #3
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4313      	orrs	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001680:	2b00      	cmp	r3, #0
 8001682:	f000 80b4 	beq.w	80017ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	4b60      	ldr	r3, [pc, #384]	; (800180c <HAL_GPIO_Init+0x30c>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168e:	4a5f      	ldr	r2, [pc, #380]	; (800180c <HAL_GPIO_Init+0x30c>)
 8001690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001694:	6453      	str	r3, [r2, #68]	; 0x44
 8001696:	4b5d      	ldr	r3, [pc, #372]	; (800180c <HAL_GPIO_Init+0x30c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016a2:	4a5b      	ldr	r2, [pc, #364]	; (8001810 <HAL_GPIO_Init+0x310>)
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	089b      	lsrs	r3, r3, #2
 80016a8:	3302      	adds	r3, #2
 80016aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	f003 0303 	and.w	r3, r3, #3
 80016b6:	009b      	lsls	r3, r3, #2
 80016b8:	220f      	movs	r2, #15
 80016ba:	fa02 f303 	lsl.w	r3, r2, r3
 80016be:	43db      	mvns	r3, r3
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	4013      	ands	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	4a52      	ldr	r2, [pc, #328]	; (8001814 <HAL_GPIO_Init+0x314>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d02b      	beq.n	8001726 <HAL_GPIO_Init+0x226>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a51      	ldr	r2, [pc, #324]	; (8001818 <HAL_GPIO_Init+0x318>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d025      	beq.n	8001722 <HAL_GPIO_Init+0x222>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a50      	ldr	r2, [pc, #320]	; (800181c <HAL_GPIO_Init+0x31c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d01f      	beq.n	800171e <HAL_GPIO_Init+0x21e>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a4f      	ldr	r2, [pc, #316]	; (8001820 <HAL_GPIO_Init+0x320>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d019      	beq.n	800171a <HAL_GPIO_Init+0x21a>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a4e      	ldr	r2, [pc, #312]	; (8001824 <HAL_GPIO_Init+0x324>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d013      	beq.n	8001716 <HAL_GPIO_Init+0x216>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a4d      	ldr	r2, [pc, #308]	; (8001828 <HAL_GPIO_Init+0x328>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d00d      	beq.n	8001712 <HAL_GPIO_Init+0x212>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a4c      	ldr	r2, [pc, #304]	; (800182c <HAL_GPIO_Init+0x32c>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d007      	beq.n	800170e <HAL_GPIO_Init+0x20e>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a4b      	ldr	r2, [pc, #300]	; (8001830 <HAL_GPIO_Init+0x330>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d101      	bne.n	800170a <HAL_GPIO_Init+0x20a>
 8001706:	2307      	movs	r3, #7
 8001708:	e00e      	b.n	8001728 <HAL_GPIO_Init+0x228>
 800170a:	2308      	movs	r3, #8
 800170c:	e00c      	b.n	8001728 <HAL_GPIO_Init+0x228>
 800170e:	2306      	movs	r3, #6
 8001710:	e00a      	b.n	8001728 <HAL_GPIO_Init+0x228>
 8001712:	2305      	movs	r3, #5
 8001714:	e008      	b.n	8001728 <HAL_GPIO_Init+0x228>
 8001716:	2304      	movs	r3, #4
 8001718:	e006      	b.n	8001728 <HAL_GPIO_Init+0x228>
 800171a:	2303      	movs	r3, #3
 800171c:	e004      	b.n	8001728 <HAL_GPIO_Init+0x228>
 800171e:	2302      	movs	r3, #2
 8001720:	e002      	b.n	8001728 <HAL_GPIO_Init+0x228>
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <HAL_GPIO_Init+0x228>
 8001726:	2300      	movs	r3, #0
 8001728:	69fa      	ldr	r2, [r7, #28]
 800172a:	f002 0203 	and.w	r2, r2, #3
 800172e:	0092      	lsls	r2, r2, #2
 8001730:	4093      	lsls	r3, r2
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	4313      	orrs	r3, r2
 8001736:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001738:	4935      	ldr	r1, [pc, #212]	; (8001810 <HAL_GPIO_Init+0x310>)
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	089b      	lsrs	r3, r3, #2
 800173e:	3302      	adds	r3, #2
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001746:	4b3b      	ldr	r3, [pc, #236]	; (8001834 <HAL_GPIO_Init+0x334>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	43db      	mvns	r3, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4013      	ands	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800176a:	4a32      	ldr	r2, [pc, #200]	; (8001834 <HAL_GPIO_Init+0x334>)
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001770:	4b30      	ldr	r3, [pc, #192]	; (8001834 <HAL_GPIO_Init+0x334>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	43db      	mvns	r3, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4013      	ands	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001788:	2b00      	cmp	r3, #0
 800178a:	d003      	beq.n	8001794 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001794:	4a27      	ldr	r2, [pc, #156]	; (8001834 <HAL_GPIO_Init+0x334>)
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800179a:	4b26      	ldr	r3, [pc, #152]	; (8001834 <HAL_GPIO_Init+0x334>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	43db      	mvns	r3, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4013      	ands	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d003      	beq.n	80017be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017be:	4a1d      	ldr	r2, [pc, #116]	; (8001834 <HAL_GPIO_Init+0x334>)
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017c4:	4b1b      	ldr	r3, [pc, #108]	; (8001834 <HAL_GPIO_Init+0x334>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	43db      	mvns	r3, r3
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	4013      	ands	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d003      	beq.n	80017e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017e8:	4a12      	ldr	r2, [pc, #72]	; (8001834 <HAL_GPIO_Init+0x334>)
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3301      	adds	r3, #1
 80017f2:	61fb      	str	r3, [r7, #28]
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	2b0f      	cmp	r3, #15
 80017f8:	f67f ae90 	bls.w	800151c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017fc:	bf00      	nop
 80017fe:	bf00      	nop
 8001800:	3724      	adds	r7, #36	; 0x24
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40023800 	.word	0x40023800
 8001810:	40013800 	.word	0x40013800
 8001814:	40020000 	.word	0x40020000
 8001818:	40020400 	.word	0x40020400
 800181c:	40020800 	.word	0x40020800
 8001820:	40020c00 	.word	0x40020c00
 8001824:	40021000 	.word	0x40021000
 8001828:	40021400 	.word	0x40021400
 800182c:	40021800 	.word	0x40021800
 8001830:	40021c00 	.word	0x40021c00
 8001834:	40013c00 	.word	0x40013c00

08001838 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	807b      	strh	r3, [r7, #2]
 8001844:	4613      	mov	r3, r2
 8001846:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001848:	787b      	ldrb	r3, [r7, #1]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d003      	beq.n	8001856 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800184e:	887a      	ldrh	r2, [r7, #2]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001854:	e003      	b.n	800185e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001856:	887b      	ldrh	r3, [r7, #2]
 8001858:	041a      	lsls	r2, r3, #16
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	619a      	str	r2, [r3, #24]
}
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
	...

0800186c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d101      	bne.n	800187e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e12b      	b.n	8001ad6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d106      	bne.n	8001898 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2200      	movs	r2, #0
 800188e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7fe fef4 	bl	8000680 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2224      	movs	r2, #36	; 0x24
 800189c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f022 0201 	bic.w	r2, r2, #1
 80018ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80018ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80018d0:	f001 f8ea 	bl	8002aa8 <HAL_RCC_GetPCLK1Freq>
 80018d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	4a81      	ldr	r2, [pc, #516]	; (8001ae0 <HAL_I2C_Init+0x274>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d807      	bhi.n	80018f0 <HAL_I2C_Init+0x84>
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4a80      	ldr	r2, [pc, #512]	; (8001ae4 <HAL_I2C_Init+0x278>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	bf94      	ite	ls
 80018e8:	2301      	movls	r3, #1
 80018ea:	2300      	movhi	r3, #0
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	e006      	b.n	80018fe <HAL_I2C_Init+0x92>
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	4a7d      	ldr	r2, [pc, #500]	; (8001ae8 <HAL_I2C_Init+0x27c>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	bf94      	ite	ls
 80018f8:	2301      	movls	r3, #1
 80018fa:	2300      	movhi	r3, #0
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e0e7      	b.n	8001ad6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4a78      	ldr	r2, [pc, #480]	; (8001aec <HAL_I2C_Init+0x280>)
 800190a:	fba2 2303 	umull	r2, r3, r2, r3
 800190e:	0c9b      	lsrs	r3, r3, #18
 8001910:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	68ba      	ldr	r2, [r7, #8]
 8001922:	430a      	orrs	r2, r1
 8001924:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6a1b      	ldr	r3, [r3, #32]
 800192c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	4a6a      	ldr	r2, [pc, #424]	; (8001ae0 <HAL_I2C_Init+0x274>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d802      	bhi.n	8001940 <HAL_I2C_Init+0xd4>
 800193a:	68bb      	ldr	r3, [r7, #8]
 800193c:	3301      	adds	r3, #1
 800193e:	e009      	b.n	8001954 <HAL_I2C_Init+0xe8>
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001946:	fb02 f303 	mul.w	r3, r2, r3
 800194a:	4a69      	ldr	r2, [pc, #420]	; (8001af0 <HAL_I2C_Init+0x284>)
 800194c:	fba2 2303 	umull	r2, r3, r2, r3
 8001950:	099b      	lsrs	r3, r3, #6
 8001952:	3301      	adds	r3, #1
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	6812      	ldr	r2, [r2, #0]
 8001958:	430b      	orrs	r3, r1
 800195a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001966:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	495c      	ldr	r1, [pc, #368]	; (8001ae0 <HAL_I2C_Init+0x274>)
 8001970:	428b      	cmp	r3, r1
 8001972:	d819      	bhi.n	80019a8 <HAL_I2C_Init+0x13c>
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	1e59      	subs	r1, r3, #1
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001982:	1c59      	adds	r1, r3, #1
 8001984:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001988:	400b      	ands	r3, r1
 800198a:	2b00      	cmp	r3, #0
 800198c:	d00a      	beq.n	80019a4 <HAL_I2C_Init+0x138>
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	1e59      	subs	r1, r3, #1
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	fbb1 f3f3 	udiv	r3, r1, r3
 800199c:	3301      	adds	r3, #1
 800199e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019a2:	e051      	b.n	8001a48 <HAL_I2C_Init+0x1dc>
 80019a4:	2304      	movs	r3, #4
 80019a6:	e04f      	b.n	8001a48 <HAL_I2C_Init+0x1dc>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d111      	bne.n	80019d4 <HAL_I2C_Init+0x168>
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	1e58      	subs	r0, r3, #1
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6859      	ldr	r1, [r3, #4]
 80019b8:	460b      	mov	r3, r1
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	440b      	add	r3, r1
 80019be:	fbb0 f3f3 	udiv	r3, r0, r3
 80019c2:	3301      	adds	r3, #1
 80019c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	bf0c      	ite	eq
 80019cc:	2301      	moveq	r3, #1
 80019ce:	2300      	movne	r3, #0
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	e012      	b.n	80019fa <HAL_I2C_Init+0x18e>
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	1e58      	subs	r0, r3, #1
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6859      	ldr	r1, [r3, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	440b      	add	r3, r1
 80019e2:	0099      	lsls	r1, r3, #2
 80019e4:	440b      	add	r3, r1
 80019e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80019ea:	3301      	adds	r3, #1
 80019ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	bf0c      	ite	eq
 80019f4:	2301      	moveq	r3, #1
 80019f6:	2300      	movne	r3, #0
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_I2C_Init+0x196>
 80019fe:	2301      	movs	r3, #1
 8001a00:	e022      	b.n	8001a48 <HAL_I2C_Init+0x1dc>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d10e      	bne.n	8001a28 <HAL_I2C_Init+0x1bc>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	1e58      	subs	r0, r3, #1
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6859      	ldr	r1, [r3, #4]
 8001a12:	460b      	mov	r3, r1
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	440b      	add	r3, r1
 8001a18:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a1c:	3301      	adds	r3, #1
 8001a1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a26:	e00f      	b.n	8001a48 <HAL_I2C_Init+0x1dc>
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	1e58      	subs	r0, r3, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6859      	ldr	r1, [r3, #4]
 8001a30:	460b      	mov	r3, r1
 8001a32:	009b      	lsls	r3, r3, #2
 8001a34:	440b      	add	r3, r1
 8001a36:	0099      	lsls	r1, r3, #2
 8001a38:	440b      	add	r3, r1
 8001a3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a3e:	3301      	adds	r3, #1
 8001a40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a48:	6879      	ldr	r1, [r7, #4]
 8001a4a:	6809      	ldr	r1, [r1, #0]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69da      	ldr	r2, [r3, #28]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6a1b      	ldr	r3, [r3, #32]
 8001a62:	431a      	orrs	r2, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001a76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	6911      	ldr	r1, [r2, #16]
 8001a7e:	687a      	ldr	r2, [r7, #4]
 8001a80:	68d2      	ldr	r2, [r2, #12]
 8001a82:	4311      	orrs	r1, r2
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	6812      	ldr	r2, [r2, #0]
 8001a88:	430b      	orrs	r3, r1
 8001a8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	695a      	ldr	r2, [r3, #20]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	699b      	ldr	r3, [r3, #24]
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f042 0201 	orr.w	r2, r2, #1
 8001ab6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2200      	movs	r2, #0
 8001abc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2220      	movs	r2, #32
 8001ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	000186a0 	.word	0x000186a0
 8001ae4:	001e847f 	.word	0x001e847f
 8001ae8:	003d08ff 	.word	0x003d08ff
 8001aec:	431bde83 	.word	0x431bde83
 8001af0:	10624dd3 	.word	0x10624dd3

08001af4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af02      	add	r7, sp, #8
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	4608      	mov	r0, r1
 8001afe:	4611      	mov	r1, r2
 8001b00:	461a      	mov	r2, r3
 8001b02:	4603      	mov	r3, r0
 8001b04:	817b      	strh	r3, [r7, #10]
 8001b06:	460b      	mov	r3, r1
 8001b08:	813b      	strh	r3, [r7, #8]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b0e:	f7ff fb23 	bl	8001158 <HAL_GetTick>
 8001b12:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	2b20      	cmp	r3, #32
 8001b1e:	f040 80d9 	bne.w	8001cd4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	2319      	movs	r3, #25
 8001b28:	2201      	movs	r2, #1
 8001b2a:	496d      	ldr	r1, [pc, #436]	; (8001ce0 <HAL_I2C_Mem_Write+0x1ec>)
 8001b2c:	68f8      	ldr	r0, [r7, #12]
 8001b2e:	f000 f971 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e0cc      	b.n	8001cd6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d101      	bne.n	8001b4a <HAL_I2C_Mem_Write+0x56>
 8001b46:	2302      	movs	r3, #2
 8001b48:	e0c5      	b.n	8001cd6 <HAL_I2C_Mem_Write+0x1e2>
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d007      	beq.n	8001b70 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f042 0201 	orr.w	r2, r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2221      	movs	r2, #33	; 0x21
 8001b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2240      	movs	r2, #64	; 0x40
 8001b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2200      	movs	r2, #0
 8001b94:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6a3a      	ldr	r2, [r7, #32]
 8001b9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001ba0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	4a4d      	ldr	r2, [pc, #308]	; (8001ce4 <HAL_I2C_Mem_Write+0x1f0>)
 8001bb0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001bb2:	88f8      	ldrh	r0, [r7, #6]
 8001bb4:	893a      	ldrh	r2, [r7, #8]
 8001bb6:	8979      	ldrh	r1, [r7, #10]
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	9301      	str	r3, [sp, #4]
 8001bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbe:	9300      	str	r3, [sp, #0]
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	68f8      	ldr	r0, [r7, #12]
 8001bc4:	f000 f890 	bl	8001ce8 <I2C_RequestMemoryWrite>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d052      	beq.n	8001c74 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e081      	b.n	8001cd6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bd2:	697a      	ldr	r2, [r7, #20]
 8001bd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bd6:	68f8      	ldr	r0, [r7, #12]
 8001bd8:	f000 fa36 	bl	8002048 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d00d      	beq.n	8001bfe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d107      	bne.n	8001bfa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bf8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e06b      	b.n	8001cd6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c02:	781a      	ldrb	r2, [r3, #0]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	b29a      	uxth	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	3b01      	subs	r3, #1
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d11b      	bne.n	8001c74 <HAL_I2C_Mem_Write+0x180>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d017      	beq.n	8001c74 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c54:	1c5a      	adds	r2, r3, #1
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1aa      	bne.n	8001bd2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f000 fa29 	bl	80020d8 <I2C_WaitOnBTFFlagUntilTimeout>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d00d      	beq.n	8001ca8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c90:	2b04      	cmp	r3, #4
 8001c92:	d107      	bne.n	8001ca4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ca2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e016      	b.n	8001cd6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001cb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2220      	movs	r2, #32
 8001cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	e000      	b.n	8001cd6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001cd4:	2302      	movs	r3, #2
  }
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3718      	adds	r7, #24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	00100002 	.word	0x00100002
 8001ce4:	ffff0000 	.word	0xffff0000

08001ce8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af02      	add	r7, sp, #8
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	4608      	mov	r0, r1
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	817b      	strh	r3, [r7, #10]
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	813b      	strh	r3, [r7, #8]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d10:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	9300      	str	r3, [sp, #0]
 8001d16:	6a3b      	ldr	r3, [r7, #32]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f000 f878 	bl	8001e14 <I2C_WaitOnFlagUntilTimeout>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00d      	beq.n	8001d46 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d38:	d103      	bne.n	8001d42 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d40:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e05f      	b.n	8001e06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d46:	897b      	ldrh	r3, [r7, #10]
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001d54:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d58:	6a3a      	ldr	r2, [r7, #32]
 8001d5a:	492d      	ldr	r1, [pc, #180]	; (8001e10 <I2C_RequestMemoryWrite+0x128>)
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f000 f8d3 	bl	8001f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e04c      	b.n	8001e06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	699b      	ldr	r3, [r3, #24]
 8001d7e:	617b      	str	r3, [r7, #20]
 8001d80:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d84:	6a39      	ldr	r1, [r7, #32]
 8001d86:	68f8      	ldr	r0, [r7, #12]
 8001d88:	f000 f95e 	bl	8002048 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00d      	beq.n	8001dae <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	2b04      	cmp	r3, #4
 8001d98:	d107      	bne.n	8001daa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001da8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e02b      	b.n	8001e06 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d105      	bne.n	8001dc0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001db4:	893b      	ldrh	r3, [r7, #8]
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	611a      	str	r2, [r3, #16]
 8001dbe:	e021      	b.n	8001e04 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001dc0:	893b      	ldrh	r3, [r7, #8]
 8001dc2:	0a1b      	lsrs	r3, r3, #8
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd0:	6a39      	ldr	r1, [r7, #32]
 8001dd2:	68f8      	ldr	r0, [r7, #12]
 8001dd4:	f000 f938 	bl	8002048 <I2C_WaitOnTXEFlagUntilTimeout>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d00d      	beq.n	8001dfa <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d107      	bne.n	8001df6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001df4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e005      	b.n	8001e06 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001dfa:	893b      	ldrh	r3, [r7, #8]
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8001e04:	2300      	movs	r3, #0
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	00010002 	.word	0x00010002

08001e14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	4613      	mov	r3, r2
 8001e22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e24:	e048      	b.n	8001eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e2c:	d044      	beq.n	8001eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e2e:	f7ff f993 	bl	8001158 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d302      	bcc.n	8001e44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d139      	bne.n	8001eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	0c1b      	lsrs	r3, r3, #16
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d10d      	bne.n	8001e6a <I2C_WaitOnFlagUntilTimeout+0x56>
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	695b      	ldr	r3, [r3, #20]
 8001e54:	43da      	mvns	r2, r3
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	4013      	ands	r3, r2
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf0c      	ite	eq
 8001e60:	2301      	moveq	r3, #1
 8001e62:	2300      	movne	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	461a      	mov	r2, r3
 8001e68:	e00c      	b.n	8001e84 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	43da      	mvns	r2, r3
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	4013      	ands	r3, r2
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	bf0c      	ite	eq
 8001e7c:	2301      	moveq	r3, #1
 8001e7e:	2300      	movne	r3, #0
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	461a      	mov	r2, r3
 8001e84:	79fb      	ldrb	r3, [r7, #7]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d116      	bne.n	8001eb8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2220      	movs	r2, #32
 8001e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea4:	f043 0220 	orr.w	r2, r3, #32
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e023      	b.n	8001f00 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	0c1b      	lsrs	r3, r3, #16
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d10d      	bne.n	8001ede <I2C_WaitOnFlagUntilTimeout+0xca>
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	695b      	ldr	r3, [r3, #20]
 8001ec8:	43da      	mvns	r2, r3
 8001eca:	68bb      	ldr	r3, [r7, #8]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	bf0c      	ite	eq
 8001ed4:	2301      	moveq	r3, #1
 8001ed6:	2300      	movne	r3, #0
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	461a      	mov	r2, r3
 8001edc:	e00c      	b.n	8001ef8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	43da      	mvns	r2, r3
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	b29b      	uxth	r3, r3
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	bf0c      	ite	eq
 8001ef0:	2301      	moveq	r3, #1
 8001ef2:	2300      	movne	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d093      	beq.n	8001e26 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
 8001f14:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f16:	e071      	b.n	8001ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f26:	d123      	bne.n	8001f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f36:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001f40:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2200      	movs	r2, #0
 8001f46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	2220      	movs	r2, #32
 8001f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	f043 0204 	orr.w	r2, r3, #4
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e067      	b.n	8002040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f76:	d041      	beq.n	8001ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f78:	f7ff f8ee 	bl	8001158 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d302      	bcc.n	8001f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d136      	bne.n	8001ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	0c1b      	lsrs	r3, r3, #16
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d10c      	bne.n	8001fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	43da      	mvns	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	bf14      	ite	ne
 8001faa:	2301      	movne	r3, #1
 8001fac:	2300      	moveq	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	e00b      	b.n	8001fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	43da      	mvns	r2, r3
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	bf14      	ite	ne
 8001fc4:	2301      	movne	r3, #1
 8001fc6:	2300      	moveq	r3, #0
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d016      	beq.n	8001ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2220      	movs	r2, #32
 8001fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	f043 0220 	orr.w	r2, r3, #32
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e021      	b.n	8002040 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	0c1b      	lsrs	r3, r3, #16
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b01      	cmp	r3, #1
 8002004:	d10c      	bne.n	8002020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	43da      	mvns	r2, r3
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	4013      	ands	r3, r2
 8002012:	b29b      	uxth	r3, r3
 8002014:	2b00      	cmp	r3, #0
 8002016:	bf14      	ite	ne
 8002018:	2301      	movne	r3, #1
 800201a:	2300      	moveq	r3, #0
 800201c:	b2db      	uxtb	r3, r3
 800201e:	e00b      	b.n	8002038 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	43da      	mvns	r2, r3
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	4013      	ands	r3, r2
 800202c:	b29b      	uxth	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	bf14      	ite	ne
 8002032:	2301      	movne	r3, #1
 8002034:	2300      	moveq	r3, #0
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	f47f af6d 	bne.w	8001f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002054:	e034      	b.n	80020c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002056:	68f8      	ldr	r0, [r7, #12]
 8002058:	f000 f886 	bl	8002168 <I2C_IsAcknowledgeFailed>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e034      	b.n	80020d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800206c:	d028      	beq.n	80020c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800206e:	f7ff f873 	bl	8001158 <HAL_GetTick>
 8002072:	4602      	mov	r2, r0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	1ad3      	subs	r3, r2, r3
 8002078:	68ba      	ldr	r2, [r7, #8]
 800207a:	429a      	cmp	r2, r3
 800207c:	d302      	bcc.n	8002084 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d11d      	bne.n	80020c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800208e:	2b80      	cmp	r3, #128	; 0x80
 8002090:	d016      	beq.n	80020c0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2220      	movs	r2, #32
 800209c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	f043 0220 	orr.w	r2, r3, #32
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e007      	b.n	80020d0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	695b      	ldr	r3, [r3, #20]
 80020c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ca:	2b80      	cmp	r3, #128	; 0x80
 80020cc:	d1c3      	bne.n	8002056 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80020e4:	e034      	b.n	8002150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f000 f83e 	bl	8002168 <I2C_IsAcknowledgeFailed>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e034      	b.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020fc:	d028      	beq.n	8002150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020fe:	f7ff f82b 	bl	8001158 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	68ba      	ldr	r2, [r7, #8]
 800210a:	429a      	cmp	r2, r3
 800210c:	d302      	bcc.n	8002114 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d11d      	bne.n	8002150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	2b04      	cmp	r3, #4
 8002120:	d016      	beq.n	8002150 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2220      	movs	r2, #32
 800212c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213c:	f043 0220 	orr.w	r2, r3, #32
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e007      	b.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	f003 0304 	and.w	r3, r3, #4
 800215a:	2b04      	cmp	r3, #4
 800215c:	d1c3      	bne.n	80020e6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800217a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800217e:	d11b      	bne.n	80021b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002188:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	f043 0204 	orr.w	r2, r3, #4
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e000      	b.n	80021ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
	...

080021c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e267      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d075      	beq.n	80022d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021e6:	4b88      	ldr	r3, [pc, #544]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 030c 	and.w	r3, r3, #12
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	d00c      	beq.n	800220c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021f2:	4b85      	ldr	r3, [pc, #532]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d112      	bne.n	8002224 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021fe:	4b82      	ldr	r3, [pc, #520]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002206:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800220a:	d10b      	bne.n	8002224 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800220c:	4b7e      	ldr	r3, [pc, #504]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d05b      	beq.n	80022d0 <HAL_RCC_OscConfig+0x108>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d157      	bne.n	80022d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e242      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800222c:	d106      	bne.n	800223c <HAL_RCC_OscConfig+0x74>
 800222e:	4b76      	ldr	r3, [pc, #472]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a75      	ldr	r2, [pc, #468]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002238:	6013      	str	r3, [r2, #0]
 800223a:	e01d      	b.n	8002278 <HAL_RCC_OscConfig+0xb0>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002244:	d10c      	bne.n	8002260 <HAL_RCC_OscConfig+0x98>
 8002246:	4b70      	ldr	r3, [pc, #448]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a6f      	ldr	r2, [pc, #444]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800224c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b6d      	ldr	r3, [pc, #436]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a6c      	ldr	r2, [pc, #432]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800225c:	6013      	str	r3, [r2, #0]
 800225e:	e00b      	b.n	8002278 <HAL_RCC_OscConfig+0xb0>
 8002260:	4b69      	ldr	r3, [pc, #420]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a68      	ldr	r2, [pc, #416]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002266:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800226a:	6013      	str	r3, [r2, #0]
 800226c:	4b66      	ldr	r3, [pc, #408]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a65      	ldr	r2, [pc, #404]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002272:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002276:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d013      	beq.n	80022a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002280:	f7fe ff6a 	bl	8001158 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002288:	f7fe ff66 	bl	8001158 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b64      	cmp	r3, #100	; 0x64
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e207      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800229a:	4b5b      	ldr	r3, [pc, #364]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f0      	beq.n	8002288 <HAL_RCC_OscConfig+0xc0>
 80022a6:	e014      	b.n	80022d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a8:	f7fe ff56 	bl	8001158 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022b0:	f7fe ff52 	bl	8001158 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b64      	cmp	r3, #100	; 0x64
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e1f3      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022c2:	4b51      	ldr	r3, [pc, #324]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0xe8>
 80022ce:	e000      	b.n	80022d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d063      	beq.n	80023a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022de:	4b4a      	ldr	r3, [pc, #296]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00b      	beq.n	8002302 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ea:	4b47      	ldr	r3, [pc, #284]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022f2:	2b08      	cmp	r3, #8
 80022f4:	d11c      	bne.n	8002330 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022f6:	4b44      	ldr	r3, [pc, #272]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d116      	bne.n	8002330 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002302:	4b41      	ldr	r3, [pc, #260]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0302 	and.w	r3, r3, #2
 800230a:	2b00      	cmp	r3, #0
 800230c:	d005      	beq.n	800231a <HAL_RCC_OscConfig+0x152>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	2b01      	cmp	r3, #1
 8002314:	d001      	beq.n	800231a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e1c7      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231a:	4b3b      	ldr	r3, [pc, #236]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	691b      	ldr	r3, [r3, #16]
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	4937      	ldr	r1, [pc, #220]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800232a:	4313      	orrs	r3, r2
 800232c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800232e:	e03a      	b.n	80023a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d020      	beq.n	800237a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002338:	4b34      	ldr	r3, [pc, #208]	; (800240c <HAL_RCC_OscConfig+0x244>)
 800233a:	2201      	movs	r2, #1
 800233c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233e:	f7fe ff0b 	bl	8001158 <HAL_GetTick>
 8002342:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002346:	f7fe ff07 	bl	8001158 <HAL_GetTick>
 800234a:	4602      	mov	r2, r0
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e1a8      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002358:	4b2b      	ldr	r3, [pc, #172]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d0f0      	beq.n	8002346 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002364:	4b28      	ldr	r3, [pc, #160]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	4925      	ldr	r1, [pc, #148]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 8002374:	4313      	orrs	r3, r2
 8002376:	600b      	str	r3, [r1, #0]
 8002378:	e015      	b.n	80023a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800237a:	4b24      	ldr	r3, [pc, #144]	; (800240c <HAL_RCC_OscConfig+0x244>)
 800237c:	2200      	movs	r2, #0
 800237e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002380:	f7fe feea 	bl	8001158 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002388:	f7fe fee6 	bl	8001158 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b02      	cmp	r3, #2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e187      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800239a:	4b1b      	ldr	r3, [pc, #108]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d036      	beq.n	8002420 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d016      	beq.n	80023e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ba:	4b15      	ldr	r3, [pc, #84]	; (8002410 <HAL_RCC_OscConfig+0x248>)
 80023bc:	2201      	movs	r2, #1
 80023be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c0:	f7fe feca 	bl	8001158 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c8:	f7fe fec6 	bl	8001158 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e167      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023da:	4b0b      	ldr	r3, [pc, #44]	; (8002408 <HAL_RCC_OscConfig+0x240>)
 80023dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0f0      	beq.n	80023c8 <HAL_RCC_OscConfig+0x200>
 80023e6:	e01b      	b.n	8002420 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <HAL_RCC_OscConfig+0x248>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ee:	f7fe feb3 	bl	8001158 <HAL_GetTick>
 80023f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023f4:	e00e      	b.n	8002414 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023f6:	f7fe feaf 	bl	8001158 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d907      	bls.n	8002414 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002404:	2303      	movs	r3, #3
 8002406:	e150      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
 8002408:	40023800 	.word	0x40023800
 800240c:	42470000 	.word	0x42470000
 8002410:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002414:	4b88      	ldr	r3, [pc, #544]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002416:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002418:	f003 0302 	and.w	r3, r3, #2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1ea      	bne.n	80023f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 8097 	beq.w	800255c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800242e:	2300      	movs	r3, #0
 8002430:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002432:	4b81      	ldr	r3, [pc, #516]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10f      	bne.n	800245e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800243e:	2300      	movs	r3, #0
 8002440:	60bb      	str	r3, [r7, #8]
 8002442:	4b7d      	ldr	r3, [pc, #500]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	4a7c      	ldr	r2, [pc, #496]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002448:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800244c:	6413      	str	r3, [r2, #64]	; 0x40
 800244e:	4b7a      	ldr	r3, [pc, #488]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002456:	60bb      	str	r3, [r7, #8]
 8002458:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800245a:	2301      	movs	r3, #1
 800245c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800245e:	4b77      	ldr	r3, [pc, #476]	; (800263c <HAL_RCC_OscConfig+0x474>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002466:	2b00      	cmp	r3, #0
 8002468:	d118      	bne.n	800249c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800246a:	4b74      	ldr	r3, [pc, #464]	; (800263c <HAL_RCC_OscConfig+0x474>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a73      	ldr	r2, [pc, #460]	; (800263c <HAL_RCC_OscConfig+0x474>)
 8002470:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002474:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002476:	f7fe fe6f 	bl	8001158 <HAL_GetTick>
 800247a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800247c:	e008      	b.n	8002490 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800247e:	f7fe fe6b 	bl	8001158 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b02      	cmp	r3, #2
 800248a:	d901      	bls.n	8002490 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e10c      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002490:	4b6a      	ldr	r3, [pc, #424]	; (800263c <HAL_RCC_OscConfig+0x474>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0f0      	beq.n	800247e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d106      	bne.n	80024b2 <HAL_RCC_OscConfig+0x2ea>
 80024a4:	4b64      	ldr	r3, [pc, #400]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a8:	4a63      	ldr	r2, [pc, #396]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	6713      	str	r3, [r2, #112]	; 0x70
 80024b0:	e01c      	b.n	80024ec <HAL_RCC_OscConfig+0x324>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	2b05      	cmp	r3, #5
 80024b8:	d10c      	bne.n	80024d4 <HAL_RCC_OscConfig+0x30c>
 80024ba:	4b5f      	ldr	r3, [pc, #380]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024be:	4a5e      	ldr	r2, [pc, #376]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024c0:	f043 0304 	orr.w	r3, r3, #4
 80024c4:	6713      	str	r3, [r2, #112]	; 0x70
 80024c6:	4b5c      	ldr	r3, [pc, #368]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024ca:	4a5b      	ldr	r2, [pc, #364]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6713      	str	r3, [r2, #112]	; 0x70
 80024d2:	e00b      	b.n	80024ec <HAL_RCC_OscConfig+0x324>
 80024d4:	4b58      	ldr	r3, [pc, #352]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d8:	4a57      	ldr	r2, [pc, #348]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024da:	f023 0301 	bic.w	r3, r3, #1
 80024de:	6713      	str	r3, [r2, #112]	; 0x70
 80024e0:	4b55      	ldr	r3, [pc, #340]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e4:	4a54      	ldr	r2, [pc, #336]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80024e6:	f023 0304 	bic.w	r3, r3, #4
 80024ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d015      	beq.n	8002520 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f4:	f7fe fe30 	bl	8001158 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024fa:	e00a      	b.n	8002512 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024fc:	f7fe fe2c 	bl	8001158 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	f241 3288 	movw	r2, #5000	; 0x1388
 800250a:	4293      	cmp	r3, r2
 800250c:	d901      	bls.n	8002512 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e0cb      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002512:	4b49      	ldr	r3, [pc, #292]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002514:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002516:	f003 0302 	and.w	r3, r3, #2
 800251a:	2b00      	cmp	r3, #0
 800251c:	d0ee      	beq.n	80024fc <HAL_RCC_OscConfig+0x334>
 800251e:	e014      	b.n	800254a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002520:	f7fe fe1a 	bl	8001158 <HAL_GetTick>
 8002524:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002526:	e00a      	b.n	800253e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002528:	f7fe fe16 	bl	8001158 <HAL_GetTick>
 800252c:	4602      	mov	r2, r0
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	f241 3288 	movw	r2, #5000	; 0x1388
 8002536:	4293      	cmp	r3, r2
 8002538:	d901      	bls.n	800253e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800253a:	2303      	movs	r3, #3
 800253c:	e0b5      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800253e:	4b3e      	ldr	r3, [pc, #248]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1ee      	bne.n	8002528 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800254a:	7dfb      	ldrb	r3, [r7, #23]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d105      	bne.n	800255c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002550:	4b39      	ldr	r3, [pc, #228]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002554:	4a38      	ldr	r2, [pc, #224]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002556:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800255a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	699b      	ldr	r3, [r3, #24]
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 80a1 	beq.w	80026a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002566:	4b34      	ldr	r3, [pc, #208]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	f003 030c 	and.w	r3, r3, #12
 800256e:	2b08      	cmp	r3, #8
 8002570:	d05c      	beq.n	800262c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	2b02      	cmp	r3, #2
 8002578:	d141      	bne.n	80025fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800257a:	4b31      	ldr	r3, [pc, #196]	; (8002640 <HAL_RCC_OscConfig+0x478>)
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002580:	f7fe fdea 	bl	8001158 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002588:	f7fe fde6 	bl	8001158 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e087      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800259a:	4b27      	ldr	r3, [pc, #156]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1f0      	bne.n	8002588 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69da      	ldr	r2, [r3, #28]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	431a      	orrs	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b4:	019b      	lsls	r3, r3, #6
 80025b6:	431a      	orrs	r2, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025bc:	085b      	lsrs	r3, r3, #1
 80025be:	3b01      	subs	r3, #1
 80025c0:	041b      	lsls	r3, r3, #16
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c8:	061b      	lsls	r3, r3, #24
 80025ca:	491b      	ldr	r1, [pc, #108]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025d0:	4b1b      	ldr	r3, [pc, #108]	; (8002640 <HAL_RCC_OscConfig+0x478>)
 80025d2:	2201      	movs	r2, #1
 80025d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d6:	f7fe fdbf 	bl	8001158 <HAL_GetTick>
 80025da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025dc:	e008      	b.n	80025f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025de:	f7fe fdbb 	bl	8001158 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d901      	bls.n	80025f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025ec:	2303      	movs	r3, #3
 80025ee:	e05c      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f0:	4b11      	ldr	r3, [pc, #68]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f0      	beq.n	80025de <HAL_RCC_OscConfig+0x416>
 80025fc:	e054      	b.n	80026a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <HAL_RCC_OscConfig+0x478>)
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002604:	f7fe fda8 	bl	8001158 <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800260c:	f7fe fda4 	bl	8001158 <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e045      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800261e:	4b06      	ldr	r3, [pc, #24]	; (8002638 <HAL_RCC_OscConfig+0x470>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1f0      	bne.n	800260c <HAL_RCC_OscConfig+0x444>
 800262a:	e03d      	b.n	80026a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	699b      	ldr	r3, [r3, #24]
 8002630:	2b01      	cmp	r3, #1
 8002632:	d107      	bne.n	8002644 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e038      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
 8002638:	40023800 	.word	0x40023800
 800263c:	40007000 	.word	0x40007000
 8002640:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002644:	4b1b      	ldr	r3, [pc, #108]	; (80026b4 <HAL_RCC_OscConfig+0x4ec>)
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d028      	beq.n	80026a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800265c:	429a      	cmp	r2, r3
 800265e:	d121      	bne.n	80026a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800266a:	429a      	cmp	r2, r3
 800266c:	d11a      	bne.n	80026a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002674:	4013      	ands	r3, r2
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800267a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800267c:	4293      	cmp	r3, r2
 800267e:	d111      	bne.n	80026a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268a:	085b      	lsrs	r3, r3, #1
 800268c:	3b01      	subs	r3, #1
 800268e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002690:	429a      	cmp	r2, r3
 8002692:	d107      	bne.n	80026a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d001      	beq.n	80026a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e000      	b.n	80026aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3718      	adds	r7, #24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40023800 	.word	0x40023800

080026b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e0cc      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026cc:	4b68      	ldr	r3, [pc, #416]	; (8002870 <HAL_RCC_ClockConfig+0x1b8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0307 	and.w	r3, r3, #7
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d90c      	bls.n	80026f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026da:	4b65      	ldr	r3, [pc, #404]	; (8002870 <HAL_RCC_ClockConfig+0x1b8>)
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026e2:	4b63      	ldr	r3, [pc, #396]	; (8002870 <HAL_RCC_ClockConfig+0x1b8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d001      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e0b8      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d020      	beq.n	8002742 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0304 	and.w	r3, r3, #4
 8002708:	2b00      	cmp	r3, #0
 800270a:	d005      	beq.n	8002718 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800270c:	4b59      	ldr	r3, [pc, #356]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	4a58      	ldr	r2, [pc, #352]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002712:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002716:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0308 	and.w	r3, r3, #8
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002724:	4b53      	ldr	r3, [pc, #332]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	4a52      	ldr	r2, [pc, #328]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 800272a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800272e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002730:	4b50      	ldr	r3, [pc, #320]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	494d      	ldr	r1, [pc, #308]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 800273e:	4313      	orrs	r3, r2
 8002740:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	d044      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d107      	bne.n	8002766 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002756:	4b47      	ldr	r3, [pc, #284]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d119      	bne.n	8002796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e07f      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d003      	beq.n	8002776 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002772:	2b03      	cmp	r3, #3
 8002774:	d107      	bne.n	8002786 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002776:	4b3f      	ldr	r3, [pc, #252]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d109      	bne.n	8002796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e06f      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002786:	4b3b      	ldr	r3, [pc, #236]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e067      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002796:	4b37      	ldr	r3, [pc, #220]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f023 0203 	bic.w	r2, r3, #3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4934      	ldr	r1, [pc, #208]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027a8:	f7fe fcd6 	bl	8001158 <HAL_GetTick>
 80027ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ae:	e00a      	b.n	80027c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b0:	f7fe fcd2 	bl	8001158 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80027be:	4293      	cmp	r3, r2
 80027c0:	d901      	bls.n	80027c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e04f      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027c6:	4b2b      	ldr	r3, [pc, #172]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 020c 	and.w	r2, r3, #12
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d1eb      	bne.n	80027b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027d8:	4b25      	ldr	r3, [pc, #148]	; (8002870 <HAL_RCC_ClockConfig+0x1b8>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	683a      	ldr	r2, [r7, #0]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	d20c      	bcs.n	8002800 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e6:	4b22      	ldr	r3, [pc, #136]	; (8002870 <HAL_RCC_ClockConfig+0x1b8>)
 80027e8:	683a      	ldr	r2, [r7, #0]
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ee:	4b20      	ldr	r3, [pc, #128]	; (8002870 <HAL_RCC_ClockConfig+0x1b8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0307 	and.w	r3, r3, #7
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d001      	beq.n	8002800 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e032      	b.n	8002866 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d008      	beq.n	800281e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800280c:	4b19      	ldr	r3, [pc, #100]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	4916      	ldr	r1, [pc, #88]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 800281a:	4313      	orrs	r3, r2
 800281c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0308 	and.w	r3, r3, #8
 8002826:	2b00      	cmp	r3, #0
 8002828:	d009      	beq.n	800283e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800282a:	4b12      	ldr	r3, [pc, #72]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	00db      	lsls	r3, r3, #3
 8002838:	490e      	ldr	r1, [pc, #56]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 800283a:	4313      	orrs	r3, r2
 800283c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800283e:	f000 f821 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8002842:	4602      	mov	r2, r0
 8002844:	4b0b      	ldr	r3, [pc, #44]	; (8002874 <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	091b      	lsrs	r3, r3, #4
 800284a:	f003 030f 	and.w	r3, r3, #15
 800284e:	490a      	ldr	r1, [pc, #40]	; (8002878 <HAL_RCC_ClockConfig+0x1c0>)
 8002850:	5ccb      	ldrb	r3, [r1, r3]
 8002852:	fa22 f303 	lsr.w	r3, r2, r3
 8002856:	4a09      	ldr	r2, [pc, #36]	; (800287c <HAL_RCC_ClockConfig+0x1c4>)
 8002858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800285a:	4b09      	ldr	r3, [pc, #36]	; (8002880 <HAL_RCC_ClockConfig+0x1c8>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7fe fc36 	bl	80010d0 <HAL_InitTick>

  return HAL_OK;
 8002864:	2300      	movs	r3, #0
}
 8002866:	4618      	mov	r0, r3
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40023c00 	.word	0x40023c00
 8002874:	40023800 	.word	0x40023800
 8002878:	0800684c 	.word	0x0800684c
 800287c:	20000000 	.word	0x20000000
 8002880:	20000004 	.word	0x20000004

08002884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002888:	b094      	sub	sp, #80	; 0x50
 800288a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800288c:	2300      	movs	r3, #0
 800288e:	647b      	str	r3, [r7, #68]	; 0x44
 8002890:	2300      	movs	r3, #0
 8002892:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002894:	2300      	movs	r3, #0
 8002896:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002898:	2300      	movs	r3, #0
 800289a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800289c:	4b79      	ldr	r3, [pc, #484]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x200>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d00d      	beq.n	80028c4 <HAL_RCC_GetSysClockFreq+0x40>
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	f200 80e1 	bhi.w	8002a70 <HAL_RCC_GetSysClockFreq+0x1ec>
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d002      	beq.n	80028b8 <HAL_RCC_GetSysClockFreq+0x34>
 80028b2:	2b04      	cmp	r3, #4
 80028b4:	d003      	beq.n	80028be <HAL_RCC_GetSysClockFreq+0x3a>
 80028b6:	e0db      	b.n	8002a70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80028b8:	4b73      	ldr	r3, [pc, #460]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x204>)
 80028ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80028bc:	e0db      	b.n	8002a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80028be:	4b73      	ldr	r3, [pc, #460]	; (8002a8c <HAL_RCC_GetSysClockFreq+0x208>)
 80028c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80028c2:	e0d8      	b.n	8002a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028c4:	4b6f      	ldr	r3, [pc, #444]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80028cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028ce:	4b6d      	ldr	r3, [pc, #436]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d063      	beq.n	80029a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028da:	4b6a      	ldr	r3, [pc, #424]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	099b      	lsrs	r3, r3, #6
 80028e0:	2200      	movs	r2, #0
 80028e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80028e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80028e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ec:	633b      	str	r3, [r7, #48]	; 0x30
 80028ee:	2300      	movs	r3, #0
 80028f0:	637b      	str	r3, [r7, #52]	; 0x34
 80028f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80028f6:	4622      	mov	r2, r4
 80028f8:	462b      	mov	r3, r5
 80028fa:	f04f 0000 	mov.w	r0, #0
 80028fe:	f04f 0100 	mov.w	r1, #0
 8002902:	0159      	lsls	r1, r3, #5
 8002904:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002908:	0150      	lsls	r0, r2, #5
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	4621      	mov	r1, r4
 8002910:	1a51      	subs	r1, r2, r1
 8002912:	6139      	str	r1, [r7, #16]
 8002914:	4629      	mov	r1, r5
 8002916:	eb63 0301 	sbc.w	r3, r3, r1
 800291a:	617b      	str	r3, [r7, #20]
 800291c:	f04f 0200 	mov.w	r2, #0
 8002920:	f04f 0300 	mov.w	r3, #0
 8002924:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002928:	4659      	mov	r1, fp
 800292a:	018b      	lsls	r3, r1, #6
 800292c:	4651      	mov	r1, sl
 800292e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002932:	4651      	mov	r1, sl
 8002934:	018a      	lsls	r2, r1, #6
 8002936:	4651      	mov	r1, sl
 8002938:	ebb2 0801 	subs.w	r8, r2, r1
 800293c:	4659      	mov	r1, fp
 800293e:	eb63 0901 	sbc.w	r9, r3, r1
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	f04f 0300 	mov.w	r3, #0
 800294a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800294e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002956:	4690      	mov	r8, r2
 8002958:	4699      	mov	r9, r3
 800295a:	4623      	mov	r3, r4
 800295c:	eb18 0303 	adds.w	r3, r8, r3
 8002960:	60bb      	str	r3, [r7, #8]
 8002962:	462b      	mov	r3, r5
 8002964:	eb49 0303 	adc.w	r3, r9, r3
 8002968:	60fb      	str	r3, [r7, #12]
 800296a:	f04f 0200 	mov.w	r2, #0
 800296e:	f04f 0300 	mov.w	r3, #0
 8002972:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002976:	4629      	mov	r1, r5
 8002978:	024b      	lsls	r3, r1, #9
 800297a:	4621      	mov	r1, r4
 800297c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002980:	4621      	mov	r1, r4
 8002982:	024a      	lsls	r2, r1, #9
 8002984:	4610      	mov	r0, r2
 8002986:	4619      	mov	r1, r3
 8002988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800298a:	2200      	movs	r2, #0
 800298c:	62bb      	str	r3, [r7, #40]	; 0x28
 800298e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002990:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002994:	f7fd fc18 	bl	80001c8 <__aeabi_uldivmod>
 8002998:	4602      	mov	r2, r0
 800299a:	460b      	mov	r3, r1
 800299c:	4613      	mov	r3, r2
 800299e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029a0:	e058      	b.n	8002a54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029a2:	4b38      	ldr	r3, [pc, #224]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	099b      	lsrs	r3, r3, #6
 80029a8:	2200      	movs	r2, #0
 80029aa:	4618      	mov	r0, r3
 80029ac:	4611      	mov	r1, r2
 80029ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029b2:	623b      	str	r3, [r7, #32]
 80029b4:	2300      	movs	r3, #0
 80029b6:	627b      	str	r3, [r7, #36]	; 0x24
 80029b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80029bc:	4642      	mov	r2, r8
 80029be:	464b      	mov	r3, r9
 80029c0:	f04f 0000 	mov.w	r0, #0
 80029c4:	f04f 0100 	mov.w	r1, #0
 80029c8:	0159      	lsls	r1, r3, #5
 80029ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029ce:	0150      	lsls	r0, r2, #5
 80029d0:	4602      	mov	r2, r0
 80029d2:	460b      	mov	r3, r1
 80029d4:	4641      	mov	r1, r8
 80029d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80029da:	4649      	mov	r1, r9
 80029dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80029e0:	f04f 0200 	mov.w	r2, #0
 80029e4:	f04f 0300 	mov.w	r3, #0
 80029e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80029ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80029f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80029f4:	ebb2 040a 	subs.w	r4, r2, sl
 80029f8:	eb63 050b 	sbc.w	r5, r3, fp
 80029fc:	f04f 0200 	mov.w	r2, #0
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	00eb      	lsls	r3, r5, #3
 8002a06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a0a:	00e2      	lsls	r2, r4, #3
 8002a0c:	4614      	mov	r4, r2
 8002a0e:	461d      	mov	r5, r3
 8002a10:	4643      	mov	r3, r8
 8002a12:	18e3      	adds	r3, r4, r3
 8002a14:	603b      	str	r3, [r7, #0]
 8002a16:	464b      	mov	r3, r9
 8002a18:	eb45 0303 	adc.w	r3, r5, r3
 8002a1c:	607b      	str	r3, [r7, #4]
 8002a1e:	f04f 0200 	mov.w	r2, #0
 8002a22:	f04f 0300 	mov.w	r3, #0
 8002a26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a2a:	4629      	mov	r1, r5
 8002a2c:	028b      	lsls	r3, r1, #10
 8002a2e:	4621      	mov	r1, r4
 8002a30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a34:	4621      	mov	r1, r4
 8002a36:	028a      	lsls	r2, r1, #10
 8002a38:	4610      	mov	r0, r2
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002a3e:	2200      	movs	r2, #0
 8002a40:	61bb      	str	r3, [r7, #24]
 8002a42:	61fa      	str	r2, [r7, #28]
 8002a44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a48:	f7fd fbbe 	bl	80001c8 <__aeabi_uldivmod>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	460b      	mov	r3, r1
 8002a50:	4613      	mov	r3, r2
 8002a52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a54:	4b0b      	ldr	r3, [pc, #44]	; (8002a84 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	0c1b      	lsrs	r3, r3, #16
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	3301      	adds	r3, #1
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002a64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a6e:	e002      	b.n	8002a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002a74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3750      	adds	r7, #80	; 0x50
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a82:	bf00      	nop
 8002a84:	40023800 	.word	0x40023800
 8002a88:	00f42400 	.word	0x00f42400
 8002a8c:	007a1200 	.word	0x007a1200

08002a90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a94:	4b03      	ldr	r3, [pc, #12]	; (8002aa4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a96:	681b      	ldr	r3, [r3, #0]
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000000 	.word	0x20000000

08002aa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002aac:	f7ff fff0 	bl	8002a90 <HAL_RCC_GetHCLKFreq>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	0a9b      	lsrs	r3, r3, #10
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	4903      	ldr	r1, [pc, #12]	; (8002acc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002abe:	5ccb      	ldrb	r3, [r1, r3]
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	0800685c 	.word	0x0800685c

08002ad0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ad4:	f7ff ffdc 	bl	8002a90 <HAL_RCC_GetHCLKFreq>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	0b5b      	lsrs	r3, r3, #13
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	4903      	ldr	r1, [pc, #12]	; (8002af4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ae6:	5ccb      	ldrb	r3, [r1, r3]
 8002ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40023800 	.word	0x40023800
 8002af4:	0800685c 	.word	0x0800685c

08002af8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e07b      	b.n	8002c02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d108      	bne.n	8002b24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b1a:	d009      	beq.n	8002b30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	61da      	str	r2, [r3, #28]
 8002b22:	e005      	b.n	8002b30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d106      	bne.n	8002b50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7fd ff0e 	bl	800096c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2202      	movs	r2, #2
 8002b54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b82:	431a      	orrs	r2, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	f003 0302 	and.w	r3, r3, #2
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	431a      	orrs	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002baa:	431a      	orrs	r2, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bb4:	ea42 0103 	orr.w	r1, r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bbc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	0c1b      	lsrs	r3, r3, #16
 8002bce:	f003 0104 	and.w	r1, r3, #4
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd6:	f003 0210 	and.w	r2, r3, #16
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	430a      	orrs	r2, r1
 8002be0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	69da      	ldr	r2, [r3, #28]
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bf0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b088      	sub	sp, #32
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	60f8      	str	r0, [r7, #12]
 8002c12:	60b9      	str	r1, [r7, #8]
 8002c14:	603b      	str	r3, [r7, #0]
 8002c16:	4613      	mov	r3, r2
 8002c18:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_SPI_Transmit+0x22>
 8002c28:	2302      	movs	r3, #2
 8002c2a:	e12d      	b.n	8002e88 <HAL_SPI_Transmit+0x27e>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002c34:	f7fe fa90 	bl	8001158 <HAL_GetTick>
 8002c38:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002c3a:	88fb      	ldrh	r3, [r7, #6]
 8002c3c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d002      	beq.n	8002c50 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c4e:	e116      	b.n	8002e7e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d002      	beq.n	8002c5c <HAL_SPI_Transmit+0x52>
 8002c56:	88fb      	ldrh	r3, [r7, #6]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d102      	bne.n	8002c62 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002c60:	e10d      	b.n	8002e7e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2203      	movs	r2, #3
 8002c66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	68ba      	ldr	r2, [r7, #8]
 8002c74:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	88fa      	ldrh	r2, [r7, #6]
 8002c7a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	88fa      	ldrh	r2, [r7, #6]
 8002c80:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ca8:	d10f      	bne.n	8002cca <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cc8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd4:	2b40      	cmp	r3, #64	; 0x40
 8002cd6:	d007      	beq.n	8002ce8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ce6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002cf0:	d14f      	bne.n	8002d92 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d002      	beq.n	8002d00 <HAL_SPI_Transmit+0xf6>
 8002cfa:	8afb      	ldrh	r3, [r7, #22]
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d142      	bne.n	8002d86 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d04:	881a      	ldrh	r2, [r3, #0]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d10:	1c9a      	adds	r2, r3, #2
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	b29a      	uxth	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002d24:	e02f      	b.n	8002d86 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d112      	bne.n	8002d5a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d38:	881a      	ldrh	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d44:	1c9a      	adds	r2, r3, #2
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d58:	e015      	b.n	8002d86 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d5a:	f7fe f9fd 	bl	8001158 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d803      	bhi.n	8002d72 <HAL_SPI_Transmit+0x168>
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d70:	d102      	bne.n	8002d78 <HAL_SPI_Transmit+0x16e>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d106      	bne.n	8002d86 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002d84:	e07b      	b.n	8002e7e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1ca      	bne.n	8002d26 <HAL_SPI_Transmit+0x11c>
 8002d90:	e050      	b.n	8002e34 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d002      	beq.n	8002da0 <HAL_SPI_Transmit+0x196>
 8002d9a:	8afb      	ldrh	r3, [r7, #22]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d144      	bne.n	8002e2a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	330c      	adds	r3, #12
 8002daa:	7812      	ldrb	r2, [r2, #0]
 8002dac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	1c5a      	adds	r2, r3, #1
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002dc6:	e030      	b.n	8002e2a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d113      	bne.n	8002dfe <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	330c      	adds	r3, #12
 8002de0:	7812      	ldrb	r2, [r2, #0]
 8002de2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	86da      	strh	r2, [r3, #54]	; 0x36
 8002dfc:	e015      	b.n	8002e2a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002dfe:	f7fe f9ab 	bl	8001158 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	683a      	ldr	r2, [r7, #0]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d803      	bhi.n	8002e16 <HAL_SPI_Transmit+0x20c>
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e14:	d102      	bne.n	8002e1c <HAL_SPI_Transmit+0x212>
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d106      	bne.n	8002e2a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002e28:	e029      	b.n	8002e7e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d1c9      	bne.n	8002dc8 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	6839      	ldr	r1, [r7, #0]
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f000 fbdf 	bl	80035fc <SPI_EndRxTxTransaction>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d002      	beq.n	8002e4a <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2220      	movs	r2, #32
 8002e48:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10a      	bne.n	8002e68 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e52:	2300      	movs	r3, #0
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	613b      	str	r3, [r7, #16]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d002      	beq.n	8002e76 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	77fb      	strb	r3, [r7, #31]
 8002e74:	e003      	b.n	8002e7e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002e86:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3720      	adds	r7, #32
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b088      	sub	sp, #32
 8002e94:	af02      	add	r7, sp, #8
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	603b      	str	r3, [r7, #0]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d002      	beq.n	8002eb6 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002eb4:	e0fb      	b.n	80030ae <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ebe:	d112      	bne.n	8002ee6 <HAL_SPI_Receive+0x56>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d10e      	bne.n	8002ee6 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2204      	movs	r2, #4
 8002ecc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002ed0:	88fa      	ldrh	r2, [r7, #6]
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	68b9      	ldr	r1, [r7, #8]
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f000 f8ef 	bl	80030c0 <HAL_SPI_TransmitReceive>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	e0e8      	b.n	80030b8 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d101      	bne.n	8002ef4 <HAL_SPI_Receive+0x64>
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e0e1      	b.n	80030b8 <HAL_SPI_Receive+0x228>
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002efc:	f7fe f92c 	bl	8001158 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d002      	beq.n	8002f0e <HAL_SPI_Receive+0x7e>
 8002f08:	88fb      	ldrh	r3, [r7, #6]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d102      	bne.n	8002f14 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002f12:	e0cc      	b.n	80030ae <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2204      	movs	r2, #4
 8002f18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	88fa      	ldrh	r2, [r7, #6]
 8002f2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	88fa      	ldrh	r2, [r7, #6]
 8002f32:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2200      	movs	r2, #0
 8002f38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f5a:	d10f      	bne.n	8002f7c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f6a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002f7a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f86:	2b40      	cmp	r3, #64	; 0x40
 8002f88:	d007      	beq.n	8002f9a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f98:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d16a      	bne.n	8003078 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002fa2:	e032      	b.n	800300a <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d115      	bne.n	8002fde <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f103 020c 	add.w	r2, r3, #12
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fbe:	7812      	ldrb	r2, [r2, #0]
 8002fc0:	b2d2      	uxtb	r2, r2
 8002fc2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fc8:	1c5a      	adds	r2, r3, #1
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	3b01      	subs	r3, #1
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fdc:	e015      	b.n	800300a <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fde:	f7fe f8bb 	bl	8001158 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	683a      	ldr	r2, [r7, #0]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d803      	bhi.n	8002ff6 <HAL_SPI_Receive+0x166>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d102      	bne.n	8002ffc <HAL_SPI_Receive+0x16c>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d106      	bne.n	800300a <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2201      	movs	r2, #1
 8003004:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003008:	e051      	b.n	80030ae <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800300e:	b29b      	uxth	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	d1c7      	bne.n	8002fa4 <HAL_SPI_Receive+0x114>
 8003014:	e035      	b.n	8003082 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b01      	cmp	r3, #1
 8003022:	d113      	bne.n	800304c <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68da      	ldr	r2, [r3, #12]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302e:	b292      	uxth	r2, r2
 8003030:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003036:	1c9a      	adds	r2, r3, #2
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003040:	b29b      	uxth	r3, r3
 8003042:	3b01      	subs	r3, #1
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	87da      	strh	r2, [r3, #62]	; 0x3e
 800304a:	e015      	b.n	8003078 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800304c:	f7fe f884 	bl	8001158 <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d803      	bhi.n	8003064 <HAL_SPI_Receive+0x1d4>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003062:	d102      	bne.n	800306a <HAL_SPI_Receive+0x1da>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d106      	bne.n	8003078 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8003076:	e01a      	b.n	80030ae <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800307c:	b29b      	uxth	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1c9      	bne.n	8003016 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	6839      	ldr	r1, [r7, #0]
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fa52 	bl	8003530 <SPI_EndRxTransaction>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d002      	beq.n	8003098 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2220      	movs	r2, #32
 8003096:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	75fb      	strb	r3, [r7, #23]
 80030a4:	e003      	b.n	80030ae <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80030b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3718      	adds	r7, #24
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b08c      	sub	sp, #48	; 0x30
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80030ce:	2301      	movs	r3, #1
 80030d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80030d2:	2300      	movs	r3, #0
 80030d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d101      	bne.n	80030e6 <HAL_SPI_TransmitReceive+0x26>
 80030e2:	2302      	movs	r3, #2
 80030e4:	e198      	b.n	8003418 <HAL_SPI_TransmitReceive+0x358>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030ee:	f7fe f833 	bl	8001158 <HAL_GetTick>
 80030f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80030fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003104:	887b      	ldrh	r3, [r7, #2]
 8003106:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003108:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800310c:	2b01      	cmp	r3, #1
 800310e:	d00f      	beq.n	8003130 <HAL_SPI_TransmitReceive+0x70>
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003116:	d107      	bne.n	8003128 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d103      	bne.n	8003128 <HAL_SPI_TransmitReceive+0x68>
 8003120:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003124:	2b04      	cmp	r3, #4
 8003126:	d003      	beq.n	8003130 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003128:	2302      	movs	r3, #2
 800312a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800312e:	e16d      	b.n	800340c <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d005      	beq.n	8003142 <HAL_SPI_TransmitReceive+0x82>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d002      	beq.n	8003142 <HAL_SPI_TransmitReceive+0x82>
 800313c:	887b      	ldrh	r3, [r7, #2]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d103      	bne.n	800314a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003148:	e160      	b.n	800340c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b04      	cmp	r3, #4
 8003154:	d003      	beq.n	800315e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2205      	movs	r2, #5
 800315a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	887a      	ldrh	r2, [r7, #2]
 800316e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	887a      	ldrh	r2, [r7, #2]
 8003174:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	68ba      	ldr	r2, [r7, #8]
 800317a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	887a      	ldrh	r2, [r7, #2]
 8003180:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	887a      	ldrh	r2, [r7, #2]
 8003186:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800319e:	2b40      	cmp	r3, #64	; 0x40
 80031a0:	d007      	beq.n	80031b2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ba:	d17c      	bne.n	80032b6 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d002      	beq.n	80031ca <HAL_SPI_TransmitReceive+0x10a>
 80031c4:	8b7b      	ldrh	r3, [r7, #26]
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d16a      	bne.n	80032a0 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ce:	881a      	ldrh	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031da:	1c9a      	adds	r2, r3, #2
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	3b01      	subs	r3, #1
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031ee:	e057      	b.n	80032a0 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d11b      	bne.n	8003236 <HAL_SPI_TransmitReceive+0x176>
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003202:	b29b      	uxth	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	d016      	beq.n	8003236 <HAL_SPI_TransmitReceive+0x176>
 8003208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800320a:	2b01      	cmp	r3, #1
 800320c:	d113      	bne.n	8003236 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003212:	881a      	ldrh	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321e:	1c9a      	adds	r2, r3, #2
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003228:	b29b      	uxth	r3, r3
 800322a:	3b01      	subs	r3, #1
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003232:	2300      	movs	r3, #0
 8003234:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b01      	cmp	r3, #1
 8003242:	d119      	bne.n	8003278 <HAL_SPI_TransmitReceive+0x1b8>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003248:	b29b      	uxth	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d014      	beq.n	8003278 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68da      	ldr	r2, [r3, #12]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003258:	b292      	uxth	r2, r2
 800325a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003260:	1c9a      	adds	r2, r3, #2
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800326a:	b29b      	uxth	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	b29a      	uxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003274:	2301      	movs	r3, #1
 8003276:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003278:	f7fd ff6e 	bl	8001158 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003284:	429a      	cmp	r2, r3
 8003286:	d80b      	bhi.n	80032a0 <HAL_SPI_TransmitReceive+0x1e0>
 8003288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800328a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800328e:	d007      	beq.n	80032a0 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003290:	2303      	movs	r3, #3
 8003292:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800329e:	e0b5      	b.n	800340c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1a2      	bne.n	80031f0 <HAL_SPI_TransmitReceive+0x130>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d19d      	bne.n	80031f0 <HAL_SPI_TransmitReceive+0x130>
 80032b4:	e080      	b.n	80033b8 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d002      	beq.n	80032c4 <HAL_SPI_TransmitReceive+0x204>
 80032be:	8b7b      	ldrh	r3, [r7, #26]
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d16f      	bne.n	80033a4 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	330c      	adds	r3, #12
 80032ce:	7812      	ldrb	r2, [r2, #0]
 80032d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	1c5a      	adds	r2, r3, #1
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ea:	e05b      	b.n	80033a4 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d11c      	bne.n	8003334 <HAL_SPI_TransmitReceive+0x274>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032fe:	b29b      	uxth	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d017      	beq.n	8003334 <HAL_SPI_TransmitReceive+0x274>
 8003304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003306:	2b01      	cmp	r3, #1
 8003308:	d114      	bne.n	8003334 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	330c      	adds	r3, #12
 8003314:	7812      	ldrb	r2, [r2, #0]
 8003316:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003326:	b29b      	uxth	r3, r3
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003330:	2300      	movs	r3, #0
 8003332:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b01      	cmp	r3, #1
 8003340:	d119      	bne.n	8003376 <HAL_SPI_TransmitReceive+0x2b6>
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003346:	b29b      	uxth	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d014      	beq.n	8003376 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	b2d2      	uxtb	r2, r2
 8003358:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800335e:	1c5a      	adds	r2, r3, #1
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003368:	b29b      	uxth	r3, r3
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003372:	2301      	movs	r3, #1
 8003374:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003376:	f7fd feef 	bl	8001158 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003382:	429a      	cmp	r2, r3
 8003384:	d803      	bhi.n	800338e <HAL_SPI_TransmitReceive+0x2ce>
 8003386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800338c:	d102      	bne.n	8003394 <HAL_SPI_TransmitReceive+0x2d4>
 800338e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003390:	2b00      	cmp	r3, #0
 8003392:	d107      	bne.n	80033a4 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80033a2:	e033      	b.n	800340c <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d19e      	bne.n	80032ec <HAL_SPI_TransmitReceive+0x22c>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d199      	bne.n	80032ec <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 f91d 	bl	80035fc <SPI_EndRxTxTransaction>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d006      	beq.n	80033d6 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2220      	movs	r2, #32
 80033d2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80033d4:	e01a      	b.n	800340c <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10a      	bne.n	80033f4 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	617b      	str	r3, [r7, #20]
 80033f2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d003      	beq.n	8003404 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003402:	e003      	b.n	800340c <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003414:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003418:	4618      	mov	r0, r3
 800341a:	3730      	adds	r7, #48	; 0x30
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af00      	add	r7, sp, #0
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	603b      	str	r3, [r7, #0]
 800342c:	4613      	mov	r3, r2
 800342e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003430:	f7fd fe92 	bl	8001158 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003438:	1a9b      	subs	r3, r3, r2
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	4413      	add	r3, r2
 800343e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003440:	f7fd fe8a 	bl	8001158 <HAL_GetTick>
 8003444:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003446:	4b39      	ldr	r3, [pc, #228]	; (800352c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	015b      	lsls	r3, r3, #5
 800344c:	0d1b      	lsrs	r3, r3, #20
 800344e:	69fa      	ldr	r2, [r7, #28]
 8003450:	fb02 f303 	mul.w	r3, r2, r3
 8003454:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003456:	e054      	b.n	8003502 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800345e:	d050      	beq.n	8003502 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003460:	f7fd fe7a 	bl	8001158 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	69fa      	ldr	r2, [r7, #28]
 800346c:	429a      	cmp	r2, r3
 800346e:	d902      	bls.n	8003476 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d13d      	bne.n	80034f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003484:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800348e:	d111      	bne.n	80034b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003498:	d004      	beq.n	80034a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a2:	d107      	bne.n	80034b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034bc:	d10f      	bne.n	80034de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e017      	b.n	8003522 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	3b01      	subs	r3, #1
 8003500:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689a      	ldr	r2, [r3, #8]
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	4013      	ands	r3, r2
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	429a      	cmp	r2, r3
 8003510:	bf0c      	ite	eq
 8003512:	2301      	moveq	r3, #1
 8003514:	2300      	movne	r3, #0
 8003516:	b2db      	uxtb	r3, r3
 8003518:	461a      	mov	r2, r3
 800351a:	79fb      	ldrb	r3, [r7, #7]
 800351c:	429a      	cmp	r2, r3
 800351e:	d19b      	bne.n	8003458 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3720      	adds	r7, #32
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	20000000 	.word	0x20000000

08003530 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af02      	add	r7, sp, #8
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003544:	d111      	bne.n	800356a <SPI_EndRxTransaction+0x3a>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800354e:	d004      	beq.n	800355a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003558:	d107      	bne.n	800356a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003568:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003572:	d12a      	bne.n	80035ca <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800357c:	d012      	beq.n	80035a4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	9300      	str	r3, [sp, #0]
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	2200      	movs	r2, #0
 8003586:	2180      	movs	r1, #128	; 0x80
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f7ff ff49 	bl	8003420 <SPI_WaitFlagStateUntilTimeout>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d02d      	beq.n	80035f0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003598:	f043 0220 	orr.w	r2, r3, #32
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e026      	b.n	80035f2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	2200      	movs	r2, #0
 80035ac:	2101      	movs	r1, #1
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f7ff ff36 	bl	8003420 <SPI_WaitFlagStateUntilTimeout>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d01a      	beq.n	80035f0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035be:	f043 0220 	orr.w	r2, r3, #32
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e013      	b.n	80035f2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2200      	movs	r2, #0
 80035d2:	2101      	movs	r1, #1
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f7ff ff23 	bl	8003420 <SPI_WaitFlagStateUntilTimeout>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e4:	f043 0220 	orr.w	r2, r3, #32
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e000      	b.n	80035f2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b088      	sub	sp, #32
 8003600:	af02      	add	r7, sp, #8
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	9300      	str	r3, [sp, #0]
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	2201      	movs	r2, #1
 8003610:	2102      	movs	r1, #2
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f7ff ff04 	bl	8003420 <SPI_WaitFlagStateUntilTimeout>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d007      	beq.n	800362e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003622:	f043 0220 	orr.w	r2, r3, #32
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e032      	b.n	8003694 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800362e:	4b1b      	ldr	r3, [pc, #108]	; (800369c <SPI_EndRxTxTransaction+0xa0>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a1b      	ldr	r2, [pc, #108]	; (80036a0 <SPI_EndRxTxTransaction+0xa4>)
 8003634:	fba2 2303 	umull	r2, r3, r2, r3
 8003638:	0d5b      	lsrs	r3, r3, #21
 800363a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800363e:	fb02 f303 	mul.w	r3, r2, r3
 8003642:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800364c:	d112      	bne.n	8003674 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	9300      	str	r3, [sp, #0]
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	2200      	movs	r2, #0
 8003656:	2180      	movs	r1, #128	; 0x80
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f7ff fee1 	bl	8003420 <SPI_WaitFlagStateUntilTimeout>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d016      	beq.n	8003692 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003668:	f043 0220 	orr.w	r2, r3, #32
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e00f      	b.n	8003694 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00a      	beq.n	8003690 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	3b01      	subs	r3, #1
 800367e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800368a:	2b80      	cmp	r3, #128	; 0x80
 800368c:	d0f2      	beq.n	8003674 <SPI_EndRxTxTransaction+0x78>
 800368e:	e000      	b.n	8003692 <SPI_EndRxTxTransaction+0x96>
        break;
 8003690:	bf00      	nop
  }

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	20000000 	.word	0x20000000
 80036a0:	165e9f81 	.word	0x165e9f81

080036a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d101      	bne.n	80036b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e041      	b.n	800373a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d106      	bne.n	80036d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f7fd fb70 	bl	8000db0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2202      	movs	r2, #2
 80036d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3304      	adds	r3, #4
 80036e0:	4619      	mov	r1, r3
 80036e2:	4610      	mov	r0, r2
 80036e4:	f000 f9b8 	bl	8003a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
	...

08003744 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d109      	bne.n	8003768 <HAL_TIM_PWM_Start+0x24>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800375a:	b2db      	uxtb	r3, r3
 800375c:	2b01      	cmp	r3, #1
 800375e:	bf14      	ite	ne
 8003760:	2301      	movne	r3, #1
 8003762:	2300      	moveq	r3, #0
 8003764:	b2db      	uxtb	r3, r3
 8003766:	e022      	b.n	80037ae <HAL_TIM_PWM_Start+0x6a>
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	2b04      	cmp	r3, #4
 800376c:	d109      	bne.n	8003782 <HAL_TIM_PWM_Start+0x3e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b01      	cmp	r3, #1
 8003778:	bf14      	ite	ne
 800377a:	2301      	movne	r3, #1
 800377c:	2300      	moveq	r3, #0
 800377e:	b2db      	uxtb	r3, r3
 8003780:	e015      	b.n	80037ae <HAL_TIM_PWM_Start+0x6a>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2b08      	cmp	r3, #8
 8003786:	d109      	bne.n	800379c <HAL_TIM_PWM_Start+0x58>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800378e:	b2db      	uxtb	r3, r3
 8003790:	2b01      	cmp	r3, #1
 8003792:	bf14      	ite	ne
 8003794:	2301      	movne	r3, #1
 8003796:	2300      	moveq	r3, #0
 8003798:	b2db      	uxtb	r3, r3
 800379a:	e008      	b.n	80037ae <HAL_TIM_PWM_Start+0x6a>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	bf14      	ite	ne
 80037a8:	2301      	movne	r3, #1
 80037aa:	2300      	moveq	r3, #0
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e07c      	b.n	80038b0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d104      	bne.n	80037c6 <HAL_TIM_PWM_Start+0x82>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2202      	movs	r2, #2
 80037c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037c4:	e013      	b.n	80037ee <HAL_TIM_PWM_Start+0xaa>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	2b04      	cmp	r3, #4
 80037ca:	d104      	bne.n	80037d6 <HAL_TIM_PWM_Start+0x92>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2202      	movs	r2, #2
 80037d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037d4:	e00b      	b.n	80037ee <HAL_TIM_PWM_Start+0xaa>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d104      	bne.n	80037e6 <HAL_TIM_PWM_Start+0xa2>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2202      	movs	r2, #2
 80037e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037e4:	e003      	b.n	80037ee <HAL_TIM_PWM_Start+0xaa>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2202      	movs	r2, #2
 80037ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2201      	movs	r2, #1
 80037f4:	6839      	ldr	r1, [r7, #0]
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 fb8a 	bl	8003f10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a2d      	ldr	r2, [pc, #180]	; (80038b8 <HAL_TIM_PWM_Start+0x174>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d004      	beq.n	8003810 <HAL_TIM_PWM_Start+0xcc>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a2c      	ldr	r2, [pc, #176]	; (80038bc <HAL_TIM_PWM_Start+0x178>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d101      	bne.n	8003814 <HAL_TIM_PWM_Start+0xd0>
 8003810:	2301      	movs	r3, #1
 8003812:	e000      	b.n	8003816 <HAL_TIM_PWM_Start+0xd2>
 8003814:	2300      	movs	r3, #0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d007      	beq.n	800382a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003828:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a22      	ldr	r2, [pc, #136]	; (80038b8 <HAL_TIM_PWM_Start+0x174>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d022      	beq.n	800387a <HAL_TIM_PWM_Start+0x136>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800383c:	d01d      	beq.n	800387a <HAL_TIM_PWM_Start+0x136>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a1f      	ldr	r2, [pc, #124]	; (80038c0 <HAL_TIM_PWM_Start+0x17c>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d018      	beq.n	800387a <HAL_TIM_PWM_Start+0x136>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a1d      	ldr	r2, [pc, #116]	; (80038c4 <HAL_TIM_PWM_Start+0x180>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d013      	beq.n	800387a <HAL_TIM_PWM_Start+0x136>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a1c      	ldr	r2, [pc, #112]	; (80038c8 <HAL_TIM_PWM_Start+0x184>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d00e      	beq.n	800387a <HAL_TIM_PWM_Start+0x136>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a16      	ldr	r2, [pc, #88]	; (80038bc <HAL_TIM_PWM_Start+0x178>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d009      	beq.n	800387a <HAL_TIM_PWM_Start+0x136>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a18      	ldr	r2, [pc, #96]	; (80038cc <HAL_TIM_PWM_Start+0x188>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d004      	beq.n	800387a <HAL_TIM_PWM_Start+0x136>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a16      	ldr	r2, [pc, #88]	; (80038d0 <HAL_TIM_PWM_Start+0x18c>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d111      	bne.n	800389e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2b06      	cmp	r3, #6
 800388a:	d010      	beq.n	80038ae <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f042 0201 	orr.w	r2, r2, #1
 800389a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800389c:	e007      	b.n	80038ae <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f042 0201 	orr.w	r2, r2, #1
 80038ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40010000 	.word	0x40010000
 80038bc:	40010400 	.word	0x40010400
 80038c0:	40000400 	.word	0x40000400
 80038c4:	40000800 	.word	0x40000800
 80038c8:	40000c00 	.word	0x40000c00
 80038cc:	40014000 	.word	0x40014000
 80038d0:	40001800 	.word	0x40001800

080038d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b086      	sub	sp, #24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	60f8      	str	r0, [r7, #12]
 80038dc:	60b9      	str	r1, [r7, #8]
 80038de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038e0:	2300      	movs	r3, #0
 80038e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d101      	bne.n	80038f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80038ee:	2302      	movs	r3, #2
 80038f0:	e0ae      	b.n	8003a50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b0c      	cmp	r3, #12
 80038fe:	f200 809f 	bhi.w	8003a40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003902:	a201      	add	r2, pc, #4	; (adr r2, 8003908 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003908:	0800393d 	.word	0x0800393d
 800390c:	08003a41 	.word	0x08003a41
 8003910:	08003a41 	.word	0x08003a41
 8003914:	08003a41 	.word	0x08003a41
 8003918:	0800397d 	.word	0x0800397d
 800391c:	08003a41 	.word	0x08003a41
 8003920:	08003a41 	.word	0x08003a41
 8003924:	08003a41 	.word	0x08003a41
 8003928:	080039bf 	.word	0x080039bf
 800392c:	08003a41 	.word	0x08003a41
 8003930:	08003a41 	.word	0x08003a41
 8003934:	08003a41 	.word	0x08003a41
 8003938:	080039ff 	.word	0x080039ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68b9      	ldr	r1, [r7, #8]
 8003942:	4618      	mov	r0, r3
 8003944:	f000 f934 	bl	8003bb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699a      	ldr	r2, [r3, #24]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0208 	orr.w	r2, r2, #8
 8003956:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	699a      	ldr	r2, [r3, #24]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 0204 	bic.w	r2, r2, #4
 8003966:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6999      	ldr	r1, [r3, #24]
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	691a      	ldr	r2, [r3, #16]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	430a      	orrs	r2, r1
 8003978:	619a      	str	r2, [r3, #24]
      break;
 800397a:	e064      	b.n	8003a46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68b9      	ldr	r1, [r7, #8]
 8003982:	4618      	mov	r0, r3
 8003984:	f000 f984 	bl	8003c90 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	699a      	ldr	r2, [r3, #24]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003996:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	699a      	ldr	r2, [r3, #24]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6999      	ldr	r1, [r3, #24]
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	021a      	lsls	r2, r3, #8
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	619a      	str	r2, [r3, #24]
      break;
 80039bc:	e043      	b.n	8003a46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68b9      	ldr	r1, [r7, #8]
 80039c4:	4618      	mov	r0, r3
 80039c6:	f000 f9d9 	bl	8003d7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	69da      	ldr	r2, [r3, #28]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f042 0208 	orr.w	r2, r2, #8
 80039d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	69da      	ldr	r2, [r3, #28]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 0204 	bic.w	r2, r2, #4
 80039e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	69d9      	ldr	r1, [r3, #28]
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	691a      	ldr	r2, [r3, #16]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	430a      	orrs	r2, r1
 80039fa:	61da      	str	r2, [r3, #28]
      break;
 80039fc:	e023      	b.n	8003a46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 fa2d 	bl	8003e64 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	69da      	ldr	r2, [r3, #28]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	69da      	ldr	r2, [r3, #28]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	69d9      	ldr	r1, [r3, #28]
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	021a      	lsls	r2, r3, #8
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	61da      	str	r2, [r3, #28]
      break;
 8003a3e:	e002      	b.n	8003a46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	75fb      	strb	r3, [r7, #23]
      break;
 8003a44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3718      	adds	r7, #24
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a46      	ldr	r2, [pc, #280]	; (8003b84 <TIM_Base_SetConfig+0x12c>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d013      	beq.n	8003a98 <TIM_Base_SetConfig+0x40>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a76:	d00f      	beq.n	8003a98 <TIM_Base_SetConfig+0x40>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a43      	ldr	r2, [pc, #268]	; (8003b88 <TIM_Base_SetConfig+0x130>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d00b      	beq.n	8003a98 <TIM_Base_SetConfig+0x40>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a42      	ldr	r2, [pc, #264]	; (8003b8c <TIM_Base_SetConfig+0x134>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d007      	beq.n	8003a98 <TIM_Base_SetConfig+0x40>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a41      	ldr	r2, [pc, #260]	; (8003b90 <TIM_Base_SetConfig+0x138>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d003      	beq.n	8003a98 <TIM_Base_SetConfig+0x40>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a40      	ldr	r2, [pc, #256]	; (8003b94 <TIM_Base_SetConfig+0x13c>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d108      	bne.n	8003aaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	68fa      	ldr	r2, [r7, #12]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a35      	ldr	r2, [pc, #212]	; (8003b84 <TIM_Base_SetConfig+0x12c>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d02b      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ab8:	d027      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a32      	ldr	r2, [pc, #200]	; (8003b88 <TIM_Base_SetConfig+0x130>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d023      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a31      	ldr	r2, [pc, #196]	; (8003b8c <TIM_Base_SetConfig+0x134>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d01f      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a30      	ldr	r2, [pc, #192]	; (8003b90 <TIM_Base_SetConfig+0x138>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d01b      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a2f      	ldr	r2, [pc, #188]	; (8003b94 <TIM_Base_SetConfig+0x13c>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d017      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a2e      	ldr	r2, [pc, #184]	; (8003b98 <TIM_Base_SetConfig+0x140>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d013      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a2d      	ldr	r2, [pc, #180]	; (8003b9c <TIM_Base_SetConfig+0x144>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d00f      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a2c      	ldr	r2, [pc, #176]	; (8003ba0 <TIM_Base_SetConfig+0x148>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d00b      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a2b      	ldr	r2, [pc, #172]	; (8003ba4 <TIM_Base_SetConfig+0x14c>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d007      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a2a      	ldr	r2, [pc, #168]	; (8003ba8 <TIM_Base_SetConfig+0x150>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d003      	beq.n	8003b0a <TIM_Base_SetConfig+0xb2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a29      	ldr	r2, [pc, #164]	; (8003bac <TIM_Base_SetConfig+0x154>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d108      	bne.n	8003b1c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a10      	ldr	r2, [pc, #64]	; (8003b84 <TIM_Base_SetConfig+0x12c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d003      	beq.n	8003b50 <TIM_Base_SetConfig+0xf8>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	4a12      	ldr	r2, [pc, #72]	; (8003b94 <TIM_Base_SetConfig+0x13c>)
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d103      	bne.n	8003b58 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	691a      	ldr	r2, [r3, #16]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d105      	bne.n	8003b76 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f023 0201 	bic.w	r2, r3, #1
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	611a      	str	r2, [r3, #16]
  }
}
 8003b76:	bf00      	nop
 8003b78:	3714      	adds	r7, #20
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40010000 	.word	0x40010000
 8003b88:	40000400 	.word	0x40000400
 8003b8c:	40000800 	.word	0x40000800
 8003b90:	40000c00 	.word	0x40000c00
 8003b94:	40010400 	.word	0x40010400
 8003b98:	40014000 	.word	0x40014000
 8003b9c:	40014400 	.word	0x40014400
 8003ba0:	40014800 	.word	0x40014800
 8003ba4:	40001800 	.word	0x40001800
 8003ba8:	40001c00 	.word	0x40001c00
 8003bac:	40002000 	.word	0x40002000

08003bb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	b087      	sub	sp, #28
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	f023 0201 	bic.w	r2, r3, #1
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f023 0303 	bic.w	r3, r3, #3
 8003be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	f023 0302 	bic.w	r3, r3, #2
 8003bf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a20      	ldr	r2, [pc, #128]	; (8003c88 <TIM_OC1_SetConfig+0xd8>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d003      	beq.n	8003c14 <TIM_OC1_SetConfig+0x64>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a1f      	ldr	r2, [pc, #124]	; (8003c8c <TIM_OC1_SetConfig+0xdc>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d10c      	bne.n	8003c2e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	f023 0308 	bic.w	r3, r3, #8
 8003c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	697a      	ldr	r2, [r7, #20]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f023 0304 	bic.w	r3, r3, #4
 8003c2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a15      	ldr	r2, [pc, #84]	; (8003c88 <TIM_OC1_SetConfig+0xd8>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d003      	beq.n	8003c3e <TIM_OC1_SetConfig+0x8e>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a14      	ldr	r2, [pc, #80]	; (8003c8c <TIM_OC1_SetConfig+0xdc>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d111      	bne.n	8003c62 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	695b      	ldr	r3, [r3, #20]
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	68fa      	ldr	r2, [r7, #12]
 8003c6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	621a      	str	r2, [r3, #32]
}
 8003c7c:	bf00      	nop
 8003c7e:	371c      	adds	r7, #28
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	40010000 	.word	0x40010000
 8003c8c:	40010400 	.word	0x40010400

08003c90 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b087      	sub	sp, #28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6a1b      	ldr	r3, [r3, #32]
 8003ca4:	f023 0210 	bic.w	r2, r3, #16
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	021b      	lsls	r3, r3, #8
 8003cce:	68fa      	ldr	r2, [r7, #12]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f023 0320 	bic.w	r3, r3, #32
 8003cda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a22      	ldr	r2, [pc, #136]	; (8003d74 <TIM_OC2_SetConfig+0xe4>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d003      	beq.n	8003cf8 <TIM_OC2_SetConfig+0x68>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a21      	ldr	r2, [pc, #132]	; (8003d78 <TIM_OC2_SetConfig+0xe8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d10d      	bne.n	8003d14 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	68db      	ldr	r3, [r3, #12]
 8003d04:	011b      	lsls	r3, r3, #4
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a17      	ldr	r2, [pc, #92]	; (8003d74 <TIM_OC2_SetConfig+0xe4>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d003      	beq.n	8003d24 <TIM_OC2_SetConfig+0x94>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a16      	ldr	r2, [pc, #88]	; (8003d78 <TIM_OC2_SetConfig+0xe8>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d113      	bne.n	8003d4c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003d2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	699b      	ldr	r3, [r3, #24]
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	621a      	str	r2, [r3, #32]
}
 8003d66:	bf00      	nop
 8003d68:	371c      	adds	r7, #28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	40010000 	.word	0x40010000
 8003d78:	40010400 	.word	0x40010400

08003d7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f023 0303 	bic.w	r3, r3, #3
 8003db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68fa      	ldr	r2, [r7, #12]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003dc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	021b      	lsls	r3, r3, #8
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a21      	ldr	r2, [pc, #132]	; (8003e5c <TIM_OC3_SetConfig+0xe0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d003      	beq.n	8003de2 <TIM_OC3_SetConfig+0x66>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a20      	ldr	r2, [pc, #128]	; (8003e60 <TIM_OC3_SetConfig+0xe4>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d10d      	bne.n	8003dfe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003de8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	021b      	lsls	r3, r3, #8
 8003df0:	697a      	ldr	r2, [r7, #20]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003dfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a16      	ldr	r2, [pc, #88]	; (8003e5c <TIM_OC3_SetConfig+0xe0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d003      	beq.n	8003e0e <TIM_OC3_SetConfig+0x92>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a15      	ldr	r2, [pc, #84]	; (8003e60 <TIM_OC3_SetConfig+0xe4>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d113      	bne.n	8003e36 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003e14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003e1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	693a      	ldr	r2, [r7, #16]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	011b      	lsls	r3, r3, #4
 8003e30:	693a      	ldr	r2, [r7, #16]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685a      	ldr	r2, [r3, #4]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	621a      	str	r2, [r3, #32]
}
 8003e50:	bf00      	nop
 8003e52:	371c      	adds	r7, #28
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr
 8003e5c:	40010000 	.word	0x40010000
 8003e60:	40010400 	.word	0x40010400

08003e64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b087      	sub	sp, #28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a1b      	ldr	r3, [r3, #32]
 8003e72:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	021b      	lsls	r3, r3, #8
 8003ea2:	68fa      	ldr	r2, [r7, #12]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003eae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	031b      	lsls	r3, r3, #12
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	4a12      	ldr	r2, [pc, #72]	; (8003f08 <TIM_OC4_SetConfig+0xa4>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d003      	beq.n	8003ecc <TIM_OC4_SetConfig+0x68>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a11      	ldr	r2, [pc, #68]	; (8003f0c <TIM_OC4_SetConfig+0xa8>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d109      	bne.n	8003ee0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ed2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	019b      	lsls	r3, r3, #6
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	68fa      	ldr	r2, [r7, #12]
 8003eea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	693a      	ldr	r2, [r7, #16]
 8003ef8:	621a      	str	r2, [r3, #32]
}
 8003efa:	bf00      	nop
 8003efc:	371c      	adds	r7, #28
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40010000 	.word	0x40010000
 8003f0c:	40010400 	.word	0x40010400

08003f10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b087      	sub	sp, #28
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	60f8      	str	r0, [r7, #12]
 8003f18:	60b9      	str	r1, [r7, #8]
 8003f1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	f003 031f 	and.w	r3, r3, #31
 8003f22:	2201      	movs	r2, #1
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6a1a      	ldr	r2, [r3, #32]
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	43db      	mvns	r3, r3
 8003f32:	401a      	ands	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6a1a      	ldr	r2, [r3, #32]
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	f003 031f 	and.w	r3, r3, #31
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	fa01 f303 	lsl.w	r3, r1, r3
 8003f48:	431a      	orrs	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	621a      	str	r2, [r3, #32]
}
 8003f4e:	bf00      	nop
 8003f50:	371c      	adds	r7, #28
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
	...

08003f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b085      	sub	sp, #20
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d101      	bne.n	8003f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f70:	2302      	movs	r3, #2
 8003f72:	e05a      	b.n	800402a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a21      	ldr	r2, [pc, #132]	; (8004038 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d022      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fc0:	d01d      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a1d      	ldr	r2, [pc, #116]	; (800403c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d018      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a1b      	ldr	r2, [pc, #108]	; (8004040 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d013      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a1a      	ldr	r2, [pc, #104]	; (8004044 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d00e      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a18      	ldr	r2, [pc, #96]	; (8004048 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d009      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a17      	ldr	r2, [pc, #92]	; (800404c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d004      	beq.n	8003ffe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a15      	ldr	r2, [pc, #84]	; (8004050 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d10c      	bne.n	8004018 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004004:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	4313      	orrs	r3, r2
 800400e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2201      	movs	r2, #1
 800401c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3714      	adds	r7, #20
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40010000 	.word	0x40010000
 800403c:	40000400 	.word	0x40000400
 8004040:	40000800 	.word	0x40000800
 8004044:	40000c00 	.word	0x40000c00
 8004048:	40010400 	.word	0x40010400
 800404c:	40014000 	.word	0x40014000
 8004050:	40001800 	.word	0x40001800

08004054 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004054:	b480      	push	{r7}
 8004056:	b085      	sub	sp, #20
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004068:	2b01      	cmp	r3, #1
 800406a:	d101      	bne.n	8004070 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800406c:	2302      	movs	r3, #2
 800406e:	e03d      	b.n	80040ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	4313      	orrs	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	4313      	orrs	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	4313      	orrs	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	4313      	orrs	r3, r2
 80040ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	69db      	ldr	r3, [r3, #28]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e042      	b.n	8004190 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d106      	bne.n	8004124 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2200      	movs	r2, #0
 800411a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fc fecc 	bl	8000ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2224      	movs	r2, #36	; 0x24
 8004128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68da      	ldr	r2, [r3, #12]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800413a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 fdbd 	bl	8004cbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004150:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	695a      	ldr	r2, [r3, #20]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004160:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68da      	ldr	r2, [r3, #12]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004170:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2220      	movs	r2, #32
 800417c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3708      	adds	r7, #8
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b08a      	sub	sp, #40	; 0x28
 800419c:	af02      	add	r7, sp, #8
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	4613      	mov	r3, r2
 80041a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b20      	cmp	r3, #32
 80041b6:	d175      	bne.n	80042a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d002      	beq.n	80041c4 <HAL_UART_Transmit+0x2c>
 80041be:	88fb      	ldrh	r3, [r7, #6]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e06e      	b.n	80042a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2221      	movs	r2, #33	; 0x21
 80041d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041d6:	f7fc ffbf 	bl	8001158 <HAL_GetTick>
 80041da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	88fa      	ldrh	r2, [r7, #6]
 80041e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	88fa      	ldrh	r2, [r7, #6]
 80041e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041f0:	d108      	bne.n	8004204 <HAL_UART_Transmit+0x6c>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d104      	bne.n	8004204 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041fa:	2300      	movs	r3, #0
 80041fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	61bb      	str	r3, [r7, #24]
 8004202:	e003      	b.n	800420c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004208:	2300      	movs	r3, #0
 800420a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800420c:	e02e      	b.n	800426c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	9300      	str	r3, [sp, #0]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	2200      	movs	r2, #0
 8004216:	2180      	movs	r1, #128	; 0x80
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f000 fb1f 	bl	800485c <UART_WaitOnFlagUntilTimeout>
 800421e:	4603      	mov	r3, r0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2220      	movs	r2, #32
 8004228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e03a      	b.n	80042a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10b      	bne.n	800424e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	881b      	ldrh	r3, [r3, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004244:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	3302      	adds	r3, #2
 800424a:	61bb      	str	r3, [r7, #24]
 800424c:	e007      	b.n	800425e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	781a      	ldrb	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004258:	69fb      	ldr	r3, [r7, #28]
 800425a:	3301      	adds	r3, #1
 800425c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004262:	b29b      	uxth	r3, r3
 8004264:	3b01      	subs	r3, #1
 8004266:	b29a      	uxth	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004270:	b29b      	uxth	r3, r3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1cb      	bne.n	800420e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	2200      	movs	r2, #0
 800427e:	2140      	movs	r1, #64	; 0x40
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 faeb 	bl	800485c <UART_WaitOnFlagUntilTimeout>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d005      	beq.n	8004298 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004294:	2303      	movs	r3, #3
 8004296:	e006      	b.n	80042a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80042a0:	2300      	movs	r3, #0
 80042a2:	e000      	b.n	80042a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80042a4:	2302      	movs	r3, #2
  }
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3720      	adds	r7, #32
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}

080042ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042ae:	b580      	push	{r7, lr}
 80042b0:	b084      	sub	sp, #16
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	60f8      	str	r0, [r7, #12]
 80042b6:	60b9      	str	r1, [r7, #8]
 80042b8:	4613      	mov	r3, r2
 80042ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	d112      	bne.n	80042ee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d002      	beq.n	80042d4 <HAL_UART_Receive_IT+0x26>
 80042ce:	88fb      	ldrh	r3, [r7, #6]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e00b      	b.n	80042f0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80042de:	88fb      	ldrh	r3, [r7, #6]
 80042e0:	461a      	mov	r2, r3
 80042e2:	68b9      	ldr	r1, [r7, #8]
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 fb12 	bl	800490e <UART_Start_Receive_IT>
 80042ea:	4603      	mov	r3, r0
 80042ec:	e000      	b.n	80042f0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80042ee:	2302      	movs	r3, #2
  }
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b0ba      	sub	sp, #232	; 0xe8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800431e:	2300      	movs	r3, #0
 8004320:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004324:	2300      	movs	r3, #0
 8004326:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800432a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800432e:	f003 030f 	and.w	r3, r3, #15
 8004332:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004336:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10f      	bne.n	800435e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800433e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004342:	f003 0320 	and.w	r3, r3, #32
 8004346:	2b00      	cmp	r3, #0
 8004348:	d009      	beq.n	800435e <HAL_UART_IRQHandler+0x66>
 800434a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800434e:	f003 0320 	and.w	r3, r3, #32
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 fbf2 	bl	8004b40 <UART_Receive_IT>
      return;
 800435c:	e25b      	b.n	8004816 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800435e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004362:	2b00      	cmp	r3, #0
 8004364:	f000 80de 	beq.w	8004524 <HAL_UART_IRQHandler+0x22c>
 8004368:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800436c:	f003 0301 	and.w	r3, r3, #1
 8004370:	2b00      	cmp	r3, #0
 8004372:	d106      	bne.n	8004382 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004378:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 80d1 	beq.w	8004524 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00b      	beq.n	80043a6 <HAL_UART_IRQHandler+0xae>
 800438e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004392:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004396:	2b00      	cmp	r3, #0
 8004398:	d005      	beq.n	80043a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439e:	f043 0201 	orr.w	r2, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043aa:	f003 0304 	and.w	r3, r3, #4
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00b      	beq.n	80043ca <HAL_UART_IRQHandler+0xd2>
 80043b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d005      	beq.n	80043ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c2:	f043 0202 	orr.w	r2, r3, #2
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80043ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00b      	beq.n	80043ee <HAL_UART_IRQHandler+0xf6>
 80043d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d005      	beq.n	80043ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e6:	f043 0204 	orr.w	r2, r3, #4
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80043ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80043f2:	f003 0308 	and.w	r3, r3, #8
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d011      	beq.n	800441e <HAL_UART_IRQHandler+0x126>
 80043fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80043fe:	f003 0320 	and.w	r3, r3, #32
 8004402:	2b00      	cmp	r3, #0
 8004404:	d105      	bne.n	8004412 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b00      	cmp	r3, #0
 8004410:	d005      	beq.n	800441e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004416:	f043 0208 	orr.w	r2, r3, #8
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004422:	2b00      	cmp	r3, #0
 8004424:	f000 81f2 	beq.w	800480c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800442c:	f003 0320 	and.w	r3, r3, #32
 8004430:	2b00      	cmp	r3, #0
 8004432:	d008      	beq.n	8004446 <HAL_UART_IRQHandler+0x14e>
 8004434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004438:	f003 0320 	and.w	r3, r3, #32
 800443c:	2b00      	cmp	r3, #0
 800443e:	d002      	beq.n	8004446 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f000 fb7d 	bl	8004b40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004450:	2b40      	cmp	r3, #64	; 0x40
 8004452:	bf0c      	ite	eq
 8004454:	2301      	moveq	r3, #1
 8004456:	2300      	movne	r3, #0
 8004458:	b2db      	uxtb	r3, r3
 800445a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b00      	cmp	r3, #0
 8004468:	d103      	bne.n	8004472 <HAL_UART_IRQHandler+0x17a>
 800446a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800446e:	2b00      	cmp	r3, #0
 8004470:	d04f      	beq.n	8004512 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 fa85 	bl	8004982 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004482:	2b40      	cmp	r3, #64	; 0x40
 8004484:	d141      	bne.n	800450a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	3314      	adds	r3, #20
 800448c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004490:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800449c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80044a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	3314      	adds	r3, #20
 80044ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80044b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80044b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80044be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80044c2:	e841 2300 	strex	r3, r2, [r1]
 80044c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80044ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d1d9      	bne.n	8004486 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d013      	beq.n	8004502 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044de:	4a7e      	ldr	r2, [pc, #504]	; (80046d8 <HAL_UART_IRQHandler+0x3e0>)
 80044e0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7fc ffe7 	bl	80014ba <HAL_DMA_Abort_IT>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d016      	beq.n	8004520 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80044fc:	4610      	mov	r0, r2
 80044fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004500:	e00e      	b.n	8004520 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f994 	bl	8004830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004508:	e00a      	b.n	8004520 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f990 	bl	8004830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004510:	e006      	b.n	8004520 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f98c 	bl	8004830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2200      	movs	r2, #0
 800451c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800451e:	e175      	b.n	800480c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004520:	bf00      	nop
    return;
 8004522:	e173      	b.n	800480c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004528:	2b01      	cmp	r3, #1
 800452a:	f040 814f 	bne.w	80047cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800452e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004532:	f003 0310 	and.w	r3, r3, #16
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 8148 	beq.w	80047cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800453c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004540:	f003 0310 	and.w	r3, r3, #16
 8004544:	2b00      	cmp	r3, #0
 8004546:	f000 8141 	beq.w	80047cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800454a:	2300      	movs	r3, #0
 800454c:	60bb      	str	r3, [r7, #8]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	60bb      	str	r3, [r7, #8]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	60bb      	str	r3, [r7, #8]
 800455e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	695b      	ldr	r3, [r3, #20]
 8004566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456a:	2b40      	cmp	r3, #64	; 0x40
 800456c:	f040 80b6 	bne.w	80046dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800457c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004580:	2b00      	cmp	r3, #0
 8004582:	f000 8145 	beq.w	8004810 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800458a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800458e:	429a      	cmp	r2, r3
 8004590:	f080 813e 	bcs.w	8004810 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800459a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045a6:	f000 8088 	beq.w	80046ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	330c      	adds	r3, #12
 80045b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045b8:	e853 3f00 	ldrex	r3, [r3]
 80045bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80045c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80045c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	330c      	adds	r3, #12
 80045d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80045d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80045da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80045e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80045e6:	e841 2300 	strex	r3, r2, [r1]
 80045ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80045ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1d9      	bne.n	80045aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	3314      	adds	r3, #20
 80045fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004600:	e853 3f00 	ldrex	r3, [r3]
 8004604:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004606:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004608:	f023 0301 	bic.w	r3, r3, #1
 800460c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	3314      	adds	r3, #20
 8004616:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800461a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800461e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004620:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004622:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004626:	e841 2300 	strex	r3, r2, [r1]
 800462a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800462c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800462e:	2b00      	cmp	r3, #0
 8004630:	d1e1      	bne.n	80045f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3314      	adds	r3, #20
 8004638:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800463a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800463c:	e853 3f00 	ldrex	r3, [r3]
 8004640:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004642:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004644:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004648:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	3314      	adds	r3, #20
 8004652:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004656:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004658:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800465c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800465e:	e841 2300 	strex	r3, r2, [r1]
 8004662:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004664:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1e3      	bne.n	8004632 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	330c      	adds	r3, #12
 800467e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004682:	e853 3f00 	ldrex	r3, [r3]
 8004686:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004688:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800468a:	f023 0310 	bic.w	r3, r3, #16
 800468e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	330c      	adds	r3, #12
 8004698:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800469c:	65ba      	str	r2, [r7, #88]	; 0x58
 800469e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80046a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80046a4:	e841 2300 	strex	r3, r2, [r1]
 80046a8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80046aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1e3      	bne.n	8004678 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046b4:	4618      	mov	r0, r3
 80046b6:	f7fc fe90 	bl	80013da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2202      	movs	r2, #2
 80046be:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	1ad3      	subs	r3, r2, r3
 80046cc:	b29b      	uxth	r3, r3
 80046ce:	4619      	mov	r1, r3
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 f8b7 	bl	8004844 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80046d6:	e09b      	b.n	8004810 <HAL_UART_IRQHandler+0x518>
 80046d8:	08004a49 	.word	0x08004a49
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 808e 	beq.w	8004814 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80046f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	f000 8089 	beq.w	8004814 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	330c      	adds	r3, #12
 8004708:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800470a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800470c:	e853 3f00 	ldrex	r3, [r3]
 8004710:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004714:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004718:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	330c      	adds	r3, #12
 8004722:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004726:	647a      	str	r2, [r7, #68]	; 0x44
 8004728:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800472c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800472e:	e841 2300 	strex	r3, r2, [r1]
 8004732:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1e3      	bne.n	8004702 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	3314      	adds	r3, #20
 8004740:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	e853 3f00 	ldrex	r3, [r3]
 8004748:	623b      	str	r3, [r7, #32]
   return(result);
 800474a:	6a3b      	ldr	r3, [r7, #32]
 800474c:	f023 0301 	bic.w	r3, r3, #1
 8004750:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	3314      	adds	r3, #20
 800475a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800475e:	633a      	str	r2, [r7, #48]	; 0x30
 8004760:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004762:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004764:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004766:	e841 2300 	strex	r3, r2, [r1]
 800476a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800476c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1e3      	bne.n	800473a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2220      	movs	r2, #32
 8004776:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	330c      	adds	r3, #12
 8004786:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	e853 3f00 	ldrex	r3, [r3]
 800478e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f023 0310 	bic.w	r3, r3, #16
 8004796:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	330c      	adds	r3, #12
 80047a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80047a4:	61fa      	str	r2, [r7, #28]
 80047a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a8:	69b9      	ldr	r1, [r7, #24]
 80047aa:	69fa      	ldr	r2, [r7, #28]
 80047ac:	e841 2300 	strex	r3, r2, [r1]
 80047b0:	617b      	str	r3, [r7, #20]
   return(result);
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1e3      	bne.n	8004780 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80047be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80047c2:	4619      	mov	r1, r3
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f83d 	bl	8004844 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80047ca:	e023      	b.n	8004814 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80047cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d009      	beq.n	80047ec <HAL_UART_IRQHandler+0x4f4>
 80047d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d003      	beq.n	80047ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 f943 	bl	8004a70 <UART_Transmit_IT>
    return;
 80047ea:	e014      	b.n	8004816 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80047ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00e      	beq.n	8004816 <HAL_UART_IRQHandler+0x51e>
 80047f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004800:	2b00      	cmp	r3, #0
 8004802:	d008      	beq.n	8004816 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 f983 	bl	8004b10 <UART_EndTransmit_IT>
    return;
 800480a:	e004      	b.n	8004816 <HAL_UART_IRQHandler+0x51e>
    return;
 800480c:	bf00      	nop
 800480e:	e002      	b.n	8004816 <HAL_UART_IRQHandler+0x51e>
      return;
 8004810:	bf00      	nop
 8004812:	e000      	b.n	8004816 <HAL_UART_IRQHandler+0x51e>
      return;
 8004814:	bf00      	nop
  }
}
 8004816:	37e8      	adds	r7, #232	; 0xe8
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004838:	bf00      	nop
 800483a:	370c      	adds	r7, #12
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004844:	b480      	push	{r7}
 8004846:	b083      	sub	sp, #12
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	460b      	mov	r3, r1
 800484e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004850:	bf00      	nop
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	603b      	str	r3, [r7, #0]
 8004868:	4613      	mov	r3, r2
 800486a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800486c:	e03b      	b.n	80048e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800486e:	6a3b      	ldr	r3, [r7, #32]
 8004870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004874:	d037      	beq.n	80048e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004876:	f7fc fc6f 	bl	8001158 <HAL_GetTick>
 800487a:	4602      	mov	r2, r0
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	1ad3      	subs	r3, r2, r3
 8004880:	6a3a      	ldr	r2, [r7, #32]
 8004882:	429a      	cmp	r2, r3
 8004884:	d302      	bcc.n	800488c <UART_WaitOnFlagUntilTimeout+0x30>
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e03a      	b.n	8004906 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f003 0304 	and.w	r3, r3, #4
 800489a:	2b00      	cmp	r3, #0
 800489c:	d023      	beq.n	80048e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	2b80      	cmp	r3, #128	; 0x80
 80048a2:	d020      	beq.n	80048e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b40      	cmp	r3, #64	; 0x40
 80048a8:	d01d      	beq.n	80048e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d116      	bne.n	80048e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80048b8:	2300      	movs	r3, #0
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	617b      	str	r3, [r7, #20]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	617b      	str	r3, [r7, #20]
 80048cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 f857 	bl	8004982 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2208      	movs	r2, #8
 80048d8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e00f      	b.n	8004906 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	4013      	ands	r3, r2
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	bf0c      	ite	eq
 80048f6:	2301      	moveq	r3, #1
 80048f8:	2300      	movne	r3, #0
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	461a      	mov	r2, r3
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	429a      	cmp	r2, r3
 8004902:	d0b4      	beq.n	800486e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3718      	adds	r7, #24
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800490e:	b480      	push	{r7}
 8004910:	b085      	sub	sp, #20
 8004912:	af00      	add	r7, sp, #0
 8004914:	60f8      	str	r0, [r7, #12]
 8004916:	60b9      	str	r1, [r7, #8]
 8004918:	4613      	mov	r3, r2
 800491a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	88fa      	ldrh	r2, [r7, #6]
 8004926:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	88fa      	ldrh	r2, [r7, #6]
 800492c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2222      	movs	r2, #34	; 0x22
 8004938:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d007      	beq.n	8004954 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004952:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	695a      	ldr	r2, [r3, #20]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f042 0201 	orr.w	r2, r2, #1
 8004962:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68da      	ldr	r2, [r3, #12]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f042 0220 	orr.w	r2, r2, #32
 8004972:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr

08004982 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004982:	b480      	push	{r7}
 8004984:	b095      	sub	sp, #84	; 0x54
 8004986:	af00      	add	r7, sp, #0
 8004988:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	330c      	adds	r3, #12
 8004990:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800499a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800499c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049a0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	330c      	adds	r3, #12
 80049a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80049aa:	643a      	str	r2, [r7, #64]	; 0x40
 80049ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ae:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049b2:	e841 2300 	strex	r3, r2, [r1]
 80049b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1e5      	bne.n	800498a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	3314      	adds	r3, #20
 80049c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049c6:	6a3b      	ldr	r3, [r7, #32]
 80049c8:	e853 3f00 	ldrex	r3, [r3]
 80049cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80049ce:	69fb      	ldr	r3, [r7, #28]
 80049d0:	f023 0301 	bic.w	r3, r3, #1
 80049d4:	64bb      	str	r3, [r7, #72]	; 0x48
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	3314      	adds	r3, #20
 80049dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049e6:	e841 2300 	strex	r3, r2, [r1]
 80049ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d1e5      	bne.n	80049be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d119      	bne.n	8004a2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	330c      	adds	r3, #12
 8004a00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	e853 3f00 	ldrex	r3, [r3]
 8004a08:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	f023 0310 	bic.w	r3, r3, #16
 8004a10:	647b      	str	r3, [r7, #68]	; 0x44
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	330c      	adds	r3, #12
 8004a18:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a1a:	61ba      	str	r2, [r7, #24]
 8004a1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1e:	6979      	ldr	r1, [r7, #20]
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	e841 2300 	strex	r3, r2, [r1]
 8004a26:	613b      	str	r3, [r7, #16]
   return(result);
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1e5      	bne.n	80049fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2220      	movs	r2, #32
 8004a32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004a3c:	bf00      	nop
 8004a3e:	3754      	adds	r7, #84	; 0x54
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	f7ff fee4 	bl	8004830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a68:	bf00      	nop
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b21      	cmp	r3, #33	; 0x21
 8004a82:	d13e      	bne.n	8004b02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a8c:	d114      	bne.n	8004ab8 <UART_Transmit_IT+0x48>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d110      	bne.n	8004ab8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	881b      	ldrh	r3, [r3, #0]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aaa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	1c9a      	adds	r2, r3, #2
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	621a      	str	r2, [r3, #32]
 8004ab6:	e008      	b.n	8004aca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	1c59      	adds	r1, r3, #1
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	6211      	str	r1, [r2, #32]
 8004ac2:	781a      	ldrb	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10f      	bne.n	8004afe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004aec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004afc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004afe:	2300      	movs	r3, #0
 8004b00:	e000      	b.n	8004b04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004b02:	2302      	movs	r3, #2
  }
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3714      	adds	r7, #20
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0e:	4770      	bx	lr

08004b10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68da      	ldr	r2, [r3, #12]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2220      	movs	r2, #32
 8004b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f7ff fe73 	bl	800481c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3708      	adds	r7, #8
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08c      	sub	sp, #48	; 0x30
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b22      	cmp	r3, #34	; 0x22
 8004b52:	f040 80ae 	bne.w	8004cb2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b5e:	d117      	bne.n	8004b90 <UART_Receive_IT+0x50>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d113      	bne.n	8004b90 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b70:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b88:	1c9a      	adds	r2, r3, #2
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	629a      	str	r2, [r3, #40]	; 0x28
 8004b8e:	e026      	b.n	8004bde <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b94:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004b96:	2300      	movs	r3, #0
 8004b98:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ba2:	d007      	beq.n	8004bb4 <UART_Receive_IT+0x74>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10a      	bne.n	8004bc2 <UART_Receive_IT+0x82>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d106      	bne.n	8004bc2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	b2da      	uxtb	r2, r3
 8004bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bbe:	701a      	strb	r2, [r3, #0]
 8004bc0:	e008      	b.n	8004bd4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd8:	1c5a      	adds	r2, r3, #1
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	3b01      	subs	r3, #1
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	4619      	mov	r1, r3
 8004bec:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d15d      	bne.n	8004cae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	68da      	ldr	r2, [r3, #12]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f022 0220 	bic.w	r2, r2, #32
 8004c00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68da      	ldr	r2, [r3, #12]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	695a      	ldr	r2, [r3, #20]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f022 0201 	bic.w	r2, r2, #1
 8004c20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2220      	movs	r2, #32
 8004c26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d135      	bne.n	8004ca4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	330c      	adds	r3, #12
 8004c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	e853 3f00 	ldrex	r3, [r3]
 8004c4c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	f023 0310 	bic.w	r3, r3, #16
 8004c54:	627b      	str	r3, [r7, #36]	; 0x24
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	330c      	adds	r3, #12
 8004c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c5e:	623a      	str	r2, [r7, #32]
 8004c60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c62:	69f9      	ldr	r1, [r7, #28]
 8004c64:	6a3a      	ldr	r2, [r7, #32]
 8004c66:	e841 2300 	strex	r3, r2, [r1]
 8004c6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1e5      	bne.n	8004c3e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0310 	and.w	r3, r3, #16
 8004c7c:	2b10      	cmp	r3, #16
 8004c7e:	d10a      	bne.n	8004c96 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c80:	2300      	movs	r3, #0
 8004c82:	60fb      	str	r3, [r7, #12]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	60fb      	str	r3, [r7, #12]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7ff fdd1 	bl	8004844 <HAL_UARTEx_RxEventCallback>
 8004ca2:	e002      	b.n	8004caa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f7fc f96b 	bl	8000f80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	e002      	b.n	8004cb4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	e000      	b.n	8004cb4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004cb2:	2302      	movs	r3, #2
  }
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3730      	adds	r7, #48	; 0x30
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cc0:	b0c0      	sub	sp, #256	; 0x100
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd8:	68d9      	ldr	r1, [r3, #12]
 8004cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	ea40 0301 	orr.w	r3, r0, r1
 8004ce4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	431a      	orrs	r2, r3
 8004cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004d14:	f021 010c 	bic.w	r1, r1, #12
 8004d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d22:	430b      	orrs	r3, r1
 8004d24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d36:	6999      	ldr	r1, [r3, #24]
 8004d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	ea40 0301 	orr.w	r3, r0, r1
 8004d42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4b8f      	ldr	r3, [pc, #572]	; (8004f88 <UART_SetConfig+0x2cc>)
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d005      	beq.n	8004d5c <UART_SetConfig+0xa0>
 8004d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	4b8d      	ldr	r3, [pc, #564]	; (8004f8c <UART_SetConfig+0x2d0>)
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d104      	bne.n	8004d66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d5c:	f7fd feb8 	bl	8002ad0 <HAL_RCC_GetPCLK2Freq>
 8004d60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d64:	e003      	b.n	8004d6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d66:	f7fd fe9f 	bl	8002aa8 <HAL_RCC_GetPCLK1Freq>
 8004d6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d78:	f040 810c 	bne.w	8004f94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d80:	2200      	movs	r2, #0
 8004d82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d8e:	4622      	mov	r2, r4
 8004d90:	462b      	mov	r3, r5
 8004d92:	1891      	adds	r1, r2, r2
 8004d94:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d96:	415b      	adcs	r3, r3
 8004d98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d9e:	4621      	mov	r1, r4
 8004da0:	eb12 0801 	adds.w	r8, r2, r1
 8004da4:	4629      	mov	r1, r5
 8004da6:	eb43 0901 	adc.w	r9, r3, r1
 8004daa:	f04f 0200 	mov.w	r2, #0
 8004dae:	f04f 0300 	mov.w	r3, #0
 8004db2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004db6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004dbe:	4690      	mov	r8, r2
 8004dc0:	4699      	mov	r9, r3
 8004dc2:	4623      	mov	r3, r4
 8004dc4:	eb18 0303 	adds.w	r3, r8, r3
 8004dc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004dcc:	462b      	mov	r3, r5
 8004dce:	eb49 0303 	adc.w	r3, r9, r3
 8004dd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004de2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004de6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004dea:	460b      	mov	r3, r1
 8004dec:	18db      	adds	r3, r3, r3
 8004dee:	653b      	str	r3, [r7, #80]	; 0x50
 8004df0:	4613      	mov	r3, r2
 8004df2:	eb42 0303 	adc.w	r3, r2, r3
 8004df6:	657b      	str	r3, [r7, #84]	; 0x54
 8004df8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004dfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004e00:	f7fb f9e2 	bl	80001c8 <__aeabi_uldivmod>
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	4b61      	ldr	r3, [pc, #388]	; (8004f90 <UART_SetConfig+0x2d4>)
 8004e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8004e0e:	095b      	lsrs	r3, r3, #5
 8004e10:	011c      	lsls	r4, r3, #4
 8004e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e16:	2200      	movs	r2, #0
 8004e18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e1c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004e20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004e24:	4642      	mov	r2, r8
 8004e26:	464b      	mov	r3, r9
 8004e28:	1891      	adds	r1, r2, r2
 8004e2a:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e2c:	415b      	adcs	r3, r3
 8004e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e34:	4641      	mov	r1, r8
 8004e36:	eb12 0a01 	adds.w	sl, r2, r1
 8004e3a:	4649      	mov	r1, r9
 8004e3c:	eb43 0b01 	adc.w	fp, r3, r1
 8004e40:	f04f 0200 	mov.w	r2, #0
 8004e44:	f04f 0300 	mov.w	r3, #0
 8004e48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e54:	4692      	mov	sl, r2
 8004e56:	469b      	mov	fp, r3
 8004e58:	4643      	mov	r3, r8
 8004e5a:	eb1a 0303 	adds.w	r3, sl, r3
 8004e5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e62:	464b      	mov	r3, r9
 8004e64:	eb4b 0303 	adc.w	r3, fp, r3
 8004e68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e78:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e80:	460b      	mov	r3, r1
 8004e82:	18db      	adds	r3, r3, r3
 8004e84:	643b      	str	r3, [r7, #64]	; 0x40
 8004e86:	4613      	mov	r3, r2
 8004e88:	eb42 0303 	adc.w	r3, r2, r3
 8004e8c:	647b      	str	r3, [r7, #68]	; 0x44
 8004e8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e96:	f7fb f997 	bl	80001c8 <__aeabi_uldivmod>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	4b3b      	ldr	r3, [pc, #236]	; (8004f90 <UART_SetConfig+0x2d4>)
 8004ea2:	fba3 2301 	umull	r2, r3, r3, r1
 8004ea6:	095b      	lsrs	r3, r3, #5
 8004ea8:	2264      	movs	r2, #100	; 0x64
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	1acb      	subs	r3, r1, r3
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004eb6:	4b36      	ldr	r3, [pc, #216]	; (8004f90 <UART_SetConfig+0x2d4>)
 8004eb8:	fba3 2302 	umull	r2, r3, r3, r2
 8004ebc:	095b      	lsrs	r3, r3, #5
 8004ebe:	005b      	lsls	r3, r3, #1
 8004ec0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ec4:	441c      	add	r4, r3
 8004ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ed0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ed4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ed8:	4642      	mov	r2, r8
 8004eda:	464b      	mov	r3, r9
 8004edc:	1891      	adds	r1, r2, r2
 8004ede:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ee0:	415b      	adcs	r3, r3
 8004ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ee4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ee8:	4641      	mov	r1, r8
 8004eea:	1851      	adds	r1, r2, r1
 8004eec:	6339      	str	r1, [r7, #48]	; 0x30
 8004eee:	4649      	mov	r1, r9
 8004ef0:	414b      	adcs	r3, r1
 8004ef2:	637b      	str	r3, [r7, #52]	; 0x34
 8004ef4:	f04f 0200 	mov.w	r2, #0
 8004ef8:	f04f 0300 	mov.w	r3, #0
 8004efc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004f00:	4659      	mov	r1, fp
 8004f02:	00cb      	lsls	r3, r1, #3
 8004f04:	4651      	mov	r1, sl
 8004f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f0a:	4651      	mov	r1, sl
 8004f0c:	00ca      	lsls	r2, r1, #3
 8004f0e:	4610      	mov	r0, r2
 8004f10:	4619      	mov	r1, r3
 8004f12:	4603      	mov	r3, r0
 8004f14:	4642      	mov	r2, r8
 8004f16:	189b      	adds	r3, r3, r2
 8004f18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f1c:	464b      	mov	r3, r9
 8004f1e:	460a      	mov	r2, r1
 8004f20:	eb42 0303 	adc.w	r3, r2, r3
 8004f24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f34:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	18db      	adds	r3, r3, r3
 8004f40:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f42:	4613      	mov	r3, r2
 8004f44:	eb42 0303 	adc.w	r3, r2, r3
 8004f48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f52:	f7fb f939 	bl	80001c8 <__aeabi_uldivmod>
 8004f56:	4602      	mov	r2, r0
 8004f58:	460b      	mov	r3, r1
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	; (8004f90 <UART_SetConfig+0x2d4>)
 8004f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f60:	095b      	lsrs	r3, r3, #5
 8004f62:	2164      	movs	r1, #100	; 0x64
 8004f64:	fb01 f303 	mul.w	r3, r1, r3
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	3332      	adds	r3, #50	; 0x32
 8004f6e:	4a08      	ldr	r2, [pc, #32]	; (8004f90 <UART_SetConfig+0x2d4>)
 8004f70:	fba2 2303 	umull	r2, r3, r2, r3
 8004f74:	095b      	lsrs	r3, r3, #5
 8004f76:	f003 0207 	and.w	r2, r3, #7
 8004f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4422      	add	r2, r4
 8004f82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f84:	e106      	b.n	8005194 <UART_SetConfig+0x4d8>
 8004f86:	bf00      	nop
 8004f88:	40011000 	.word	0x40011000
 8004f8c:	40011400 	.word	0x40011400
 8004f90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004fa2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004fa6:	4642      	mov	r2, r8
 8004fa8:	464b      	mov	r3, r9
 8004faa:	1891      	adds	r1, r2, r2
 8004fac:	6239      	str	r1, [r7, #32]
 8004fae:	415b      	adcs	r3, r3
 8004fb0:	627b      	str	r3, [r7, #36]	; 0x24
 8004fb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004fb6:	4641      	mov	r1, r8
 8004fb8:	1854      	adds	r4, r2, r1
 8004fba:	4649      	mov	r1, r9
 8004fbc:	eb43 0501 	adc.w	r5, r3, r1
 8004fc0:	f04f 0200 	mov.w	r2, #0
 8004fc4:	f04f 0300 	mov.w	r3, #0
 8004fc8:	00eb      	lsls	r3, r5, #3
 8004fca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fce:	00e2      	lsls	r2, r4, #3
 8004fd0:	4614      	mov	r4, r2
 8004fd2:	461d      	mov	r5, r3
 8004fd4:	4643      	mov	r3, r8
 8004fd6:	18e3      	adds	r3, r4, r3
 8004fd8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fdc:	464b      	mov	r3, r9
 8004fde:	eb45 0303 	adc.w	r3, r5, r3
 8004fe2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004ff2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004ff6:	f04f 0200 	mov.w	r2, #0
 8004ffa:	f04f 0300 	mov.w	r3, #0
 8004ffe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005002:	4629      	mov	r1, r5
 8005004:	008b      	lsls	r3, r1, #2
 8005006:	4621      	mov	r1, r4
 8005008:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800500c:	4621      	mov	r1, r4
 800500e:	008a      	lsls	r2, r1, #2
 8005010:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005014:	f7fb f8d8 	bl	80001c8 <__aeabi_uldivmod>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	4b60      	ldr	r3, [pc, #384]	; (80051a0 <UART_SetConfig+0x4e4>)
 800501e:	fba3 2302 	umull	r2, r3, r3, r2
 8005022:	095b      	lsrs	r3, r3, #5
 8005024:	011c      	lsls	r4, r3, #4
 8005026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800502a:	2200      	movs	r2, #0
 800502c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005030:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005034:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005038:	4642      	mov	r2, r8
 800503a:	464b      	mov	r3, r9
 800503c:	1891      	adds	r1, r2, r2
 800503e:	61b9      	str	r1, [r7, #24]
 8005040:	415b      	adcs	r3, r3
 8005042:	61fb      	str	r3, [r7, #28]
 8005044:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005048:	4641      	mov	r1, r8
 800504a:	1851      	adds	r1, r2, r1
 800504c:	6139      	str	r1, [r7, #16]
 800504e:	4649      	mov	r1, r9
 8005050:	414b      	adcs	r3, r1
 8005052:	617b      	str	r3, [r7, #20]
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005060:	4659      	mov	r1, fp
 8005062:	00cb      	lsls	r3, r1, #3
 8005064:	4651      	mov	r1, sl
 8005066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800506a:	4651      	mov	r1, sl
 800506c:	00ca      	lsls	r2, r1, #3
 800506e:	4610      	mov	r0, r2
 8005070:	4619      	mov	r1, r3
 8005072:	4603      	mov	r3, r0
 8005074:	4642      	mov	r2, r8
 8005076:	189b      	adds	r3, r3, r2
 8005078:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800507c:	464b      	mov	r3, r9
 800507e:	460a      	mov	r2, r1
 8005080:	eb42 0303 	adc.w	r3, r2, r3
 8005084:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	67bb      	str	r3, [r7, #120]	; 0x78
 8005092:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80050a0:	4649      	mov	r1, r9
 80050a2:	008b      	lsls	r3, r1, #2
 80050a4:	4641      	mov	r1, r8
 80050a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050aa:	4641      	mov	r1, r8
 80050ac:	008a      	lsls	r2, r1, #2
 80050ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80050b2:	f7fb f889 	bl	80001c8 <__aeabi_uldivmod>
 80050b6:	4602      	mov	r2, r0
 80050b8:	460b      	mov	r3, r1
 80050ba:	4611      	mov	r1, r2
 80050bc:	4b38      	ldr	r3, [pc, #224]	; (80051a0 <UART_SetConfig+0x4e4>)
 80050be:	fba3 2301 	umull	r2, r3, r3, r1
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	2264      	movs	r2, #100	; 0x64
 80050c6:	fb02 f303 	mul.w	r3, r2, r3
 80050ca:	1acb      	subs	r3, r1, r3
 80050cc:	011b      	lsls	r3, r3, #4
 80050ce:	3332      	adds	r3, #50	; 0x32
 80050d0:	4a33      	ldr	r2, [pc, #204]	; (80051a0 <UART_SetConfig+0x4e4>)
 80050d2:	fba2 2303 	umull	r2, r3, r2, r3
 80050d6:	095b      	lsrs	r3, r3, #5
 80050d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050dc:	441c      	add	r4, r3
 80050de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050e2:	2200      	movs	r2, #0
 80050e4:	673b      	str	r3, [r7, #112]	; 0x70
 80050e6:	677a      	str	r2, [r7, #116]	; 0x74
 80050e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050ec:	4642      	mov	r2, r8
 80050ee:	464b      	mov	r3, r9
 80050f0:	1891      	adds	r1, r2, r2
 80050f2:	60b9      	str	r1, [r7, #8]
 80050f4:	415b      	adcs	r3, r3
 80050f6:	60fb      	str	r3, [r7, #12]
 80050f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050fc:	4641      	mov	r1, r8
 80050fe:	1851      	adds	r1, r2, r1
 8005100:	6039      	str	r1, [r7, #0]
 8005102:	4649      	mov	r1, r9
 8005104:	414b      	adcs	r3, r1
 8005106:	607b      	str	r3, [r7, #4]
 8005108:	f04f 0200 	mov.w	r2, #0
 800510c:	f04f 0300 	mov.w	r3, #0
 8005110:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005114:	4659      	mov	r1, fp
 8005116:	00cb      	lsls	r3, r1, #3
 8005118:	4651      	mov	r1, sl
 800511a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800511e:	4651      	mov	r1, sl
 8005120:	00ca      	lsls	r2, r1, #3
 8005122:	4610      	mov	r0, r2
 8005124:	4619      	mov	r1, r3
 8005126:	4603      	mov	r3, r0
 8005128:	4642      	mov	r2, r8
 800512a:	189b      	adds	r3, r3, r2
 800512c:	66bb      	str	r3, [r7, #104]	; 0x68
 800512e:	464b      	mov	r3, r9
 8005130:	460a      	mov	r2, r1
 8005132:	eb42 0303 	adc.w	r3, r2, r3
 8005136:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	663b      	str	r3, [r7, #96]	; 0x60
 8005142:	667a      	str	r2, [r7, #100]	; 0x64
 8005144:	f04f 0200 	mov.w	r2, #0
 8005148:	f04f 0300 	mov.w	r3, #0
 800514c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005150:	4649      	mov	r1, r9
 8005152:	008b      	lsls	r3, r1, #2
 8005154:	4641      	mov	r1, r8
 8005156:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800515a:	4641      	mov	r1, r8
 800515c:	008a      	lsls	r2, r1, #2
 800515e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005162:	f7fb f831 	bl	80001c8 <__aeabi_uldivmod>
 8005166:	4602      	mov	r2, r0
 8005168:	460b      	mov	r3, r1
 800516a:	4b0d      	ldr	r3, [pc, #52]	; (80051a0 <UART_SetConfig+0x4e4>)
 800516c:	fba3 1302 	umull	r1, r3, r3, r2
 8005170:	095b      	lsrs	r3, r3, #5
 8005172:	2164      	movs	r1, #100	; 0x64
 8005174:	fb01 f303 	mul.w	r3, r1, r3
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	011b      	lsls	r3, r3, #4
 800517c:	3332      	adds	r3, #50	; 0x32
 800517e:	4a08      	ldr	r2, [pc, #32]	; (80051a0 <UART_SetConfig+0x4e4>)
 8005180:	fba2 2303 	umull	r2, r3, r2, r3
 8005184:	095b      	lsrs	r3, r3, #5
 8005186:	f003 020f 	and.w	r2, r3, #15
 800518a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4422      	add	r2, r4
 8005192:	609a      	str	r2, [r3, #8]
}
 8005194:	bf00      	nop
 8005196:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800519a:	46bd      	mov	sp, r7
 800519c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051a0:	51eb851f 	.word	0x51eb851f

080051a4 <NRF24Lo1_RX_Adjusted_ADC_Data>:

unsigned char tmp_buf[32] = {0};

//* 
uint16_t *NRF24Lo1_RX_Adjusted_ADC_Data()
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b082      	sub	sp, #8
 80051a8:	af00      	add	r7, sp, #0
  static uint16_t ADC_Data[4];
  if (NRF24L01_RxPacket(tmp_buf) == 0)
 80051aa:	484d      	ldr	r0, [pc, #308]	; (80052e0 <NRF24Lo1_RX_Adjusted_ADC_Data+0x13c>)
 80051ac:	f000 fb66 	bl	800587c <NRF24L01_RxPacket>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	f040 808e 	bne.w	80052d4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x130>
  {
    for (size_t i = 0; i < 4; i++)
 80051b8:	2300      	movs	r3, #0
 80051ba:	607b      	str	r3, [r7, #4]
 80051bc:	e014      	b.n	80051e8 <NRF24Lo1_RX_Adjusted_ADC_Data+0x44>
    {
      ADC_Data[i] = ((uint16_t)(tmp_buf[i] << 8) | tmp_buf[i + 4]) * 1;
 80051be:	4a48      	ldr	r2, [pc, #288]	; (80052e0 <NRF24Lo1_RX_Adjusted_ADC_Data+0x13c>)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4413      	add	r3, r2
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	021b      	lsls	r3, r3, #8
 80051ca:	b29a      	uxth	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3304      	adds	r3, #4
 80051d0:	4943      	ldr	r1, [pc, #268]	; (80052e0 <NRF24Lo1_RX_Adjusted_ADC_Data+0x13c>)
 80051d2:	5ccb      	ldrb	r3, [r1, r3]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	4313      	orrs	r3, r2
 80051d8:	b299      	uxth	r1, r3
 80051da:	4a42      	ldr	r2, [pc, #264]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (size_t i = 0; i < 4; i++)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	3301      	adds	r3, #1
 80051e6:	607b      	str	r3, [r7, #4]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b03      	cmp	r3, #3
 80051ec:	d9e7      	bls.n	80051be <NRF24Lo1_RX_Adjusted_ADC_Data+0x1a>
    }
    //* 
    ADC_Data[0] = ADC_Data[0];
 80051ee:	4b3d      	ldr	r3, [pc, #244]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 80051f0:	881a      	ldrh	r2, [r3, #0]
 80051f2:	4b3c      	ldr	r3, [pc, #240]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 80051f4:	801a      	strh	r2, [r3, #0]
    ADC_Data[1] = ADC_Data[1] + 75;
 80051f6:	4b3b      	ldr	r3, [pc, #236]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 80051f8:	885b      	ldrh	r3, [r3, #2]
 80051fa:	334b      	adds	r3, #75	; 0x4b
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	4b39      	ldr	r3, [pc, #228]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 8005200:	805a      	strh	r2, [r3, #2]
    ADC_Data[2] = (ADC_Data[2] > 0) ? ADC_Data[2] - 50 : 0;
 8005202:	4b38      	ldr	r3, [pc, #224]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 8005204:	889b      	ldrh	r3, [r3, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d004      	beq.n	8005214 <NRF24Lo1_RX_Adjusted_ADC_Data+0x70>
 800520a:	4b36      	ldr	r3, [pc, #216]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 800520c:	889b      	ldrh	r3, [r3, #4]
 800520e:	3b32      	subs	r3, #50	; 0x32
 8005210:	b29b      	uxth	r3, r3
 8005212:	e000      	b.n	8005216 <NRF24Lo1_RX_Adjusted_ADC_Data+0x72>
 8005214:	2300      	movs	r3, #0
 8005216:	4a33      	ldr	r2, [pc, #204]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 8005218:	8093      	strh	r3, [r2, #4]
    ADC_Data[3] = ADC_Data[3] + 10;
 800521a:	4b32      	ldr	r3, [pc, #200]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 800521c:	88db      	ldrh	r3, [r3, #6]
 800521e:	330a      	adds	r3, #10
 8005220:	b29a      	uxth	r2, r3
 8005222:	4b30      	ldr	r3, [pc, #192]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 8005224:	80da      	strh	r2, [r3, #6]
    //* 
    for (size_t i = 0; i < 4; i++)
 8005226:	2300      	movs	r3, #0
 8005228:	603b      	str	r3, [r7, #0]
 800522a:	e050      	b.n	80052ce <NRF24Lo1_RX_Adjusted_ADC_Data+0x12a>
    {
      if (ADC_Data[i] % 100 < 50)
 800522c:	4a2d      	ldr	r2, [pc, #180]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005234:	4a2c      	ldr	r2, [pc, #176]	; (80052e8 <NRF24Lo1_RX_Adjusted_ADC_Data+0x144>)
 8005236:	fba2 1203 	umull	r1, r2, r2, r3
 800523a:	0952      	lsrs	r2, r2, #5
 800523c:	2164      	movs	r1, #100	; 0x64
 800523e:	fb01 f202 	mul.w	r2, r1, r2
 8005242:	1a9b      	subs	r3, r3, r2
 8005244:	b29b      	uxth	r3, r3
 8005246:	2b31      	cmp	r3, #49	; 0x31
 8005248:	d816      	bhi.n	8005278 <NRF24Lo1_RX_Adjusted_ADC_Data+0xd4>
      {
        ADC_Data[i] = ADC_Data[i] - (ADC_Data[i] % 100);
 800524a:	4a26      	ldr	r2, [pc, #152]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8005252:	4924      	ldr	r1, [pc, #144]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800525a:	4923      	ldr	r1, [pc, #140]	; (80052e8 <NRF24Lo1_RX_Adjusted_ADC_Data+0x144>)
 800525c:	fba1 0103 	umull	r0, r1, r1, r3
 8005260:	0949      	lsrs	r1, r1, #5
 8005262:	2064      	movs	r0, #100	; 0x64
 8005264:	fb00 f101 	mul.w	r1, r0, r1
 8005268:	1a5b      	subs	r3, r3, r1
 800526a:	b29b      	uxth	r3, r3
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	b299      	uxth	r1, r3
 8005270:	4a1c      	ldr	r2, [pc, #112]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      }
      if (ADC_Data[i] % 100 >= 50)
 8005278:	4a1a      	ldr	r2, [pc, #104]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005280:	4a19      	ldr	r2, [pc, #100]	; (80052e8 <NRF24Lo1_RX_Adjusted_ADC_Data+0x144>)
 8005282:	fba2 1203 	umull	r1, r2, r2, r3
 8005286:	0952      	lsrs	r2, r2, #5
 8005288:	2164      	movs	r1, #100	; 0x64
 800528a:	fb01 f202 	mul.w	r2, r1, r2
 800528e:	1a9b      	subs	r3, r3, r2
 8005290:	b29b      	uxth	r3, r3
 8005292:	2b31      	cmp	r3, #49	; 0x31
 8005294:	d918      	bls.n	80052c8 <NRF24Lo1_RX_Adjusted_ADC_Data+0x124>
      {
        ADC_Data[i] = ADC_Data[i] + (100 - (ADC_Data[i] % 100));
 8005296:	4a13      	ldr	r2, [pc, #76]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800529e:	4911      	ldr	r1, [pc, #68]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80052a6:	4910      	ldr	r1, [pc, #64]	; (80052e8 <NRF24Lo1_RX_Adjusted_ADC_Data+0x144>)
 80052a8:	fba1 0103 	umull	r0, r1, r1, r3
 80052ac:	0949      	lsrs	r1, r1, #5
 80052ae:	2064      	movs	r0, #100	; 0x64
 80052b0:	fb00 f101 	mul.w	r1, r0, r1
 80052b4:	1a5b      	subs	r3, r3, r1
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	3364      	adds	r3, #100	; 0x64
 80052be:	b299      	uxth	r1, r3
 80052c0:	4a08      	ldr	r2, [pc, #32]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (size_t i = 0; i < 4; i++)
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	3301      	adds	r3, #1
 80052cc:	603b      	str	r3, [r7, #0]
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d9ab      	bls.n	800522c <NRF24Lo1_RX_Adjusted_ADC_Data+0x88>
    // {
    //   ADC_Data[i] = ADC_Data[i] * 2;
    // }
  }

  return ADC_Data;
 80052d4:	4b03      	ldr	r3, [pc, #12]	; (80052e4 <NRF24Lo1_RX_Adjusted_ADC_Data+0x140>)
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	200002b0 	.word	0x200002b0
 80052e4:	200002d0 	.word	0x200002d0
 80052e8:	51eb851f 	.word	0x51eb851f

080052ec <Car_Direction>:
//* 
//***************************************************************************************************************

//* 
void Car_Direction(void)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
  uint16_t *ADC_Value = NRF24Lo1_RX_Adjusted_ADC_Data();
 80052f2:	f7ff ff57 	bl	80051a4 <NRF24Lo1_RX_Adjusted_ADC_Data>
 80052f6:	6078      	str	r0, [r7, #4]

  uint16_t speed;
  speed = ADC_Value[1];
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	885b      	ldrh	r3, [r3, #2]
 80052fc:	807b      	strh	r3, [r7, #2]

  Directional_Control(Directional_Front);
 80052fe:	2000      	movs	r0, #0
 8005300:	f000 f8fc 	bl	80054fc <Directional_Control>
  // {
  //   Directional_Control(Directional_Back);
  //   speed = 8000 - ADC_Value[1] - ADC_Value[3];
  // }

  Set_Speed(speed);
 8005304:	887b      	ldrh	r3, [r7, #2]
 8005306:	4618      	mov	r0, r3
 8005308:	f000 f8e8 	bl	80054dc <Set_Speed>

  // HAL_Delay(1000);
  // Set_Pwm(Back_Right, 2000);
  // HAL_Delay(1000);
  // Set_Pwm(Back_Right, 0);
}
 800530c:	bf00      	nop
 800530e:	3708      	adds	r7, #8
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}

08005314 <Motor>:

/*
 *	
 */
void Motor(Motor_Single motor_single, uint8_t num)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	4603      	mov	r3, r0
 800531c:	460a      	mov	r2, r1
 800531e:	71fb      	strb	r3, [r7, #7]
 8005320:	4613      	mov	r3, r2
 8005322:	71bb      	strb	r3, [r7, #6]

  switch (motor_single)
 8005324:	79fb      	ldrb	r3, [r7, #7]
 8005326:	2b03      	cmp	r3, #3
 8005328:	d86e      	bhi.n	8005408 <Motor+0xf4>
 800532a:	a201      	add	r2, pc, #4	; (adr r2, 8005330 <Motor+0x1c>)
 800532c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005330:	08005341 	.word	0x08005341
 8005334:	08005373 	.word	0x08005373
 8005338:	080053a5 	.word	0x080053a5
 800533c:	080053d7 	.word	0x080053d7
  {
  case Front_Left:
    if (num == 1)
 8005340:	79bb      	ldrb	r3, [r7, #6]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d10a      	bne.n	800535c <Motor+0x48>
    {
      HAL_GPIO_WritePin(Front_AIN1_GPIO_Port, Front_AIN1_Pin, GPIO_PIN_RESET); // 0
 8005346:	2200      	movs	r2, #0
 8005348:	2108      	movs	r1, #8
 800534a:	4831      	ldr	r0, [pc, #196]	; (8005410 <Motor+0xfc>)
 800534c:	f7fc fa74 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Front_AIN2_GPIO_Port, Front_AIN2_Pin, GPIO_PIN_SET);   // 1
 8005350:	2201      	movs	r2, #1
 8005352:	2110      	movs	r1, #16
 8005354:	482e      	ldr	r0, [pc, #184]	; (8005410 <Motor+0xfc>)
 8005356:	f7fc fa6f 	bl	8001838 <HAL_GPIO_WritePin>
    else
    {
      HAL_GPIO_WritePin(Front_AIN1_GPIO_Port, Front_AIN1_Pin, GPIO_PIN_SET);   // 1
      HAL_GPIO_WritePin(Front_AIN2_GPIO_Port, Front_AIN2_Pin, GPIO_PIN_RESET); // 0
    }
    break;
 800535a:	e055      	b.n	8005408 <Motor+0xf4>
      HAL_GPIO_WritePin(Front_AIN1_GPIO_Port, Front_AIN1_Pin, GPIO_PIN_SET);   // 1
 800535c:	2201      	movs	r2, #1
 800535e:	2108      	movs	r1, #8
 8005360:	482b      	ldr	r0, [pc, #172]	; (8005410 <Motor+0xfc>)
 8005362:	f7fc fa69 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Front_AIN2_GPIO_Port, Front_AIN2_Pin, GPIO_PIN_RESET); // 0
 8005366:	2200      	movs	r2, #0
 8005368:	2110      	movs	r1, #16
 800536a:	4829      	ldr	r0, [pc, #164]	; (8005410 <Motor+0xfc>)
 800536c:	f7fc fa64 	bl	8001838 <HAL_GPIO_WritePin>
    break;
 8005370:	e04a      	b.n	8005408 <Motor+0xf4>

  case Front_Right:
    if (num == 1)
 8005372:	79bb      	ldrb	r3, [r7, #6]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d10a      	bne.n	800538e <Motor+0x7a>
    {
      HAL_GPIO_WritePin(Front_BIN1_GPIO_Port, Front_BIN1_Pin, GPIO_PIN_RESET); // 0
 8005378:	2200      	movs	r2, #0
 800537a:	2120      	movs	r1, #32
 800537c:	4824      	ldr	r0, [pc, #144]	; (8005410 <Motor+0xfc>)
 800537e:	f7fc fa5b 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Front_BIN2_GPIO_Port, Front_BIN2_Pin, GPIO_PIN_SET);   // 1
 8005382:	2201      	movs	r2, #1
 8005384:	2140      	movs	r1, #64	; 0x40
 8005386:	4822      	ldr	r0, [pc, #136]	; (8005410 <Motor+0xfc>)
 8005388:	f7fc fa56 	bl	8001838 <HAL_GPIO_WritePin>
    else
    {
      HAL_GPIO_WritePin(Front_BIN1_GPIO_Port, Front_BIN1_Pin, GPIO_PIN_SET);   // 1
      HAL_GPIO_WritePin(Front_BIN2_GPIO_Port, Front_BIN2_Pin, GPIO_PIN_RESET); // 0
    }
    break;
 800538c:	e03c      	b.n	8005408 <Motor+0xf4>
      HAL_GPIO_WritePin(Front_BIN1_GPIO_Port, Front_BIN1_Pin, GPIO_PIN_SET);   // 1
 800538e:	2201      	movs	r2, #1
 8005390:	2120      	movs	r1, #32
 8005392:	481f      	ldr	r0, [pc, #124]	; (8005410 <Motor+0xfc>)
 8005394:	f7fc fa50 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Front_BIN2_GPIO_Port, Front_BIN2_Pin, GPIO_PIN_RESET); // 0
 8005398:	2200      	movs	r2, #0
 800539a:	2140      	movs	r1, #64	; 0x40
 800539c:	481c      	ldr	r0, [pc, #112]	; (8005410 <Motor+0xfc>)
 800539e:	f7fc fa4b 	bl	8001838 <HAL_GPIO_WritePin>
    break;
 80053a2:	e031      	b.n	8005408 <Motor+0xf4>

  case Back_Left:
    if (num == 1)
 80053a4:	79bb      	ldrb	r3, [r7, #6]
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d10a      	bne.n	80053c0 <Motor+0xac>
    {
      HAL_GPIO_WritePin(Back_AIN1_GPIO_Port, Back_AIN1_Pin, GPIO_PIN_SET);   // 0
 80053aa:	2201      	movs	r2, #1
 80053ac:	2180      	movs	r1, #128	; 0x80
 80053ae:	4818      	ldr	r0, [pc, #96]	; (8005410 <Motor+0xfc>)
 80053b0:	f7fc fa42 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Back_AIN2_GPIO_Port, Back_AIN2_Pin, GPIO_PIN_RESET); // 1
 80053b4:	2200      	movs	r2, #0
 80053b6:	2120      	movs	r1, #32
 80053b8:	4816      	ldr	r0, [pc, #88]	; (8005414 <Motor+0x100>)
 80053ba:	f7fc fa3d 	bl	8001838 <HAL_GPIO_WritePin>
    else
    {
      HAL_GPIO_WritePin(Back_AIN1_GPIO_Port, Back_AIN1_Pin, GPIO_PIN_RESET); // 1
      HAL_GPIO_WritePin(Back_AIN2_GPIO_Port, Back_AIN2_Pin, GPIO_PIN_SET);   // 0
    }
    break;
 80053be:	e023      	b.n	8005408 <Motor+0xf4>
      HAL_GPIO_WritePin(Back_AIN1_GPIO_Port, Back_AIN1_Pin, GPIO_PIN_RESET); // 1
 80053c0:	2200      	movs	r2, #0
 80053c2:	2180      	movs	r1, #128	; 0x80
 80053c4:	4812      	ldr	r0, [pc, #72]	; (8005410 <Motor+0xfc>)
 80053c6:	f7fc fa37 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Back_AIN2_GPIO_Port, Back_AIN2_Pin, GPIO_PIN_SET);   // 0
 80053ca:	2201      	movs	r2, #1
 80053cc:	2120      	movs	r1, #32
 80053ce:	4811      	ldr	r0, [pc, #68]	; (8005414 <Motor+0x100>)
 80053d0:	f7fc fa32 	bl	8001838 <HAL_GPIO_WritePin>
    break;
 80053d4:	e018      	b.n	8005408 <Motor+0xf4>

  case Back_Right:
    if (num == 1)
 80053d6:	79bb      	ldrb	r3, [r7, #6]
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d10a      	bne.n	80053f2 <Motor+0xde>
    {
      HAL_GPIO_WritePin(Back_BIN1_GPIO_Port, Back_BIN1_Pin, GPIO_PIN_RESET); // 1
 80053dc:	2200      	movs	r2, #0
 80053de:	2140      	movs	r1, #64	; 0x40
 80053e0:	480c      	ldr	r0, [pc, #48]	; (8005414 <Motor+0x100>)
 80053e2:	f7fc fa29 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Back_BIN2_GPIO_Port, Back_BIN2_Pin, GPIO_PIN_SET);   // 0
 80053e6:	2201      	movs	r2, #1
 80053e8:	2180      	movs	r1, #128	; 0x80
 80053ea:	480a      	ldr	r0, [pc, #40]	; (8005414 <Motor+0x100>)
 80053ec:	f7fc fa24 	bl	8001838 <HAL_GPIO_WritePin>
    else
    {
      HAL_GPIO_WritePin(Back_BIN1_GPIO_Port, Back_BIN1_Pin, GPIO_PIN_SET);   // 0
      HAL_GPIO_WritePin(Back_BIN2_GPIO_Port, Back_BIN2_Pin, GPIO_PIN_RESET); // 1
    }
    break;
 80053f0:	e009      	b.n	8005406 <Motor+0xf2>
      HAL_GPIO_WritePin(Back_BIN1_GPIO_Port, Back_BIN1_Pin, GPIO_PIN_SET);   // 0
 80053f2:	2201      	movs	r2, #1
 80053f4:	2140      	movs	r1, #64	; 0x40
 80053f6:	4807      	ldr	r0, [pc, #28]	; (8005414 <Motor+0x100>)
 80053f8:	f7fc fa1e 	bl	8001838 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(Back_BIN2_GPIO_Port, Back_BIN2_Pin, GPIO_PIN_RESET); // 1
 80053fc:	2200      	movs	r2, #0
 80053fe:	2180      	movs	r1, #128	; 0x80
 8005400:	4804      	ldr	r0, [pc, #16]	; (8005414 <Motor+0x100>)
 8005402:	f7fc fa19 	bl	8001838 <HAL_GPIO_WritePin>
    break;
 8005406:	bf00      	nop
  }
}
 8005408:	bf00      	nop
 800540a:	3708      	adds	r7, #8
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}
 8005410:	40020400 	.word	0x40020400
 8005414:	40020c00 	.word	0x40020c00

08005418 <myabs>:

/*
 *	
 */
int myabs(int num)
{
 8005418:	b480      	push	{r7}
 800541a:	b085      	sub	sp, #20
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  int temp;
  if (num < 0)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	da03      	bge.n	800542e <myabs+0x16>
    temp = -num;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	425b      	negs	r3, r3
 800542a:	60fb      	str	r3, [r7, #12]
 800542c:	e001      	b.n	8005432 <myabs+0x1a>
  else
    temp = num;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	60fb      	str	r3, [r7, #12]
  return temp;
 8005432:	68fb      	ldr	r3, [r7, #12]
}
 8005434:	4618      	mov	r0, r3
 8005436:	3714      	adds	r7, #20
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <Set_Pwm>:

/*
 *	
 */
void Set_Pwm(Motor_Single motor_single, int pwm)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	4603      	mov	r3, r0
 8005448:	6039      	str	r1, [r7, #0]
 800544a:	71fb      	strb	r3, [r7, #7]

  int pwmb_abs;
  if (pwm > 0 && pwm <= 8400)
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	dd0a      	ble.n	8005468 <Set_Pwm+0x28>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8005458:	4293      	cmp	r3, r2
 800545a:	dc05      	bgt.n	8005468 <Set_Pwm+0x28>
  {
    Motor(motor_single, 1);
 800545c:	79fb      	ldrb	r3, [r7, #7]
 800545e:	2101      	movs	r1, #1
 8005460:	4618      	mov	r0, r3
 8005462:	f7ff ff57 	bl	8005314 <Motor>
 8005466:	e00b      	b.n	8005480 <Set_Pwm+0x40>
  }
  else if (pwm < 0 && pwm >= -8400)
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	da08      	bge.n	8005480 <Set_Pwm+0x40>
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	4a18      	ldr	r2, [pc, #96]	; (80054d4 <Set_Pwm+0x94>)
 8005472:	4293      	cmp	r3, r2
 8005474:	db04      	blt.n	8005480 <Set_Pwm+0x40>
  {
    Motor(motor_single, 0);
 8005476:	79fb      	ldrb	r3, [r7, #7]
 8005478:	2100      	movs	r1, #0
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff ff4a 	bl	8005314 <Motor>
  }

  pwmb_abs = myabs(pwm);
 8005480:	6838      	ldr	r0, [r7, #0]
 8005482:	f7ff ffc9 	bl	8005418 <myabs>
 8005486:	60f8      	str	r0, [r7, #12]
  switch (motor_single)
 8005488:	79fb      	ldrb	r3, [r7, #7]
 800548a:	2b03      	cmp	r3, #3
 800548c:	d81e      	bhi.n	80054cc <Set_Pwm+0x8c>
 800548e:	a201      	add	r2, pc, #4	; (adr r2, 8005494 <Set_Pwm+0x54>)
 8005490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005494:	080054a5 	.word	0x080054a5
 8005498:	080054af 	.word	0x080054af
 800549c:	080054b9 	.word	0x080054b9
 80054a0:	080054c3 	.word	0x080054c3
  {
  case Front_Left:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwmb_abs);
 80054a4:	4b0c      	ldr	r3, [pc, #48]	; (80054d8 <Set_Pwm+0x98>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	635a      	str	r2, [r3, #52]	; 0x34
    break;
 80054ac:	e00e      	b.n	80054cc <Set_Pwm+0x8c>

  case Front_Right:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwmb_abs);
 80054ae:	4b0a      	ldr	r3, [pc, #40]	; (80054d8 <Set_Pwm+0x98>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	639a      	str	r2, [r3, #56]	; 0x38
    break;
 80054b6:	e009      	b.n	80054cc <Set_Pwm+0x8c>
  case Back_Left:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwmb_abs);
 80054b8:	4b07      	ldr	r3, [pc, #28]	; (80054d8 <Set_Pwm+0x98>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	63da      	str	r2, [r3, #60]	; 0x3c
    break;
 80054c0:	e004      	b.n	80054cc <Set_Pwm+0x8c>
  case Back_Right:
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwmb_abs);
 80054c2:	4b05      	ldr	r3, [pc, #20]	; (80054d8 <Set_Pwm+0x98>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	641a      	str	r2, [r3, #64]	; 0x40
    break;
 80054ca:	bf00      	nop
  }
}
 80054cc:	bf00      	nop
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	ffffdf30 	.word	0xffffdf30
 80054d8:	20000150 	.word	0x20000150

080054dc <Set_Speed>:
/*
 *	
 ! 
 */
void Set_Speed(int speed)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  Speed = myabs(speed);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f7ff ff97 	bl	8005418 <myabs>
 80054ea:	4603      	mov	r3, r0
 80054ec:	4a02      	ldr	r2, [pc, #8]	; (80054f8 <Set_Speed+0x1c>)
 80054ee:	6013      	str	r3, [r2, #0]
}
 80054f0:	bf00      	nop
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	200002d8 	.word	0x200002d8

080054fc <Directional_Control>:

/*
 *	
 */
void Directional_Control(Directional direction)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	4603      	mov	r3, r0
 8005504:	71fb      	strb	r3, [r7, #7]
  switch (direction)
 8005506:	79fb      	ldrb	r3, [r7, #7]
 8005508:	2b07      	cmp	r3, #7
 800550a:	f200 80d7 	bhi.w	80056bc <Directional_Control+0x1c0>
 800550e:	a201      	add	r2, pc, #4	; (adr r2, 8005514 <Directional_Control+0x18>)
 8005510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005514:	08005535 	.word	0x08005535
 8005518:	08005567 	.word	0x08005567
 800551c:	080055a1 	.word	0x080055a1
 8005520:	080055d7 	.word	0x080055d7
 8005524:	0800560d 	.word	0x0800560d
 8005528:	08005637 	.word	0x08005637
 800552c:	08005661 	.word	0x08005661
 8005530:	0800568f 	.word	0x0800568f
  {
  case Directional_Front: //* 
    Set_Pwm(Front_Left, Speed);
 8005534:	4b64      	ldr	r3, [pc, #400]	; (80056c8 <Directional_Control+0x1cc>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4619      	mov	r1, r3
 800553a:	2000      	movs	r0, #0
 800553c:	f7ff ff80 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, Speed);
 8005540:	4b61      	ldr	r3, [pc, #388]	; (80056c8 <Directional_Control+0x1cc>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4619      	mov	r1, r3
 8005546:	2001      	movs	r0, #1
 8005548:	f7ff ff7a 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, Speed);
 800554c:	4b5e      	ldr	r3, [pc, #376]	; (80056c8 <Directional_Control+0x1cc>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4619      	mov	r1, r3
 8005552:	2002      	movs	r0, #2
 8005554:	f7ff ff74 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, Speed);
 8005558:	4b5b      	ldr	r3, [pc, #364]	; (80056c8 <Directional_Control+0x1cc>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	4619      	mov	r1, r3
 800555e:	2003      	movs	r0, #3
 8005560:	f7ff ff6e 	bl	8005440 <Set_Pwm>
    break;
 8005564:	e0ab      	b.n	80056be <Directional_Control+0x1c2>

  case Directional_Back: //* 
    Set_Pwm(Front_Left, -Speed);
 8005566:	4b58      	ldr	r3, [pc, #352]	; (80056c8 <Directional_Control+0x1cc>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	425b      	negs	r3, r3
 800556c:	4619      	mov	r1, r3
 800556e:	2000      	movs	r0, #0
 8005570:	f7ff ff66 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, -Speed);
 8005574:	4b54      	ldr	r3, [pc, #336]	; (80056c8 <Directional_Control+0x1cc>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	425b      	negs	r3, r3
 800557a:	4619      	mov	r1, r3
 800557c:	2001      	movs	r0, #1
 800557e:	f7ff ff5f 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, -Speed);
 8005582:	4b51      	ldr	r3, [pc, #324]	; (80056c8 <Directional_Control+0x1cc>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	425b      	negs	r3, r3
 8005588:	4619      	mov	r1, r3
 800558a:	2002      	movs	r0, #2
 800558c:	f7ff ff58 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, -Speed);
 8005590:	4b4d      	ldr	r3, [pc, #308]	; (80056c8 <Directional_Control+0x1cc>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	425b      	negs	r3, r3
 8005596:	4619      	mov	r1, r3
 8005598:	2003      	movs	r0, #3
 800559a:	f7ff ff51 	bl	8005440 <Set_Pwm>
    break;
 800559e:	e08e      	b.n	80056be <Directional_Control+0x1c2>

  case Directional_Left: //* 
    Set_Pwm(Front_Left, -Speed);
 80055a0:	4b49      	ldr	r3, [pc, #292]	; (80056c8 <Directional_Control+0x1cc>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	425b      	negs	r3, r3
 80055a6:	4619      	mov	r1, r3
 80055a8:	2000      	movs	r0, #0
 80055aa:	f7ff ff49 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, Speed);
 80055ae:	4b46      	ldr	r3, [pc, #280]	; (80056c8 <Directional_Control+0x1cc>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4619      	mov	r1, r3
 80055b4:	2001      	movs	r0, #1
 80055b6:	f7ff ff43 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, Speed);
 80055ba:	4b43      	ldr	r3, [pc, #268]	; (80056c8 <Directional_Control+0x1cc>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4619      	mov	r1, r3
 80055c0:	2002      	movs	r0, #2
 80055c2:	f7ff ff3d 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, -Speed);
 80055c6:	4b40      	ldr	r3, [pc, #256]	; (80056c8 <Directional_Control+0x1cc>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	425b      	negs	r3, r3
 80055cc:	4619      	mov	r1, r3
 80055ce:	2003      	movs	r0, #3
 80055d0:	f7ff ff36 	bl	8005440 <Set_Pwm>
    break;
 80055d4:	e073      	b.n	80056be <Directional_Control+0x1c2>

  case Directional_Right: //* 
    Set_Pwm(Front_Left, Speed);
 80055d6:	4b3c      	ldr	r3, [pc, #240]	; (80056c8 <Directional_Control+0x1cc>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4619      	mov	r1, r3
 80055dc:	2000      	movs	r0, #0
 80055de:	f7ff ff2f 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, -Speed);
 80055e2:	4b39      	ldr	r3, [pc, #228]	; (80056c8 <Directional_Control+0x1cc>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	425b      	negs	r3, r3
 80055e8:	4619      	mov	r1, r3
 80055ea:	2001      	movs	r0, #1
 80055ec:	f7ff ff28 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, -Speed);
 80055f0:	4b35      	ldr	r3, [pc, #212]	; (80056c8 <Directional_Control+0x1cc>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	425b      	negs	r3, r3
 80055f6:	4619      	mov	r1, r3
 80055f8:	2002      	movs	r0, #2
 80055fa:	f7ff ff21 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, Speed);
 80055fe:	4b32      	ldr	r3, [pc, #200]	; (80056c8 <Directional_Control+0x1cc>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4619      	mov	r1, r3
 8005604:	2003      	movs	r0, #3
 8005606:	f7ff ff1b 	bl	8005440 <Set_Pwm>
    break;
 800560a:	e058      	b.n	80056be <Directional_Control+0x1c2>

  case Directional_Front_Left: //* 
    Set_Pwm(Front_Left, 0);
 800560c:	2100      	movs	r1, #0
 800560e:	2000      	movs	r0, #0
 8005610:	f7ff ff16 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, Speed);
 8005614:	4b2c      	ldr	r3, [pc, #176]	; (80056c8 <Directional_Control+0x1cc>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4619      	mov	r1, r3
 800561a:	2001      	movs	r0, #1
 800561c:	f7ff ff10 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, Speed);
 8005620:	4b29      	ldr	r3, [pc, #164]	; (80056c8 <Directional_Control+0x1cc>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4619      	mov	r1, r3
 8005626:	2002      	movs	r0, #2
 8005628:	f7ff ff0a 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, 0);
 800562c:	2100      	movs	r1, #0
 800562e:	2003      	movs	r0, #3
 8005630:	f7ff ff06 	bl	8005440 <Set_Pwm>
    break;
 8005634:	e043      	b.n	80056be <Directional_Control+0x1c2>

  case Directional_Front_Right: //* 
    Set_Pwm(Front_Left, Speed);
 8005636:	4b24      	ldr	r3, [pc, #144]	; (80056c8 <Directional_Control+0x1cc>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4619      	mov	r1, r3
 800563c:	2000      	movs	r0, #0
 800563e:	f7ff feff 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, 0);
 8005642:	2100      	movs	r1, #0
 8005644:	2001      	movs	r0, #1
 8005646:	f7ff fefb 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, 0);
 800564a:	2100      	movs	r1, #0
 800564c:	2002      	movs	r0, #2
 800564e:	f7ff fef7 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, Speed);
 8005652:	4b1d      	ldr	r3, [pc, #116]	; (80056c8 <Directional_Control+0x1cc>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4619      	mov	r1, r3
 8005658:	2003      	movs	r0, #3
 800565a:	f7ff fef1 	bl	8005440 <Set_Pwm>
    break;
 800565e:	e02e      	b.n	80056be <Directional_Control+0x1c2>

  case Directional_Back_Left: //* 
    Set_Pwm(Front_Left, -Speed);
 8005660:	4b19      	ldr	r3, [pc, #100]	; (80056c8 <Directional_Control+0x1cc>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	425b      	negs	r3, r3
 8005666:	4619      	mov	r1, r3
 8005668:	2000      	movs	r0, #0
 800566a:	f7ff fee9 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, 0);
 800566e:	2100      	movs	r1, #0
 8005670:	2001      	movs	r0, #1
 8005672:	f7ff fee5 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, 0);
 8005676:	2100      	movs	r1, #0
 8005678:	2002      	movs	r0, #2
 800567a:	f7ff fee1 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, -Speed);
 800567e:	4b12      	ldr	r3, [pc, #72]	; (80056c8 <Directional_Control+0x1cc>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	425b      	negs	r3, r3
 8005684:	4619      	mov	r1, r3
 8005686:	2003      	movs	r0, #3
 8005688:	f7ff feda 	bl	8005440 <Set_Pwm>
    break;
 800568c:	e017      	b.n	80056be <Directional_Control+0x1c2>

  case Directional_Back_Right: //* 
    Set_Pwm(Front_Left, 0);
 800568e:	2100      	movs	r1, #0
 8005690:	2000      	movs	r0, #0
 8005692:	f7ff fed5 	bl	8005440 <Set_Pwm>
    Set_Pwm(Front_Right, -Speed);
 8005696:	4b0c      	ldr	r3, [pc, #48]	; (80056c8 <Directional_Control+0x1cc>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	425b      	negs	r3, r3
 800569c:	4619      	mov	r1, r3
 800569e:	2001      	movs	r0, #1
 80056a0:	f7ff fece 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Left, -Speed);
 80056a4:	4b08      	ldr	r3, [pc, #32]	; (80056c8 <Directional_Control+0x1cc>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	425b      	negs	r3, r3
 80056aa:	4619      	mov	r1, r3
 80056ac:	2002      	movs	r0, #2
 80056ae:	f7ff fec7 	bl	8005440 <Set_Pwm>
    Set_Pwm(Back_Right, 0);
 80056b2:	2100      	movs	r1, #0
 80056b4:	2003      	movs	r0, #3
 80056b6:	f7ff fec3 	bl	8005440 <Set_Pwm>
    break;
 80056ba:	e000      	b.n	80056be <Directional_Control+0x1c2>

  default:
    break;
 80056bc:	bf00      	nop
  }
}
 80056be:	bf00      	nop
 80056c0:	3708      	adds	r7, #8
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop
 80056c8:	200002d8 	.word	0x200002d8

080056cc <delay_us>:
#define CH_Num 120
#define debug_out(fmt, args...) printf(fmt, ##args)
// #define debug_out(fmt,args...)

void delay_us(uint32_t n)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  unsigned char i;

  while (n--)
 80056d4:	e007      	b.n	80056e6 <delay_us+0x1a>
  {
    i = 8;
 80056d6:	2308      	movs	r3, #8
 80056d8:	73fb      	strb	r3, [r7, #15]
    while (i--)
 80056da:	bf00      	nop
 80056dc:	7bfb      	ldrb	r3, [r7, #15]
 80056de:	1e5a      	subs	r2, r3, #1
 80056e0:	73fa      	strb	r2, [r7, #15]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1fa      	bne.n	80056dc <delay_us+0x10>
  while (n--)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	1e5a      	subs	r2, r3, #1
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1f2      	bne.n	80056d6 <delay_us+0xa>
      ;
  }
}
 80056f0:	bf00      	nop
 80056f2:	bf00      	nop
 80056f4:	3714      	adds	r7, #20
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
	...

08005700 <NRF24L01_Init>:
// 24L01IO
void NRF24L01_Init(void)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	af00      	add	r7, sp, #0
  // spi init
  // gpio init
  Clr_NRF24L01_CE;  // chip enable
 8005704:	2200      	movs	r2, #0
 8005706:	2140      	movs	r1, #64	; 0x40
 8005708:	4806      	ldr	r0, [pc, #24]	; (8005724 <NRF24L01_Init+0x24>)
 800570a:	f7fc f895 	bl	8001838 <HAL_GPIO_WritePin>
  Set_NRF24L01_CSN; // Spi disable
 800570e:	2201      	movs	r2, #1
 8005710:	2120      	movs	r1, #32
 8005712:	4804      	ldr	r0, [pc, #16]	; (8005724 <NRF24L01_Init+0x24>)
 8005714:	f7fc f890 	bl	8001838 <HAL_GPIO_WritePin>
  delay_us(100);
 8005718:	2064      	movs	r0, #100	; 0x64
 800571a:	f7ff ffd7 	bl	80056cc <delay_us>
}
 800571e:	bf00      	nop
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	40020000 	.word	0x40020000

08005728 <nRF24_SPI_Send_Byte>:

// spi
unsigned char nRF24_SPI_Send_Byte(unsigned char txdata)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b086      	sub	sp, #24
 800572c:	af02      	add	r7, sp, #8
 800572e:	4603      	mov	r3, r0
 8005730:	71fb      	strb	r3, [r7, #7]
  unsigned char rxdata;
  HAL_SPI_TransmitReceive(&hspi2, &txdata, &rxdata, 1, 0x10);
 8005732:	f107 020f 	add.w	r2, r7, #15
 8005736:	1df9      	adds	r1, r7, #7
 8005738:	2310      	movs	r3, #16
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	2301      	movs	r3, #1
 800573e:	4804      	ldr	r0, [pc, #16]	; (8005750 <nRF24_SPI_Send_Byte+0x28>)
 8005740:	f7fd fcbe 	bl	80030c0 <HAL_SPI_TransmitReceive>
  return (rxdata); // return read unsigned char
 8005744:	7bfb      	ldrb	r3, [r7, #15]
}
 8005746:	4618      	mov	r0, r3
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	200000f4 	.word	0x200000f4

08005754 <NRF24L01_Write_Reg>:

// SPI
unsigned char NRF24L01_Write_Reg(unsigned char regaddr, unsigned char data)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	4603      	mov	r3, r0
 800575c:	460a      	mov	r2, r1
 800575e:	71fb      	strb	r3, [r7, #7]
 8005760:	4613      	mov	r3, r2
 8005762:	71bb      	strb	r3, [r7, #6]
  unsigned char status;
  Clr_NRF24L01_CSN;                      // SPI
 8005764:	2200      	movs	r2, #0
 8005766:	2120      	movs	r1, #32
 8005768:	480b      	ldr	r0, [pc, #44]	; (8005798 <NRF24L01_Write_Reg+0x44>)
 800576a:	f7fc f865 	bl	8001838 <HAL_GPIO_WritePin>
  status = nRF24_SPI_Send_Byte(regaddr); // 
 800576e:	79fb      	ldrb	r3, [r7, #7]
 8005770:	4618      	mov	r0, r3
 8005772:	f7ff ffd9 	bl	8005728 <nRF24_SPI_Send_Byte>
 8005776:	4603      	mov	r3, r0
 8005778:	73fb      	strb	r3, [r7, #15]
  nRF24_SPI_Send_Byte(data);             // 
 800577a:	79bb      	ldrb	r3, [r7, #6]
 800577c:	4618      	mov	r0, r3
 800577e:	f7ff ffd3 	bl	8005728 <nRF24_SPI_Send_Byte>
  Set_NRF24L01_CSN;                      // SPI
 8005782:	2201      	movs	r2, #1
 8005784:	2120      	movs	r1, #32
 8005786:	4804      	ldr	r0, [pc, #16]	; (8005798 <NRF24L01_Write_Reg+0x44>)
 8005788:	f7fc f856 	bl	8001838 <HAL_GPIO_WritePin>
  return (status);                       // 
 800578c:	7bfb      	ldrb	r3, [r7, #15]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	40020000 	.word	0x40020000

0800579c <NRF24L01_Read_Reg>:
// SPI regaddr:
unsigned char NRF24L01_Read_Reg(unsigned char regaddr)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	4603      	mov	r3, r0
 80057a4:	71fb      	strb	r3, [r7, #7]
  unsigned char reg_val;
  Clr_NRF24L01_CSN;                    // SPI
 80057a6:	2200      	movs	r2, #0
 80057a8:	2120      	movs	r1, #32
 80057aa:	480b      	ldr	r0, [pc, #44]	; (80057d8 <NRF24L01_Read_Reg+0x3c>)
 80057ac:	f7fc f844 	bl	8001838 <HAL_GPIO_WritePin>
  nRF24_SPI_Send_Byte(regaddr);        // 
 80057b0:	79fb      	ldrb	r3, [r7, #7]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7ff ffb8 	bl	8005728 <nRF24_SPI_Send_Byte>
  reg_val = nRF24_SPI_Send_Byte(0XFF); // 
 80057b8:	20ff      	movs	r0, #255	; 0xff
 80057ba:	f7ff ffb5 	bl	8005728 <nRF24_SPI_Send_Byte>
 80057be:	4603      	mov	r3, r0
 80057c0:	73fb      	strb	r3, [r7, #15]
  Set_NRF24L01_CSN;                    // SPI
 80057c2:	2201      	movs	r2, #1
 80057c4:	2120      	movs	r1, #32
 80057c6:	4804      	ldr	r0, [pc, #16]	; (80057d8 <NRF24L01_Read_Reg+0x3c>)
 80057c8:	f7fc f836 	bl	8001838 <HAL_GPIO_WritePin>
  return (reg_val);                    // 
 80057cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	40020000 	.word	0x40020000

080057dc <NRF24L01_Read_Buf>:
// 
//*pBuf:
// ,
unsigned char NRF24L01_Read_Buf(unsigned char regaddr, unsigned char *pBuf, unsigned char datalen)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	6039      	str	r1, [r7, #0]
 80057e6:	71fb      	strb	r3, [r7, #7]
 80057e8:	4613      	mov	r3, r2
 80057ea:	71bb      	strb	r3, [r7, #6]
  unsigned char status;
  Clr_NRF24L01_CSN;                      // SPI
 80057ec:	2200      	movs	r2, #0
 80057ee:	2120      	movs	r1, #32
 80057f0:	480c      	ldr	r0, [pc, #48]	; (8005824 <NRF24L01_Read_Buf+0x48>)
 80057f2:	f7fc f821 	bl	8001838 <HAL_GPIO_WritePin>
  status = nRF24_SPI_Send_Byte(regaddr); // (),
 80057f6:	79fb      	ldrb	r3, [r7, #7]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff ff95 	bl	8005728 <nRF24_SPI_Send_Byte>
 80057fe:	4603      	mov	r3, r0
 8005800:	73fb      	strb	r3, [r7, #15]
  // for(u8_ctr=0;u8_ctr<datalen;u8_ctr++)pBuf[u8_ctr]=SPI_ReadWriteByte(0XFF);//
  HAL_SPI_Receive(&hspi2, pBuf, datalen, 0x10);
 8005802:	79bb      	ldrb	r3, [r7, #6]
 8005804:	b29a      	uxth	r2, r3
 8005806:	2310      	movs	r3, #16
 8005808:	6839      	ldr	r1, [r7, #0]
 800580a:	4807      	ldr	r0, [pc, #28]	; (8005828 <NRF24L01_Read_Buf+0x4c>)
 800580c:	f7fd fb40 	bl	8002e90 <HAL_SPI_Receive>
  Set_NRF24L01_CSN; // SPI
 8005810:	2201      	movs	r2, #1
 8005812:	2120      	movs	r1, #32
 8005814:	4803      	ldr	r0, [pc, #12]	; (8005824 <NRF24L01_Read_Buf+0x48>)
 8005816:	f7fc f80f 	bl	8001838 <HAL_GPIO_WritePin>
  return status;    // 
 800581a:	7bfb      	ldrb	r3, [r7, #15]
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	40020000 	.word	0x40020000
 8005828:	200000f4 	.word	0x200000f4

0800582c <NRF24L01_Write_Buf>:
// 
//*pBuf:
// ,
unsigned char NRF24L01_Write_Buf(unsigned char regaddr, unsigned char *pBuf, unsigned char datalen)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	4603      	mov	r3, r0
 8005834:	6039      	str	r1, [r7, #0]
 8005836:	71fb      	strb	r3, [r7, #7]
 8005838:	4613      	mov	r3, r2
 800583a:	71bb      	strb	r3, [r7, #6]
  unsigned char status;
  Clr_NRF24L01_CSN;                      // SPI
 800583c:	2200      	movs	r2, #0
 800583e:	2120      	movs	r1, #32
 8005840:	480c      	ldr	r0, [pc, #48]	; (8005874 <NRF24L01_Write_Buf+0x48>)
 8005842:	f7fb fff9 	bl	8001838 <HAL_GPIO_WritePin>
  status = nRF24_SPI_Send_Byte(regaddr); // (),
 8005846:	79fb      	ldrb	r3, [r7, #7]
 8005848:	4618      	mov	r0, r3
 800584a:	f7ff ff6d 	bl	8005728 <nRF24_SPI_Send_Byte>
 800584e:	4603      	mov	r3, r0
 8005850:	73fb      	strb	r3, [r7, #15]
  // for(u8_ctr=0; u8_ctr<datalen; u8_ctr++)SPI_ReadWriteByte(*pBuf++); //
  HAL_SPI_Transmit(&hspi2, pBuf, datalen, 0x10);
 8005852:	79bb      	ldrb	r3, [r7, #6]
 8005854:	b29a      	uxth	r2, r3
 8005856:	2310      	movs	r3, #16
 8005858:	6839      	ldr	r1, [r7, #0]
 800585a:	4807      	ldr	r0, [pc, #28]	; (8005878 <NRF24L01_Write_Buf+0x4c>)
 800585c:	f7fd f9d5 	bl	8002c0a <HAL_SPI_Transmit>
  Set_NRF24L01_CSN; // SPI
 8005860:	2201      	movs	r2, #1
 8005862:	2120      	movs	r1, #32
 8005864:	4803      	ldr	r0, [pc, #12]	; (8005874 <NRF24L01_Write_Buf+0x48>)
 8005866:	f7fb ffe7 	bl	8001838 <HAL_GPIO_WritePin>
  return status;    // 
 800586a:	7bfb      	ldrb	r3, [r7, #15]
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40020000 	.word	0x40020000
 8005878:	200000f4 	.word	0x200000f4

0800587c <NRF24L01_RxPacket>:

// NRF24L01
// txbuf:
// :0
unsigned char NRF24L01_RxPacket(unsigned char *rxbuf)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  unsigned char state;
  state = NRF24L01_Read_Reg(STATUS);                 // 
 8005884:	2007      	movs	r0, #7
 8005886:	f7ff ff89 	bl	800579c <NRF24L01_Read_Reg>
 800588a:	4603      	mov	r3, r0
 800588c:	73fb      	strb	r3, [r7, #15]
  NRF24L01_Write_Reg(SPI_WRITE_REG + STATUS, state); // TX_DSMAX_RT
 800588e:	7bfb      	ldrb	r3, [r7, #15]
 8005890:	4619      	mov	r1, r3
 8005892:	2027      	movs	r0, #39	; 0x27
 8005894:	f7ff ff5e 	bl	8005754 <NRF24L01_Write_Reg>
  if (state & TX_OK)
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	f003 0320 	and.w	r3, r3, #32
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <NRF24L01_RxPacket+0x2c>
  {
    debug_out("RX send ack!\r\n"); // ACK
 80058a2:	480d      	ldr	r0, [pc, #52]	; (80058d8 <NRF24L01_RxPacket+0x5c>)
 80058a4:	f000 fba2 	bl	8005fec <puts>
  }
  if (state & RX_OK) // 
 80058a8:	7bfb      	ldrb	r3, [r7, #15]
 80058aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00d      	beq.n	80058ce <NRF24L01_RxPacket+0x52>
  {
    NRF24L01_Read_Buf(RD_RX_PLOAD, rxbuf, RX_PLOAD_WIDTH); // 
 80058b2:	2220      	movs	r2, #32
 80058b4:	6879      	ldr	r1, [r7, #4]
 80058b6:	2061      	movs	r0, #97	; 0x61
 80058b8:	f7ff ff90 	bl	80057dc <NRF24L01_Read_Buf>
    NRF24L01_Write_Reg(FLUSH_RX, 0xff);                    // RX FIFO
 80058bc:	21ff      	movs	r1, #255	; 0xff
 80058be:	20e2      	movs	r0, #226	; 0xe2
 80058c0:	f7ff ff48 	bl	8005754 <NRF24L01_Write_Reg>
    debug_out("RX read data!\r\n");
 80058c4:	4805      	ldr	r0, [pc, #20]	; (80058dc <NRF24L01_RxPacket+0x60>)
 80058c6:	f000 fb91 	bl	8005fec <puts>
    return 0;
 80058ca:	2300      	movs	r3, #0
 80058cc:	e000      	b.n	80058d0 <NRF24L01_RxPacket+0x54>
  }
  return 1; // 
 80058ce:	2301      	movs	r3, #1
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	080067e8 	.word	0x080067e8
 80058dc:	080067f8 	.word	0x080067f8

080058e0 <RX_Mode>:

// NRF24L01RX
// RX,RX,RF,LNA HCURR
// CE,RX,
void RX_Mode(void)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	af00      	add	r7, sp, #0
  Clr_NRF24L01_CE;
 80058e4:	2200      	movs	r2, #0
 80058e6:	2140      	movs	r1, #64	; 0x40
 80058e8:	4813      	ldr	r0, [pc, #76]	; (8005938 <RX_Mode+0x58>)
 80058ea:	f7fb ffa5 	bl	8001838 <HAL_GPIO_WritePin>
  // RX
  NRF24L01_Write_Buf(SPI_WRITE_REG + RX_ADDR_P0, (unsigned char *)INIT_ADDR0, RX_ADR_WIDTH);
 80058ee:	2205      	movs	r2, #5
 80058f0:	4912      	ldr	r1, [pc, #72]	; (800593c <RX_Mode+0x5c>)
 80058f2:	202a      	movs	r0, #42	; 0x2a
 80058f4:	f7ff ff9a 	bl	800582c <NRF24L01_Write_Buf>

  // 0
  NRF24L01_Write_Reg(SPI_WRITE_REG + EN_AA, 0x01);
 80058f8:	2101      	movs	r1, #1
 80058fa:	2021      	movs	r0, #33	; 0x21
 80058fc:	f7ff ff2a 	bl	8005754 <NRF24L01_Write_Reg>
  // 0
  NRF24L01_Write_Reg(SPI_WRITE_REG + EN_RXADDR, 0x01);
 8005900:	2101      	movs	r1, #1
 8005902:	2022      	movs	r0, #34	; 0x22
 8005904:	f7ff ff26 	bl	8005754 <NRF24L01_Write_Reg>
  // RF
  NRF24L01_Write_Reg(SPI_WRITE_REG + RF_CH, CH_Num);
 8005908:	2178      	movs	r1, #120	; 0x78
 800590a:	2025      	movs	r0, #37	; 0x25
 800590c:	f7ff ff22 	bl	8005754 <NRF24L01_Write_Reg>
  // 0
  NRF24L01_Write_Reg(SPI_WRITE_REG + RX_PW_P0, RX_PLOAD_WIDTH);
 8005910:	2120      	movs	r1, #32
 8005912:	2031      	movs	r0, #49	; 0x31
 8005914:	f7ff ff1e 	bl	8005754 <NRF24L01_Write_Reg>
  // TX,0db,2Mbps,
  NRF24L01_Write_Reg(SPI_WRITE_REG + RF_SETUP, 0x0f);
 8005918:	210f      	movs	r1, #15
 800591a:	2026      	movs	r0, #38	; 0x26
 800591c:	f7ff ff1a 	bl	8005754 <NRF24L01_Write_Reg>
  // ;PWR_UP,EN_CRC,16BIT_CRC,PRIM_RX
  NRF24L01_Write_Reg(SPI_WRITE_REG + CONFIG, 0x0f);
 8005920:	210f      	movs	r1, #15
 8005922:	2020      	movs	r0, #32
 8005924:	f7ff ff16 	bl	8005754 <NRF24L01_Write_Reg>
  // CE,
  Set_NRF24L01_CE;
 8005928:	2201      	movs	r2, #1
 800592a:	2140      	movs	r1, #64	; 0x40
 800592c:	4802      	ldr	r0, [pc, #8]	; (8005938 <RX_Mode+0x58>)
 800592e:	f7fb ff83 	bl	8001838 <HAL_GPIO_WritePin>
}
 8005932:	bf00      	nop
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	40020000 	.word	0x40020000
 800593c:	08006864 	.word	0x08006864

08005940 <NRF24L01_Check>:

// NRF24L01
// 5
// :0;1
unsigned char NRF24L01_Check(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
  unsigned char buf[5] = {0XA5, 0XA5, 0XA5, 0XA5, 0XA5};
 8005946:	4a1b      	ldr	r2, [pc, #108]	; (80059b4 <NRF24L01_Check+0x74>)
 8005948:	f107 0308 	add.w	r3, r7, #8
 800594c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005950:	6018      	str	r0, [r3, #0]
 8005952:	3304      	adds	r3, #4
 8005954:	7019      	strb	r1, [r3, #0]
  unsigned char buf1[5];
  unsigned char i;
  NRF24L01_Write_Buf(SPI_WRITE_REG + TX_ADDR, buf, 5); // 5.
 8005956:	f107 0308 	add.w	r3, r7, #8
 800595a:	2205      	movs	r2, #5
 800595c:	4619      	mov	r1, r3
 800595e:	2030      	movs	r0, #48	; 0x30
 8005960:	f7ff ff64 	bl	800582c <NRF24L01_Write_Buf>
  NRF24L01_Read_Buf(TX_ADDR, buf1, 5);                 // 
 8005964:	463b      	mov	r3, r7
 8005966:	2205      	movs	r2, #5
 8005968:	4619      	mov	r1, r3
 800596a:	2010      	movs	r0, #16
 800596c:	f7ff ff36 	bl	80057dc <NRF24L01_Read_Buf>
  for (i = 0; i < 5; i++)
 8005970:	2300      	movs	r3, #0
 8005972:	73fb      	strb	r3, [r7, #15]
 8005974:	e009      	b.n	800598a <NRF24L01_Check+0x4a>
    if (buf1[i] != 0XA5)
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	3310      	adds	r3, #16
 800597a:	443b      	add	r3, r7
 800597c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8005980:	2ba5      	cmp	r3, #165	; 0xa5
 8005982:	d106      	bne.n	8005992 <NRF24L01_Check+0x52>
  for (i = 0; i < 5; i++)
 8005984:	7bfb      	ldrb	r3, [r7, #15]
 8005986:	3301      	adds	r3, #1
 8005988:	73fb      	strb	r3, [r7, #15]
 800598a:	7bfb      	ldrb	r3, [r7, #15]
 800598c:	2b04      	cmp	r3, #4
 800598e:	d9f2      	bls.n	8005976 <NRF24L01_Check+0x36>
 8005990:	e000      	b.n	8005994 <NRF24L01_Check+0x54>
      break;
 8005992:	bf00      	nop
  if (i != 5)
 8005994:	7bfb      	ldrb	r3, [r7, #15]
 8005996:	2b05      	cmp	r3, #5
 8005998:	d004      	beq.n	80059a4 <NRF24L01_Check+0x64>
  {
    debug_out(("nRF24L01 TEST FAIL\r\n"));
 800599a:	4807      	ldr	r0, [pc, #28]	; (80059b8 <NRF24L01_Check+0x78>)
 800599c:	f000 fb26 	bl	8005fec <puts>
    return 1; // NRF24L01
 80059a0:	2301      	movs	r3, #1
 80059a2:	e003      	b.n	80059ac <NRF24L01_Check+0x6c>
  }
  debug_out(("nRF24L01 TEST OK\r\n"));
 80059a4:	4805      	ldr	r0, [pc, #20]	; (80059bc <NRF24L01_Check+0x7c>)
 80059a6:	f000 fb21 	bl	8005fec <puts>
  return 0; // NRF24L01
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3710      	adds	r7, #16
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	08006830 	.word	0x08006830
 80059b8:	08006808 	.word	0x08006808
 80059bc:	0800681c 	.word	0x0800681c

080059c0 <NRF24L01_RX_Start>:

void NRF24L01_RX_Start(void)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	af00      	add	r7, sp, #0
  NRF24L01_Init();
 80059c4:	f7ff fe9c 	bl	8005700 <NRF24L01_Init>
  printf("\r\nNRF24l01 init ok\r\n");
 80059c8:	480b      	ldr	r0, [pc, #44]	; (80059f8 <NRF24L01_RX_Start+0x38>)
 80059ca:	f000 fb0f 	bl	8005fec <puts>
  temp = 4;
 80059ce:	4b0b      	ldr	r3, [pc, #44]	; (80059fc <NRF24L01_RX_Start+0x3c>)
 80059d0:	2204      	movs	r2, #4
 80059d2:	701a      	strb	r2, [r3, #0]
  while (NRF24L01_Check() && (temp--))
 80059d4:	bf00      	nop
 80059d6:	f7ff ffb3 	bl	8005940 <NRF24L01_Check>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d007      	beq.n	80059f0 <NRF24L01_RX_Start+0x30>
 80059e0:	4b06      	ldr	r3, [pc, #24]	; (80059fc <NRF24L01_RX_Start+0x3c>)
 80059e2:	781b      	ldrb	r3, [r3, #0]
 80059e4:	1e5a      	subs	r2, r3, #1
 80059e6:	b2d1      	uxtb	r1, r2
 80059e8:	4a04      	ldr	r2, [pc, #16]	; (80059fc <NRF24L01_RX_Start+0x3c>)
 80059ea:	7011      	strb	r1, [r2, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1f2      	bne.n	80059d6 <NRF24L01_RX_Start+0x16>
    ;

  RX_Mode();
 80059f0:	f7ff ff76 	bl	80058e0 <RX_Mode>
 80059f4:	bf00      	nop
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	08006838 	.word	0x08006838
 80059fc:	200002dc 	.word	0x200002dc

08005a00 <WriteCmd>:
    0xC8, 0xD3, 0x00, 0xD5, 0x80, 0xD8, 0x05, 0xD9, 0xF1, 0xDA, 0x12,

    0xD8, 0x30, 0x8D, 0x14, 0xAF}; // 

void WriteCmd(void)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b086      	sub	sp, #24
 8005a04:	af04      	add	r7, sp, #16
  uint8_t i = 0;
 8005a06:	2300      	movs	r3, #0
 8005a08:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 27; i++)
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	71fb      	strb	r3, [r7, #7]
 8005a0e:	e011      	b.n	8005a34 <WriteCmd+0x34>
  {
    HAL_I2C_Mem_Write(&hi2c1, 0x78, 0x00, I2C_MEMADD_SIZE_8BIT, CMD_Data + i, 1, 0x100);
 8005a10:	79fb      	ldrb	r3, [r7, #7]
 8005a12:	4a0c      	ldr	r2, [pc, #48]	; (8005a44 <WriteCmd+0x44>)
 8005a14:	4413      	add	r3, r2
 8005a16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a1a:	9202      	str	r2, [sp, #8]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	9201      	str	r2, [sp, #4]
 8005a20:	9300      	str	r3, [sp, #0]
 8005a22:	2301      	movs	r3, #1
 8005a24:	2200      	movs	r2, #0
 8005a26:	2178      	movs	r1, #120	; 0x78
 8005a28:	4807      	ldr	r0, [pc, #28]	; (8005a48 <WriteCmd+0x48>)
 8005a2a:	f7fc f863 	bl	8001af4 <HAL_I2C_Mem_Write>
  for (i = 0; i < 27; i++)
 8005a2e:	79fb      	ldrb	r3, [r7, #7]
 8005a30:	3301      	adds	r3, #1
 8005a32:	71fb      	strb	r3, [r7, #7]
 8005a34:	79fb      	ldrb	r3, [r7, #7]
 8005a36:	2b1a      	cmp	r3, #26
 8005a38:	d9ea      	bls.n	8005a10 <WriteCmd+0x10>
  }
}
 8005a3a:	bf00      	nop
 8005a3c:	bf00      	nop
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	2000000c 	.word	0x2000000c
 8005a48:	200000a0 	.word	0x200000a0

08005a4c <OLED_WR_CMD>:
// 
void OLED_WR_CMD(uint8_t cmd)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af04      	add	r7, sp, #16
 8005a52:	4603      	mov	r3, r0
 8005a54:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Mem_Write(&hi2c1, 0x78, 0x00, I2C_MEMADD_SIZE_8BIT, &cmd, 1, 0x100);
 8005a56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a5a:	9302      	str	r3, [sp, #8]
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	9301      	str	r3, [sp, #4]
 8005a60:	1dfb      	adds	r3, r7, #7
 8005a62:	9300      	str	r3, [sp, #0]
 8005a64:	2301      	movs	r3, #1
 8005a66:	2200      	movs	r2, #0
 8005a68:	2178      	movs	r1, #120	; 0x78
 8005a6a:	4803      	ldr	r0, [pc, #12]	; (8005a78 <OLED_WR_CMD+0x2c>)
 8005a6c:	f7fc f842 	bl	8001af4 <HAL_I2C_Mem_Write>
}
 8005a70:	bf00      	nop
 8005a72:	3708      	adds	r7, #8
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	200000a0 	.word	0x200000a0

08005a7c <OLED_WR_DATA>:
// 
void OLED_WR_DATA(uint8_t data)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b086      	sub	sp, #24
 8005a80:	af04      	add	r7, sp, #16
 8005a82:	4603      	mov	r3, r0
 8005a84:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Mem_Write(&hi2c1, 0x78, 0x40, I2C_MEMADD_SIZE_8BIT, &data, 1, 0x100);
 8005a86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a8a:	9302      	str	r3, [sp, #8]
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	1dfb      	adds	r3, r7, #7
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	2301      	movs	r3, #1
 8005a96:	2240      	movs	r2, #64	; 0x40
 8005a98:	2178      	movs	r1, #120	; 0x78
 8005a9a:	4803      	ldr	r0, [pc, #12]	; (8005aa8 <OLED_WR_DATA+0x2c>)
 8005a9c:	f7fc f82a 	bl	8001af4 <HAL_I2C_Mem_Write>
}
 8005aa0:	bf00      	nop
 8005aa2:	3708      	adds	r7, #8
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	200000a0 	.word	0x200000a0

08005aac <OLED_Init>:
// oled
void OLED_Init(void)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	af00      	add	r7, sp, #0
  HAL_Delay(200);
 8005ab0:	20c8      	movs	r0, #200	; 0xc8
 8005ab2:	f7fb fb5d 	bl	8001170 <HAL_Delay>

  WriteCmd();
 8005ab6:	f7ff ffa3 	bl	8005a00 <WriteCmd>
}
 8005aba:	bf00      	nop
 8005abc:	bd80      	pop	{r7, pc}

08005abe <OLED_Clear>:
// 
void OLED_Clear(void)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	b082      	sub	sp, #8
 8005ac2:	af00      	add	r7, sp, #0
  uint8_t i, n;
  for (i = 0; i < 8; i++)
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	71fb      	strb	r3, [r7, #7]
 8005ac8:	e01b      	b.n	8005b02 <OLED_Clear+0x44>
  {
    OLED_WR_CMD(0xb0 + i);
 8005aca:	79fb      	ldrb	r3, [r7, #7]
 8005acc:	3b50      	subs	r3, #80	; 0x50
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f7ff ffbb 	bl	8005a4c <OLED_WR_CMD>
    OLED_WR_CMD(0x00);
 8005ad6:	2000      	movs	r0, #0
 8005ad8:	f7ff ffb8 	bl	8005a4c <OLED_WR_CMD>
    OLED_WR_CMD(0x10);
 8005adc:	2010      	movs	r0, #16
 8005ade:	f7ff ffb5 	bl	8005a4c <OLED_WR_CMD>
    for (n = 0; n < 128; n++)
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	71bb      	strb	r3, [r7, #6]
 8005ae6:	e005      	b.n	8005af4 <OLED_Clear+0x36>
      OLED_WR_DATA(0);
 8005ae8:	2000      	movs	r0, #0
 8005aea:	f7ff ffc7 	bl	8005a7c <OLED_WR_DATA>
    for (n = 0; n < 128; n++)
 8005aee:	79bb      	ldrb	r3, [r7, #6]
 8005af0:	3301      	adds	r3, #1
 8005af2:	71bb      	strb	r3, [r7, #6]
 8005af4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	daf5      	bge.n	8005ae8 <OLED_Clear+0x2a>
  for (i = 0; i < 8; i++)
 8005afc:	79fb      	ldrb	r3, [r7, #7]
 8005afe:	3301      	adds	r3, #1
 8005b00:	71fb      	strb	r3, [r7, #7]
 8005b02:	79fb      	ldrb	r3, [r7, #7]
 8005b04:	2b07      	cmp	r3, #7
 8005b06:	d9e0      	bls.n	8005aca <OLED_Clear+0xc>
  }
}
 8005b08:	bf00      	nop
 8005b0a:	bf00      	nop
 8005b0c:	3708      	adds	r7, #8
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}

08005b12 <OLED_Set_Pos>:
  OLED_WR_CMD(0X8D); // SET DCDC
  OLED_WR_CMD(0X10); // DCDC OFF
  OLED_WR_CMD(0XAE); // DISPLAY OFF
}
void OLED_Set_Pos(uint8_t x, uint8_t y)
{
 8005b12:	b580      	push	{r7, lr}
 8005b14:	b082      	sub	sp, #8
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	4603      	mov	r3, r0
 8005b1a:	460a      	mov	r2, r1
 8005b1c:	71fb      	strb	r3, [r7, #7]
 8005b1e:	4613      	mov	r3, r2
 8005b20:	71bb      	strb	r3, [r7, #6]
  OLED_WR_CMD(0xb0 + y);
 8005b22:	79bb      	ldrb	r3, [r7, #6]
 8005b24:	3b50      	subs	r3, #80	; 0x50
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	4618      	mov	r0, r3
 8005b2a:	f7ff ff8f 	bl	8005a4c <OLED_WR_CMD>
  OLED_WR_CMD(((x & 0xf0) >> 4) | 0x10);
 8005b2e:	79fb      	ldrb	r3, [r7, #7]
 8005b30:	091b      	lsrs	r3, r3, #4
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	f043 0310 	orr.w	r3, r3, #16
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff ff86 	bl	8005a4c <OLED_WR_CMD>
  OLED_WR_CMD(x & 0x0f);
 8005b40:	79fb      	ldrb	r3, [r7, #7]
 8005b42:	f003 030f 	and.w	r3, r3, #15
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7ff ff7f 	bl	8005a4c <OLED_WR_CMD>
}
 8005b4e:	bf00      	nop
 8005b50:	3708      	adds	r7, #8
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <oled_pow>:
    for (n = 0; n < 128; n++)
      OLED_WR_DATA(1);
  } // 
}
unsigned int oled_pow(uint8_t m, uint8_t n)
{
 8005b56:	b480      	push	{r7}
 8005b58:	b085      	sub	sp, #20
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	460a      	mov	r2, r1
 8005b60:	71fb      	strb	r3, [r7, #7]
 8005b62:	4613      	mov	r3, r2
 8005b64:	71bb      	strb	r3, [r7, #6]
  unsigned int result = 1;
 8005b66:	2301      	movs	r3, #1
 8005b68:	60fb      	str	r3, [r7, #12]
  while (n--)
 8005b6a:	e004      	b.n	8005b76 <oled_pow+0x20>
    result *= m;
 8005b6c:	79fa      	ldrb	r2, [r7, #7]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	fb02 f303 	mul.w	r3, r2, r3
 8005b74:	60fb      	str	r3, [r7, #12]
  while (n--)
 8005b76:	79bb      	ldrb	r3, [r7, #6]
 8005b78:	1e5a      	subs	r2, r3, #1
 8005b7a:	71ba      	strb	r2, [r7, #6]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1f5      	bne.n	8005b6c <oled_pow+0x16>
  return result;
 8005b80:	68fb      	ldr	r3, [r7, #12]
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
	...

08005b90 <OLED_ShowNum>:
// len :
// size:
// mode:	0,;1,
// num:(0~4294967295);
void OLED_ShowNum(uint8_t x, uint8_t y, unsigned int num, uint8_t len, uint8_t size2)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	603a      	str	r2, [r7, #0]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	71fb      	strb	r3, [r7, #7]
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	71bb      	strb	r3, [r7, #6]
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	717b      	strb	r3, [r7, #5]
  uint8_t t, temp;
  uint8_t enshow = 0;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	73bb      	strb	r3, [r7, #14]
  for (t = 0; t < len; t++)
 8005baa:	2300      	movs	r3, #0
 8005bac:	73fb      	strb	r3, [r7, #15]
 8005bae:	e049      	b.n	8005c44 <OLED_ShowNum+0xb4>
  {
    temp = (num / oled_pow(10, len - t - 1)) % 10;
 8005bb0:	797a      	ldrb	r2, [r7, #5]
 8005bb2:	7bfb      	ldrb	r3, [r7, #15]
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	4619      	mov	r1, r3
 8005bbe:	200a      	movs	r0, #10
 8005bc0:	f7ff ffc9 	bl	8005b56 <oled_pow>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	fbb3 f1f2 	udiv	r1, r3, r2
 8005bcc:	4b22      	ldr	r3, [pc, #136]	; (8005c58 <OLED_ShowNum+0xc8>)
 8005bce:	fba3 2301 	umull	r2, r3, r3, r1
 8005bd2:	08da      	lsrs	r2, r3, #3
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	1aca      	subs	r2, r1, r3
 8005bde:	4613      	mov	r3, r2
 8005be0:	737b      	strb	r3, [r7, #13]
    if (enshow == 0 && t < (len - 1))
 8005be2:	7bbb      	ldrb	r3, [r7, #14]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d119      	bne.n	8005c1c <OLED_ShowNum+0x8c>
 8005be8:	7bfa      	ldrb	r2, [r7, #15]
 8005bea:	797b      	ldrb	r3, [r7, #5]
 8005bec:	3b01      	subs	r3, #1
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	da14      	bge.n	8005c1c <OLED_ShowNum+0x8c>
    {
      if (temp == 0)
 8005bf2:	7b7b      	ldrb	r3, [r7, #13]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10f      	bne.n	8005c18 <OLED_ShowNum+0x88>
      {
        OLED_ShowChar(x + (size2 / 2) * t, y, ' ', size2);
 8005bf8:	7e3b      	ldrb	r3, [r7, #24]
 8005bfa:	085b      	lsrs	r3, r3, #1
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	7bfa      	ldrb	r2, [r7, #15]
 8005c00:	fb12 f303 	smulbb	r3, r2, r3
 8005c04:	b2da      	uxtb	r2, r3
 8005c06:	79fb      	ldrb	r3, [r7, #7]
 8005c08:	4413      	add	r3, r2
 8005c0a:	b2d8      	uxtb	r0, r3
 8005c0c:	7e3b      	ldrb	r3, [r7, #24]
 8005c0e:	79b9      	ldrb	r1, [r7, #6]
 8005c10:	2220      	movs	r2, #32
 8005c12:	f000 f823 	bl	8005c5c <OLED_ShowChar>
        continue;
 8005c16:	e012      	b.n	8005c3e <OLED_ShowNum+0xae>
      }
      else
        enshow = 1;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	73bb      	strb	r3, [r7, #14]
    }
    OLED_ShowChar(x + (size2 / 2) * t, y, temp + '0', size2);
 8005c1c:	7e3b      	ldrb	r3, [r7, #24]
 8005c1e:	085b      	lsrs	r3, r3, #1
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	7bfa      	ldrb	r2, [r7, #15]
 8005c24:	fb12 f303 	smulbb	r3, r2, r3
 8005c28:	b2da      	uxtb	r2, r3
 8005c2a:	79fb      	ldrb	r3, [r7, #7]
 8005c2c:	4413      	add	r3, r2
 8005c2e:	b2d8      	uxtb	r0, r3
 8005c30:	7b7b      	ldrb	r3, [r7, #13]
 8005c32:	3330      	adds	r3, #48	; 0x30
 8005c34:	b2da      	uxtb	r2, r3
 8005c36:	7e3b      	ldrb	r3, [r7, #24]
 8005c38:	79b9      	ldrb	r1, [r7, #6]
 8005c3a:	f000 f80f 	bl	8005c5c <OLED_ShowChar>
  for (t = 0; t < len; t++)
 8005c3e:	7bfb      	ldrb	r3, [r7, #15]
 8005c40:	3301      	adds	r3, #1
 8005c42:	73fb      	strb	r3, [r7, #15]
 8005c44:	7bfa      	ldrb	r2, [r7, #15]
 8005c46:	797b      	ldrb	r3, [r7, #5]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d3b1      	bcc.n	8005bb0 <OLED_ShowNum+0x20>
  }
}
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	cccccccd 	.word	0xcccccccd

08005c5c <OLED_ShowChar>:
// x:0~127
// y:0~63
// mode:0,;1,
// size: 16/12
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t Char_Size)
{
 8005c5c:	b590      	push	{r4, r7, lr}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	4604      	mov	r4, r0
 8005c64:	4608      	mov	r0, r1
 8005c66:	4611      	mov	r1, r2
 8005c68:	461a      	mov	r2, r3
 8005c6a:	4623      	mov	r3, r4
 8005c6c:	71fb      	strb	r3, [r7, #7]
 8005c6e:	4603      	mov	r3, r0
 8005c70:	71bb      	strb	r3, [r7, #6]
 8005c72:	460b      	mov	r3, r1
 8005c74:	717b      	strb	r3, [r7, #5]
 8005c76:	4613      	mov	r3, r2
 8005c78:	713b      	strb	r3, [r7, #4]
  unsigned char c = 0, i = 0;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	73bb      	strb	r3, [r7, #14]
 8005c7e:	2300      	movs	r3, #0
 8005c80:	73fb      	strb	r3, [r7, #15]
  c = chr - ' '; // 
 8005c82:	797b      	ldrb	r3, [r7, #5]
 8005c84:	3b20      	subs	r3, #32
 8005c86:	73bb      	strb	r3, [r7, #14]
  if (x > 128 - 1)
 8005c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	da04      	bge.n	8005c9a <OLED_ShowChar+0x3e>
  {
    x = 0;
 8005c90:	2300      	movs	r3, #0
 8005c92:	71fb      	strb	r3, [r7, #7]
    y = y + 2;
 8005c94:	79bb      	ldrb	r3, [r7, #6]
 8005c96:	3302      	adds	r3, #2
 8005c98:	71bb      	strb	r3, [r7, #6]
  }
  if (Char_Size == 16)
 8005c9a:	793b      	ldrb	r3, [r7, #4]
 8005c9c:	2b10      	cmp	r3, #16
 8005c9e:	d133      	bne.n	8005d08 <OLED_ShowChar+0xac>
  {
    OLED_Set_Pos(x, y);
 8005ca0:	79ba      	ldrb	r2, [r7, #6]
 8005ca2:	79fb      	ldrb	r3, [r7, #7]
 8005ca4:	4611      	mov	r1, r2
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f7ff ff33 	bl	8005b12 <OLED_Set_Pos>
    for (i = 0; i < 8; i++)
 8005cac:	2300      	movs	r3, #0
 8005cae:	73fb      	strb	r3, [r7, #15]
 8005cb0:	e00b      	b.n	8005cca <OLED_ShowChar+0x6e>
      OLED_WR_DATA(F8X16[c * 16 + i]);
 8005cb2:	7bbb      	ldrb	r3, [r7, #14]
 8005cb4:	011a      	lsls	r2, r3, #4
 8005cb6:	7bfb      	ldrb	r3, [r7, #15]
 8005cb8:	4413      	add	r3, r2
 8005cba:	4a23      	ldr	r2, [pc, #140]	; (8005d48 <OLED_ShowChar+0xec>)
 8005cbc:	5cd3      	ldrb	r3, [r2, r3]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7ff fedc 	bl	8005a7c <OLED_WR_DATA>
    for (i = 0; i < 8; i++)
 8005cc4:	7bfb      	ldrb	r3, [r7, #15]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	73fb      	strb	r3, [r7, #15]
 8005cca:	7bfb      	ldrb	r3, [r7, #15]
 8005ccc:	2b07      	cmp	r3, #7
 8005cce:	d9f0      	bls.n	8005cb2 <OLED_ShowChar+0x56>
    OLED_Set_Pos(x, y + 1);
 8005cd0:	79bb      	ldrb	r3, [r7, #6]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	79fb      	ldrb	r3, [r7, #7]
 8005cd8:	4611      	mov	r1, r2
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f7ff ff19 	bl	8005b12 <OLED_Set_Pos>
    for (i = 0; i < 8; i++)
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	73fb      	strb	r3, [r7, #15]
 8005ce4:	e00c      	b.n	8005d00 <OLED_ShowChar+0xa4>
      OLED_WR_DATA(F8X16[c * 16 + i + 8]);
 8005ce6:	7bbb      	ldrb	r3, [r7, #14]
 8005ce8:	011a      	lsls	r2, r3, #4
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
 8005cec:	4413      	add	r3, r2
 8005cee:	3308      	adds	r3, #8
 8005cf0:	4a15      	ldr	r2, [pc, #84]	; (8005d48 <OLED_ShowChar+0xec>)
 8005cf2:	5cd3      	ldrb	r3, [r2, r3]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7ff fec1 	bl	8005a7c <OLED_WR_DATA>
    for (i = 0; i < 8; i++)
 8005cfa:	7bfb      	ldrb	r3, [r7, #15]
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	73fb      	strb	r3, [r7, #15]
 8005d00:	7bfb      	ldrb	r3, [r7, #15]
 8005d02:	2b07      	cmp	r3, #7
 8005d04:	d9ef      	bls.n	8005ce6 <OLED_ShowChar+0x8a>
  {
    OLED_Set_Pos(x, y);
    for (i = 0; i < 6; i++)
      OLED_WR_DATA(F6x8[c][i]);
  }
}
 8005d06:	e01b      	b.n	8005d40 <OLED_ShowChar+0xe4>
    OLED_Set_Pos(x, y);
 8005d08:	79ba      	ldrb	r2, [r7, #6]
 8005d0a:	79fb      	ldrb	r3, [r7, #7]
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7ff feff 	bl	8005b12 <OLED_Set_Pos>
    for (i = 0; i < 6; i++)
 8005d14:	2300      	movs	r3, #0
 8005d16:	73fb      	strb	r3, [r7, #15]
 8005d18:	e00f      	b.n	8005d3a <OLED_ShowChar+0xde>
      OLED_WR_DATA(F6x8[c][i]);
 8005d1a:	7bba      	ldrb	r2, [r7, #14]
 8005d1c:	7bf9      	ldrb	r1, [r7, #15]
 8005d1e:	480b      	ldr	r0, [pc, #44]	; (8005d4c <OLED_ShowChar+0xf0>)
 8005d20:	4613      	mov	r3, r2
 8005d22:	005b      	lsls	r3, r3, #1
 8005d24:	4413      	add	r3, r2
 8005d26:	005b      	lsls	r3, r3, #1
 8005d28:	4403      	add	r3, r0
 8005d2a:	440b      	add	r3, r1
 8005d2c:	781b      	ldrb	r3, [r3, #0]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7ff fea4 	bl	8005a7c <OLED_WR_DATA>
    for (i = 0; i < 6; i++)
 8005d34:	7bfb      	ldrb	r3, [r7, #15]
 8005d36:	3301      	adds	r3, #1
 8005d38:	73fb      	strb	r3, [r7, #15]
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
 8005d3c:	2b05      	cmp	r3, #5
 8005d3e:	d9ec      	bls.n	8005d1a <OLED_ShowChar+0xbe>
}
 8005d40:	bf00      	nop
 8005d42:	3714      	adds	r7, #20
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd90      	pop	{r4, r7, pc}
 8005d48:	08006a94 	.word	0x08006a94
 8005d4c:	0800686c 	.word	0x0800686c

08005d50 <OLED_ShowString>:

// 
void OLED_ShowString(uint8_t x, uint8_t y, uint8_t *chr, uint8_t Char_Size)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	603a      	str	r2, [r7, #0]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	71fb      	strb	r3, [r7, #7]
 8005d5e:	460b      	mov	r3, r1
 8005d60:	71bb      	strb	r3, [r7, #6]
 8005d62:	4613      	mov	r3, r2
 8005d64:	717b      	strb	r3, [r7, #5]
  unsigned char j = 0;
 8005d66:	2300      	movs	r3, #0
 8005d68:	73fb      	strb	r3, [r7, #15]
  while (chr[j] != '\0')
 8005d6a:	e016      	b.n	8005d9a <OLED_ShowString+0x4a>
  {
    OLED_ShowChar(x, y, chr[j], Char_Size);
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	4413      	add	r3, r2
 8005d72:	781a      	ldrb	r2, [r3, #0]
 8005d74:	797b      	ldrb	r3, [r7, #5]
 8005d76:	79b9      	ldrb	r1, [r7, #6]
 8005d78:	79f8      	ldrb	r0, [r7, #7]
 8005d7a:	f7ff ff6f 	bl	8005c5c <OLED_ShowChar>
    x += 8;
 8005d7e:	79fb      	ldrb	r3, [r7, #7]
 8005d80:	3308      	adds	r3, #8
 8005d82:	71fb      	strb	r3, [r7, #7]
    if (x > 120)
 8005d84:	79fb      	ldrb	r3, [r7, #7]
 8005d86:	2b78      	cmp	r3, #120	; 0x78
 8005d88:	d904      	bls.n	8005d94 <OLED_ShowString+0x44>
    {
      x = 0;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	71fb      	strb	r3, [r7, #7]
      y += 2;
 8005d8e:	79bb      	ldrb	r3, [r7, #6]
 8005d90:	3302      	adds	r3, #2
 8005d92:	71bb      	strb	r3, [r7, #6]
    }
    j++;
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	3301      	adds	r3, #1
 8005d98:	73fb      	strb	r3, [r7, #15]
  while (chr[j] != '\0')
 8005d9a:	7bfb      	ldrb	r3, [r7, #15]
 8005d9c:	683a      	ldr	r2, [r7, #0]
 8005d9e:	4413      	add	r3, r2
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1e2      	bne.n	8005d6c <OLED_ShowString+0x1c>
  }
}
 8005da6:	bf00      	nop
 8005da8:	bf00      	nop
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <std>:
 8005db0:	2300      	movs	r3, #0
 8005db2:	b510      	push	{r4, lr}
 8005db4:	4604      	mov	r4, r0
 8005db6:	e9c0 3300 	strd	r3, r3, [r0]
 8005dba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005dbe:	6083      	str	r3, [r0, #8]
 8005dc0:	8181      	strh	r1, [r0, #12]
 8005dc2:	6643      	str	r3, [r0, #100]	; 0x64
 8005dc4:	81c2      	strh	r2, [r0, #14]
 8005dc6:	6183      	str	r3, [r0, #24]
 8005dc8:	4619      	mov	r1, r3
 8005dca:	2208      	movs	r2, #8
 8005dcc:	305c      	adds	r0, #92	; 0x5c
 8005dce:	f000 f9ed 	bl	80061ac <memset>
 8005dd2:	4b0d      	ldr	r3, [pc, #52]	; (8005e08 <std+0x58>)
 8005dd4:	6263      	str	r3, [r4, #36]	; 0x24
 8005dd6:	4b0d      	ldr	r3, [pc, #52]	; (8005e0c <std+0x5c>)
 8005dd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005dda:	4b0d      	ldr	r3, [pc, #52]	; (8005e10 <std+0x60>)
 8005ddc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005dde:	4b0d      	ldr	r3, [pc, #52]	; (8005e14 <std+0x64>)
 8005de0:	6323      	str	r3, [r4, #48]	; 0x30
 8005de2:	4b0d      	ldr	r3, [pc, #52]	; (8005e18 <std+0x68>)
 8005de4:	6224      	str	r4, [r4, #32]
 8005de6:	429c      	cmp	r4, r3
 8005de8:	d006      	beq.n	8005df8 <std+0x48>
 8005dea:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005dee:	4294      	cmp	r4, r2
 8005df0:	d002      	beq.n	8005df8 <std+0x48>
 8005df2:	33d0      	adds	r3, #208	; 0xd0
 8005df4:	429c      	cmp	r4, r3
 8005df6:	d105      	bne.n	8005e04 <std+0x54>
 8005df8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005dfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e00:	f000 ba4c 	b.w	800629c <__retarget_lock_init_recursive>
 8005e04:	bd10      	pop	{r4, pc}
 8005e06:	bf00      	nop
 8005e08:	08005ffd 	.word	0x08005ffd
 8005e0c:	0800601f 	.word	0x0800601f
 8005e10:	08006057 	.word	0x08006057
 8005e14:	0800607b 	.word	0x0800607b
 8005e18:	200002e0 	.word	0x200002e0

08005e1c <stdio_exit_handler>:
 8005e1c:	4a02      	ldr	r2, [pc, #8]	; (8005e28 <stdio_exit_handler+0xc>)
 8005e1e:	4903      	ldr	r1, [pc, #12]	; (8005e2c <stdio_exit_handler+0x10>)
 8005e20:	4803      	ldr	r0, [pc, #12]	; (8005e30 <stdio_exit_handler+0x14>)
 8005e22:	f000 b869 	b.w	8005ef8 <_fwalk_sglue>
 8005e26:	bf00      	nop
 8005e28:	20000028 	.word	0x20000028
 8005e2c:	080065a1 	.word	0x080065a1
 8005e30:	20000034 	.word	0x20000034

08005e34 <cleanup_stdio>:
 8005e34:	6841      	ldr	r1, [r0, #4]
 8005e36:	4b0c      	ldr	r3, [pc, #48]	; (8005e68 <cleanup_stdio+0x34>)
 8005e38:	4299      	cmp	r1, r3
 8005e3a:	b510      	push	{r4, lr}
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	d001      	beq.n	8005e44 <cleanup_stdio+0x10>
 8005e40:	f000 fbae 	bl	80065a0 <_fflush_r>
 8005e44:	68a1      	ldr	r1, [r4, #8]
 8005e46:	4b09      	ldr	r3, [pc, #36]	; (8005e6c <cleanup_stdio+0x38>)
 8005e48:	4299      	cmp	r1, r3
 8005e4a:	d002      	beq.n	8005e52 <cleanup_stdio+0x1e>
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f000 fba7 	bl	80065a0 <_fflush_r>
 8005e52:	68e1      	ldr	r1, [r4, #12]
 8005e54:	4b06      	ldr	r3, [pc, #24]	; (8005e70 <cleanup_stdio+0x3c>)
 8005e56:	4299      	cmp	r1, r3
 8005e58:	d004      	beq.n	8005e64 <cleanup_stdio+0x30>
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e60:	f000 bb9e 	b.w	80065a0 <_fflush_r>
 8005e64:	bd10      	pop	{r4, pc}
 8005e66:	bf00      	nop
 8005e68:	200002e0 	.word	0x200002e0
 8005e6c:	20000348 	.word	0x20000348
 8005e70:	200003b0 	.word	0x200003b0

08005e74 <global_stdio_init.part.0>:
 8005e74:	b510      	push	{r4, lr}
 8005e76:	4b0b      	ldr	r3, [pc, #44]	; (8005ea4 <global_stdio_init.part.0+0x30>)
 8005e78:	4c0b      	ldr	r4, [pc, #44]	; (8005ea8 <global_stdio_init.part.0+0x34>)
 8005e7a:	4a0c      	ldr	r2, [pc, #48]	; (8005eac <global_stdio_init.part.0+0x38>)
 8005e7c:	601a      	str	r2, [r3, #0]
 8005e7e:	4620      	mov	r0, r4
 8005e80:	2200      	movs	r2, #0
 8005e82:	2104      	movs	r1, #4
 8005e84:	f7ff ff94 	bl	8005db0 <std>
 8005e88:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	2109      	movs	r1, #9
 8005e90:	f7ff ff8e 	bl	8005db0 <std>
 8005e94:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005e98:	2202      	movs	r2, #2
 8005e9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e9e:	2112      	movs	r1, #18
 8005ea0:	f7ff bf86 	b.w	8005db0 <std>
 8005ea4:	20000418 	.word	0x20000418
 8005ea8:	200002e0 	.word	0x200002e0
 8005eac:	08005e1d 	.word	0x08005e1d

08005eb0 <__sfp_lock_acquire>:
 8005eb0:	4801      	ldr	r0, [pc, #4]	; (8005eb8 <__sfp_lock_acquire+0x8>)
 8005eb2:	f000 b9f4 	b.w	800629e <__retarget_lock_acquire_recursive>
 8005eb6:	bf00      	nop
 8005eb8:	20000421 	.word	0x20000421

08005ebc <__sfp_lock_release>:
 8005ebc:	4801      	ldr	r0, [pc, #4]	; (8005ec4 <__sfp_lock_release+0x8>)
 8005ebe:	f000 b9ef 	b.w	80062a0 <__retarget_lock_release_recursive>
 8005ec2:	bf00      	nop
 8005ec4:	20000421 	.word	0x20000421

08005ec8 <__sinit>:
 8005ec8:	b510      	push	{r4, lr}
 8005eca:	4604      	mov	r4, r0
 8005ecc:	f7ff fff0 	bl	8005eb0 <__sfp_lock_acquire>
 8005ed0:	6a23      	ldr	r3, [r4, #32]
 8005ed2:	b11b      	cbz	r3, 8005edc <__sinit+0x14>
 8005ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed8:	f7ff bff0 	b.w	8005ebc <__sfp_lock_release>
 8005edc:	4b04      	ldr	r3, [pc, #16]	; (8005ef0 <__sinit+0x28>)
 8005ede:	6223      	str	r3, [r4, #32]
 8005ee0:	4b04      	ldr	r3, [pc, #16]	; (8005ef4 <__sinit+0x2c>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1f5      	bne.n	8005ed4 <__sinit+0xc>
 8005ee8:	f7ff ffc4 	bl	8005e74 <global_stdio_init.part.0>
 8005eec:	e7f2      	b.n	8005ed4 <__sinit+0xc>
 8005eee:	bf00      	nop
 8005ef0:	08005e35 	.word	0x08005e35
 8005ef4:	20000418 	.word	0x20000418

08005ef8 <_fwalk_sglue>:
 8005ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005efc:	4607      	mov	r7, r0
 8005efe:	4688      	mov	r8, r1
 8005f00:	4614      	mov	r4, r2
 8005f02:	2600      	movs	r6, #0
 8005f04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f08:	f1b9 0901 	subs.w	r9, r9, #1
 8005f0c:	d505      	bpl.n	8005f1a <_fwalk_sglue+0x22>
 8005f0e:	6824      	ldr	r4, [r4, #0]
 8005f10:	2c00      	cmp	r4, #0
 8005f12:	d1f7      	bne.n	8005f04 <_fwalk_sglue+0xc>
 8005f14:	4630      	mov	r0, r6
 8005f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f1a:	89ab      	ldrh	r3, [r5, #12]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d907      	bls.n	8005f30 <_fwalk_sglue+0x38>
 8005f20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f24:	3301      	adds	r3, #1
 8005f26:	d003      	beq.n	8005f30 <_fwalk_sglue+0x38>
 8005f28:	4629      	mov	r1, r5
 8005f2a:	4638      	mov	r0, r7
 8005f2c:	47c0      	blx	r8
 8005f2e:	4306      	orrs	r6, r0
 8005f30:	3568      	adds	r5, #104	; 0x68
 8005f32:	e7e9      	b.n	8005f08 <_fwalk_sglue+0x10>

08005f34 <putchar>:
 8005f34:	4b02      	ldr	r3, [pc, #8]	; (8005f40 <putchar+0xc>)
 8005f36:	4601      	mov	r1, r0
 8005f38:	6818      	ldr	r0, [r3, #0]
 8005f3a:	6882      	ldr	r2, [r0, #8]
 8005f3c:	f000 bbba 	b.w	80066b4 <_putc_r>
 8005f40:	20000080 	.word	0x20000080

08005f44 <_puts_r>:
 8005f44:	6a03      	ldr	r3, [r0, #32]
 8005f46:	b570      	push	{r4, r5, r6, lr}
 8005f48:	6884      	ldr	r4, [r0, #8]
 8005f4a:	4605      	mov	r5, r0
 8005f4c:	460e      	mov	r6, r1
 8005f4e:	b90b      	cbnz	r3, 8005f54 <_puts_r+0x10>
 8005f50:	f7ff ffba 	bl	8005ec8 <__sinit>
 8005f54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005f56:	07db      	lsls	r3, r3, #31
 8005f58:	d405      	bmi.n	8005f66 <_puts_r+0x22>
 8005f5a:	89a3      	ldrh	r3, [r4, #12]
 8005f5c:	0598      	lsls	r0, r3, #22
 8005f5e:	d402      	bmi.n	8005f66 <_puts_r+0x22>
 8005f60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f62:	f000 f99c 	bl	800629e <__retarget_lock_acquire_recursive>
 8005f66:	89a3      	ldrh	r3, [r4, #12]
 8005f68:	0719      	lsls	r1, r3, #28
 8005f6a:	d513      	bpl.n	8005f94 <_puts_r+0x50>
 8005f6c:	6923      	ldr	r3, [r4, #16]
 8005f6e:	b18b      	cbz	r3, 8005f94 <_puts_r+0x50>
 8005f70:	3e01      	subs	r6, #1
 8005f72:	68a3      	ldr	r3, [r4, #8]
 8005f74:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	60a3      	str	r3, [r4, #8]
 8005f7c:	b9e9      	cbnz	r1, 8005fba <_puts_r+0x76>
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	da2e      	bge.n	8005fe0 <_puts_r+0x9c>
 8005f82:	4622      	mov	r2, r4
 8005f84:	210a      	movs	r1, #10
 8005f86:	4628      	mov	r0, r5
 8005f88:	f000 f87b 	bl	8006082 <__swbuf_r>
 8005f8c:	3001      	adds	r0, #1
 8005f8e:	d007      	beq.n	8005fa0 <_puts_r+0x5c>
 8005f90:	250a      	movs	r5, #10
 8005f92:	e007      	b.n	8005fa4 <_puts_r+0x60>
 8005f94:	4621      	mov	r1, r4
 8005f96:	4628      	mov	r0, r5
 8005f98:	f000 f8b0 	bl	80060fc <__swsetup_r>
 8005f9c:	2800      	cmp	r0, #0
 8005f9e:	d0e7      	beq.n	8005f70 <_puts_r+0x2c>
 8005fa0:	f04f 35ff 	mov.w	r5, #4294967295
 8005fa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005fa6:	07da      	lsls	r2, r3, #31
 8005fa8:	d405      	bmi.n	8005fb6 <_puts_r+0x72>
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	059b      	lsls	r3, r3, #22
 8005fae:	d402      	bmi.n	8005fb6 <_puts_r+0x72>
 8005fb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fb2:	f000 f975 	bl	80062a0 <__retarget_lock_release_recursive>
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	bd70      	pop	{r4, r5, r6, pc}
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	da04      	bge.n	8005fc8 <_puts_r+0x84>
 8005fbe:	69a2      	ldr	r2, [r4, #24]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	dc06      	bgt.n	8005fd2 <_puts_r+0x8e>
 8005fc4:	290a      	cmp	r1, #10
 8005fc6:	d004      	beq.n	8005fd2 <_puts_r+0x8e>
 8005fc8:	6823      	ldr	r3, [r4, #0]
 8005fca:	1c5a      	adds	r2, r3, #1
 8005fcc:	6022      	str	r2, [r4, #0]
 8005fce:	7019      	strb	r1, [r3, #0]
 8005fd0:	e7cf      	b.n	8005f72 <_puts_r+0x2e>
 8005fd2:	4622      	mov	r2, r4
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	f000 f854 	bl	8006082 <__swbuf_r>
 8005fda:	3001      	adds	r0, #1
 8005fdc:	d1c9      	bne.n	8005f72 <_puts_r+0x2e>
 8005fde:	e7df      	b.n	8005fa0 <_puts_r+0x5c>
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	250a      	movs	r5, #10
 8005fe4:	1c5a      	adds	r2, r3, #1
 8005fe6:	6022      	str	r2, [r4, #0]
 8005fe8:	701d      	strb	r5, [r3, #0]
 8005fea:	e7db      	b.n	8005fa4 <_puts_r+0x60>

08005fec <puts>:
 8005fec:	4b02      	ldr	r3, [pc, #8]	; (8005ff8 <puts+0xc>)
 8005fee:	4601      	mov	r1, r0
 8005ff0:	6818      	ldr	r0, [r3, #0]
 8005ff2:	f7ff bfa7 	b.w	8005f44 <_puts_r>
 8005ff6:	bf00      	nop
 8005ff8:	20000080 	.word	0x20000080

08005ffc <__sread>:
 8005ffc:	b510      	push	{r4, lr}
 8005ffe:	460c      	mov	r4, r1
 8006000:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006004:	f000 f8fc 	bl	8006200 <_read_r>
 8006008:	2800      	cmp	r0, #0
 800600a:	bfab      	itete	ge
 800600c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800600e:	89a3      	ldrhlt	r3, [r4, #12]
 8006010:	181b      	addge	r3, r3, r0
 8006012:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006016:	bfac      	ite	ge
 8006018:	6563      	strge	r3, [r4, #84]	; 0x54
 800601a:	81a3      	strhlt	r3, [r4, #12]
 800601c:	bd10      	pop	{r4, pc}

0800601e <__swrite>:
 800601e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006022:	461f      	mov	r7, r3
 8006024:	898b      	ldrh	r3, [r1, #12]
 8006026:	05db      	lsls	r3, r3, #23
 8006028:	4605      	mov	r5, r0
 800602a:	460c      	mov	r4, r1
 800602c:	4616      	mov	r6, r2
 800602e:	d505      	bpl.n	800603c <__swrite+0x1e>
 8006030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006034:	2302      	movs	r3, #2
 8006036:	2200      	movs	r2, #0
 8006038:	f000 f8d0 	bl	80061dc <_lseek_r>
 800603c:	89a3      	ldrh	r3, [r4, #12]
 800603e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006046:	81a3      	strh	r3, [r4, #12]
 8006048:	4632      	mov	r2, r6
 800604a:	463b      	mov	r3, r7
 800604c:	4628      	mov	r0, r5
 800604e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006052:	f000 b8e7 	b.w	8006224 <_write_r>

08006056 <__sseek>:
 8006056:	b510      	push	{r4, lr}
 8006058:	460c      	mov	r4, r1
 800605a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800605e:	f000 f8bd 	bl	80061dc <_lseek_r>
 8006062:	1c43      	adds	r3, r0, #1
 8006064:	89a3      	ldrh	r3, [r4, #12]
 8006066:	bf15      	itete	ne
 8006068:	6560      	strne	r0, [r4, #84]	; 0x54
 800606a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800606e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006072:	81a3      	strheq	r3, [r4, #12]
 8006074:	bf18      	it	ne
 8006076:	81a3      	strhne	r3, [r4, #12]
 8006078:	bd10      	pop	{r4, pc}

0800607a <__sclose>:
 800607a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800607e:	f000 b89d 	b.w	80061bc <_close_r>

08006082 <__swbuf_r>:
 8006082:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006084:	460e      	mov	r6, r1
 8006086:	4614      	mov	r4, r2
 8006088:	4605      	mov	r5, r0
 800608a:	b118      	cbz	r0, 8006094 <__swbuf_r+0x12>
 800608c:	6a03      	ldr	r3, [r0, #32]
 800608e:	b90b      	cbnz	r3, 8006094 <__swbuf_r+0x12>
 8006090:	f7ff ff1a 	bl	8005ec8 <__sinit>
 8006094:	69a3      	ldr	r3, [r4, #24]
 8006096:	60a3      	str	r3, [r4, #8]
 8006098:	89a3      	ldrh	r3, [r4, #12]
 800609a:	071a      	lsls	r2, r3, #28
 800609c:	d525      	bpl.n	80060ea <__swbuf_r+0x68>
 800609e:	6923      	ldr	r3, [r4, #16]
 80060a0:	b31b      	cbz	r3, 80060ea <__swbuf_r+0x68>
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	6922      	ldr	r2, [r4, #16]
 80060a6:	1a98      	subs	r0, r3, r2
 80060a8:	6963      	ldr	r3, [r4, #20]
 80060aa:	b2f6      	uxtb	r6, r6
 80060ac:	4283      	cmp	r3, r0
 80060ae:	4637      	mov	r7, r6
 80060b0:	dc04      	bgt.n	80060bc <__swbuf_r+0x3a>
 80060b2:	4621      	mov	r1, r4
 80060b4:	4628      	mov	r0, r5
 80060b6:	f000 fa73 	bl	80065a0 <_fflush_r>
 80060ba:	b9e0      	cbnz	r0, 80060f6 <__swbuf_r+0x74>
 80060bc:	68a3      	ldr	r3, [r4, #8]
 80060be:	3b01      	subs	r3, #1
 80060c0:	60a3      	str	r3, [r4, #8]
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	1c5a      	adds	r2, r3, #1
 80060c6:	6022      	str	r2, [r4, #0]
 80060c8:	701e      	strb	r6, [r3, #0]
 80060ca:	6962      	ldr	r2, [r4, #20]
 80060cc:	1c43      	adds	r3, r0, #1
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d004      	beq.n	80060dc <__swbuf_r+0x5a>
 80060d2:	89a3      	ldrh	r3, [r4, #12]
 80060d4:	07db      	lsls	r3, r3, #31
 80060d6:	d506      	bpl.n	80060e6 <__swbuf_r+0x64>
 80060d8:	2e0a      	cmp	r6, #10
 80060da:	d104      	bne.n	80060e6 <__swbuf_r+0x64>
 80060dc:	4621      	mov	r1, r4
 80060de:	4628      	mov	r0, r5
 80060e0:	f000 fa5e 	bl	80065a0 <_fflush_r>
 80060e4:	b938      	cbnz	r0, 80060f6 <__swbuf_r+0x74>
 80060e6:	4638      	mov	r0, r7
 80060e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060ea:	4621      	mov	r1, r4
 80060ec:	4628      	mov	r0, r5
 80060ee:	f000 f805 	bl	80060fc <__swsetup_r>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	d0d5      	beq.n	80060a2 <__swbuf_r+0x20>
 80060f6:	f04f 37ff 	mov.w	r7, #4294967295
 80060fa:	e7f4      	b.n	80060e6 <__swbuf_r+0x64>

080060fc <__swsetup_r>:
 80060fc:	b538      	push	{r3, r4, r5, lr}
 80060fe:	4b2a      	ldr	r3, [pc, #168]	; (80061a8 <__swsetup_r+0xac>)
 8006100:	4605      	mov	r5, r0
 8006102:	6818      	ldr	r0, [r3, #0]
 8006104:	460c      	mov	r4, r1
 8006106:	b118      	cbz	r0, 8006110 <__swsetup_r+0x14>
 8006108:	6a03      	ldr	r3, [r0, #32]
 800610a:	b90b      	cbnz	r3, 8006110 <__swsetup_r+0x14>
 800610c:	f7ff fedc 	bl	8005ec8 <__sinit>
 8006110:	89a3      	ldrh	r3, [r4, #12]
 8006112:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006116:	0718      	lsls	r0, r3, #28
 8006118:	d422      	bmi.n	8006160 <__swsetup_r+0x64>
 800611a:	06d9      	lsls	r1, r3, #27
 800611c:	d407      	bmi.n	800612e <__swsetup_r+0x32>
 800611e:	2309      	movs	r3, #9
 8006120:	602b      	str	r3, [r5, #0]
 8006122:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006126:	81a3      	strh	r3, [r4, #12]
 8006128:	f04f 30ff 	mov.w	r0, #4294967295
 800612c:	e034      	b.n	8006198 <__swsetup_r+0x9c>
 800612e:	0758      	lsls	r0, r3, #29
 8006130:	d512      	bpl.n	8006158 <__swsetup_r+0x5c>
 8006132:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006134:	b141      	cbz	r1, 8006148 <__swsetup_r+0x4c>
 8006136:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800613a:	4299      	cmp	r1, r3
 800613c:	d002      	beq.n	8006144 <__swsetup_r+0x48>
 800613e:	4628      	mov	r0, r5
 8006140:	f000 f8b0 	bl	80062a4 <_free_r>
 8006144:	2300      	movs	r3, #0
 8006146:	6363      	str	r3, [r4, #52]	; 0x34
 8006148:	89a3      	ldrh	r3, [r4, #12]
 800614a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800614e:	81a3      	strh	r3, [r4, #12]
 8006150:	2300      	movs	r3, #0
 8006152:	6063      	str	r3, [r4, #4]
 8006154:	6923      	ldr	r3, [r4, #16]
 8006156:	6023      	str	r3, [r4, #0]
 8006158:	89a3      	ldrh	r3, [r4, #12]
 800615a:	f043 0308 	orr.w	r3, r3, #8
 800615e:	81a3      	strh	r3, [r4, #12]
 8006160:	6923      	ldr	r3, [r4, #16]
 8006162:	b94b      	cbnz	r3, 8006178 <__swsetup_r+0x7c>
 8006164:	89a3      	ldrh	r3, [r4, #12]
 8006166:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800616a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800616e:	d003      	beq.n	8006178 <__swsetup_r+0x7c>
 8006170:	4621      	mov	r1, r4
 8006172:	4628      	mov	r0, r5
 8006174:	f000 fa62 	bl	800663c <__smakebuf_r>
 8006178:	89a0      	ldrh	r0, [r4, #12]
 800617a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800617e:	f010 0301 	ands.w	r3, r0, #1
 8006182:	d00a      	beq.n	800619a <__swsetup_r+0x9e>
 8006184:	2300      	movs	r3, #0
 8006186:	60a3      	str	r3, [r4, #8]
 8006188:	6963      	ldr	r3, [r4, #20]
 800618a:	425b      	negs	r3, r3
 800618c:	61a3      	str	r3, [r4, #24]
 800618e:	6923      	ldr	r3, [r4, #16]
 8006190:	b943      	cbnz	r3, 80061a4 <__swsetup_r+0xa8>
 8006192:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006196:	d1c4      	bne.n	8006122 <__swsetup_r+0x26>
 8006198:	bd38      	pop	{r3, r4, r5, pc}
 800619a:	0781      	lsls	r1, r0, #30
 800619c:	bf58      	it	pl
 800619e:	6963      	ldrpl	r3, [r4, #20]
 80061a0:	60a3      	str	r3, [r4, #8]
 80061a2:	e7f4      	b.n	800618e <__swsetup_r+0x92>
 80061a4:	2000      	movs	r0, #0
 80061a6:	e7f7      	b.n	8006198 <__swsetup_r+0x9c>
 80061a8:	20000080 	.word	0x20000080

080061ac <memset>:
 80061ac:	4402      	add	r2, r0
 80061ae:	4603      	mov	r3, r0
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d100      	bne.n	80061b6 <memset+0xa>
 80061b4:	4770      	bx	lr
 80061b6:	f803 1b01 	strb.w	r1, [r3], #1
 80061ba:	e7f9      	b.n	80061b0 <memset+0x4>

080061bc <_close_r>:
 80061bc:	b538      	push	{r3, r4, r5, lr}
 80061be:	4d06      	ldr	r5, [pc, #24]	; (80061d8 <_close_r+0x1c>)
 80061c0:	2300      	movs	r3, #0
 80061c2:	4604      	mov	r4, r0
 80061c4:	4608      	mov	r0, r1
 80061c6:	602b      	str	r3, [r5, #0]
 80061c8:	f7fa fccd 	bl	8000b66 <_close>
 80061cc:	1c43      	adds	r3, r0, #1
 80061ce:	d102      	bne.n	80061d6 <_close_r+0x1a>
 80061d0:	682b      	ldr	r3, [r5, #0]
 80061d2:	b103      	cbz	r3, 80061d6 <_close_r+0x1a>
 80061d4:	6023      	str	r3, [r4, #0]
 80061d6:	bd38      	pop	{r3, r4, r5, pc}
 80061d8:	2000041c 	.word	0x2000041c

080061dc <_lseek_r>:
 80061dc:	b538      	push	{r3, r4, r5, lr}
 80061de:	4d07      	ldr	r5, [pc, #28]	; (80061fc <_lseek_r+0x20>)
 80061e0:	4604      	mov	r4, r0
 80061e2:	4608      	mov	r0, r1
 80061e4:	4611      	mov	r1, r2
 80061e6:	2200      	movs	r2, #0
 80061e8:	602a      	str	r2, [r5, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	f7fa fce2 	bl	8000bb4 <_lseek>
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	d102      	bne.n	80061fa <_lseek_r+0x1e>
 80061f4:	682b      	ldr	r3, [r5, #0]
 80061f6:	b103      	cbz	r3, 80061fa <_lseek_r+0x1e>
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	bd38      	pop	{r3, r4, r5, pc}
 80061fc:	2000041c 	.word	0x2000041c

08006200 <_read_r>:
 8006200:	b538      	push	{r3, r4, r5, lr}
 8006202:	4d07      	ldr	r5, [pc, #28]	; (8006220 <_read_r+0x20>)
 8006204:	4604      	mov	r4, r0
 8006206:	4608      	mov	r0, r1
 8006208:	4611      	mov	r1, r2
 800620a:	2200      	movs	r2, #0
 800620c:	602a      	str	r2, [r5, #0]
 800620e:	461a      	mov	r2, r3
 8006210:	f7fa fc70 	bl	8000af4 <_read>
 8006214:	1c43      	adds	r3, r0, #1
 8006216:	d102      	bne.n	800621e <_read_r+0x1e>
 8006218:	682b      	ldr	r3, [r5, #0]
 800621a:	b103      	cbz	r3, 800621e <_read_r+0x1e>
 800621c:	6023      	str	r3, [r4, #0]
 800621e:	bd38      	pop	{r3, r4, r5, pc}
 8006220:	2000041c 	.word	0x2000041c

08006224 <_write_r>:
 8006224:	b538      	push	{r3, r4, r5, lr}
 8006226:	4d07      	ldr	r5, [pc, #28]	; (8006244 <_write_r+0x20>)
 8006228:	4604      	mov	r4, r0
 800622a:	4608      	mov	r0, r1
 800622c:	4611      	mov	r1, r2
 800622e:	2200      	movs	r2, #0
 8006230:	602a      	str	r2, [r5, #0]
 8006232:	461a      	mov	r2, r3
 8006234:	f7fa fc7b 	bl	8000b2e <_write>
 8006238:	1c43      	adds	r3, r0, #1
 800623a:	d102      	bne.n	8006242 <_write_r+0x1e>
 800623c:	682b      	ldr	r3, [r5, #0]
 800623e:	b103      	cbz	r3, 8006242 <_write_r+0x1e>
 8006240:	6023      	str	r3, [r4, #0]
 8006242:	bd38      	pop	{r3, r4, r5, pc}
 8006244:	2000041c 	.word	0x2000041c

08006248 <__errno>:
 8006248:	4b01      	ldr	r3, [pc, #4]	; (8006250 <__errno+0x8>)
 800624a:	6818      	ldr	r0, [r3, #0]
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20000080 	.word	0x20000080

08006254 <__libc_init_array>:
 8006254:	b570      	push	{r4, r5, r6, lr}
 8006256:	4d0d      	ldr	r5, [pc, #52]	; (800628c <__libc_init_array+0x38>)
 8006258:	4c0d      	ldr	r4, [pc, #52]	; (8006290 <__libc_init_array+0x3c>)
 800625a:	1b64      	subs	r4, r4, r5
 800625c:	10a4      	asrs	r4, r4, #2
 800625e:	2600      	movs	r6, #0
 8006260:	42a6      	cmp	r6, r4
 8006262:	d109      	bne.n	8006278 <__libc_init_array+0x24>
 8006264:	4d0b      	ldr	r5, [pc, #44]	; (8006294 <__libc_init_array+0x40>)
 8006266:	4c0c      	ldr	r4, [pc, #48]	; (8006298 <__libc_init_array+0x44>)
 8006268:	f000 fa8a 	bl	8006780 <_init>
 800626c:	1b64      	subs	r4, r4, r5
 800626e:	10a4      	asrs	r4, r4, #2
 8006270:	2600      	movs	r6, #0
 8006272:	42a6      	cmp	r6, r4
 8006274:	d105      	bne.n	8006282 <__libc_init_array+0x2e>
 8006276:	bd70      	pop	{r4, r5, r6, pc}
 8006278:	f855 3b04 	ldr.w	r3, [r5], #4
 800627c:	4798      	blx	r3
 800627e:	3601      	adds	r6, #1
 8006280:	e7ee      	b.n	8006260 <__libc_init_array+0xc>
 8006282:	f855 3b04 	ldr.w	r3, [r5], #4
 8006286:	4798      	blx	r3
 8006288:	3601      	adds	r6, #1
 800628a:	e7f2      	b.n	8006272 <__libc_init_array+0x1e>
 800628c:	0800707c 	.word	0x0800707c
 8006290:	0800707c 	.word	0x0800707c
 8006294:	0800707c 	.word	0x0800707c
 8006298:	08007080 	.word	0x08007080

0800629c <__retarget_lock_init_recursive>:
 800629c:	4770      	bx	lr

0800629e <__retarget_lock_acquire_recursive>:
 800629e:	4770      	bx	lr

080062a0 <__retarget_lock_release_recursive>:
 80062a0:	4770      	bx	lr
	...

080062a4 <_free_r>:
 80062a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062a6:	2900      	cmp	r1, #0
 80062a8:	d044      	beq.n	8006334 <_free_r+0x90>
 80062aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062ae:	9001      	str	r0, [sp, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	f1a1 0404 	sub.w	r4, r1, #4
 80062b6:	bfb8      	it	lt
 80062b8:	18e4      	addlt	r4, r4, r3
 80062ba:	f000 f8df 	bl	800647c <__malloc_lock>
 80062be:	4a1e      	ldr	r2, [pc, #120]	; (8006338 <_free_r+0x94>)
 80062c0:	9801      	ldr	r0, [sp, #4]
 80062c2:	6813      	ldr	r3, [r2, #0]
 80062c4:	b933      	cbnz	r3, 80062d4 <_free_r+0x30>
 80062c6:	6063      	str	r3, [r4, #4]
 80062c8:	6014      	str	r4, [r2, #0]
 80062ca:	b003      	add	sp, #12
 80062cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80062d0:	f000 b8da 	b.w	8006488 <__malloc_unlock>
 80062d4:	42a3      	cmp	r3, r4
 80062d6:	d908      	bls.n	80062ea <_free_r+0x46>
 80062d8:	6825      	ldr	r5, [r4, #0]
 80062da:	1961      	adds	r1, r4, r5
 80062dc:	428b      	cmp	r3, r1
 80062de:	bf01      	itttt	eq
 80062e0:	6819      	ldreq	r1, [r3, #0]
 80062e2:	685b      	ldreq	r3, [r3, #4]
 80062e4:	1949      	addeq	r1, r1, r5
 80062e6:	6021      	streq	r1, [r4, #0]
 80062e8:	e7ed      	b.n	80062c6 <_free_r+0x22>
 80062ea:	461a      	mov	r2, r3
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	b10b      	cbz	r3, 80062f4 <_free_r+0x50>
 80062f0:	42a3      	cmp	r3, r4
 80062f2:	d9fa      	bls.n	80062ea <_free_r+0x46>
 80062f4:	6811      	ldr	r1, [r2, #0]
 80062f6:	1855      	adds	r5, r2, r1
 80062f8:	42a5      	cmp	r5, r4
 80062fa:	d10b      	bne.n	8006314 <_free_r+0x70>
 80062fc:	6824      	ldr	r4, [r4, #0]
 80062fe:	4421      	add	r1, r4
 8006300:	1854      	adds	r4, r2, r1
 8006302:	42a3      	cmp	r3, r4
 8006304:	6011      	str	r1, [r2, #0]
 8006306:	d1e0      	bne.n	80062ca <_free_r+0x26>
 8006308:	681c      	ldr	r4, [r3, #0]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	6053      	str	r3, [r2, #4]
 800630e:	440c      	add	r4, r1
 8006310:	6014      	str	r4, [r2, #0]
 8006312:	e7da      	b.n	80062ca <_free_r+0x26>
 8006314:	d902      	bls.n	800631c <_free_r+0x78>
 8006316:	230c      	movs	r3, #12
 8006318:	6003      	str	r3, [r0, #0]
 800631a:	e7d6      	b.n	80062ca <_free_r+0x26>
 800631c:	6825      	ldr	r5, [r4, #0]
 800631e:	1961      	adds	r1, r4, r5
 8006320:	428b      	cmp	r3, r1
 8006322:	bf04      	itt	eq
 8006324:	6819      	ldreq	r1, [r3, #0]
 8006326:	685b      	ldreq	r3, [r3, #4]
 8006328:	6063      	str	r3, [r4, #4]
 800632a:	bf04      	itt	eq
 800632c:	1949      	addeq	r1, r1, r5
 800632e:	6021      	streq	r1, [r4, #0]
 8006330:	6054      	str	r4, [r2, #4]
 8006332:	e7ca      	b.n	80062ca <_free_r+0x26>
 8006334:	b003      	add	sp, #12
 8006336:	bd30      	pop	{r4, r5, pc}
 8006338:	20000424 	.word	0x20000424

0800633c <sbrk_aligned>:
 800633c:	b570      	push	{r4, r5, r6, lr}
 800633e:	4e0e      	ldr	r6, [pc, #56]	; (8006378 <sbrk_aligned+0x3c>)
 8006340:	460c      	mov	r4, r1
 8006342:	6831      	ldr	r1, [r6, #0]
 8006344:	4605      	mov	r5, r0
 8006346:	b911      	cbnz	r1, 800634e <sbrk_aligned+0x12>
 8006348:	f000 fa0a 	bl	8006760 <_sbrk_r>
 800634c:	6030      	str	r0, [r6, #0]
 800634e:	4621      	mov	r1, r4
 8006350:	4628      	mov	r0, r5
 8006352:	f000 fa05 	bl	8006760 <_sbrk_r>
 8006356:	1c43      	adds	r3, r0, #1
 8006358:	d00a      	beq.n	8006370 <sbrk_aligned+0x34>
 800635a:	1cc4      	adds	r4, r0, #3
 800635c:	f024 0403 	bic.w	r4, r4, #3
 8006360:	42a0      	cmp	r0, r4
 8006362:	d007      	beq.n	8006374 <sbrk_aligned+0x38>
 8006364:	1a21      	subs	r1, r4, r0
 8006366:	4628      	mov	r0, r5
 8006368:	f000 f9fa 	bl	8006760 <_sbrk_r>
 800636c:	3001      	adds	r0, #1
 800636e:	d101      	bne.n	8006374 <sbrk_aligned+0x38>
 8006370:	f04f 34ff 	mov.w	r4, #4294967295
 8006374:	4620      	mov	r0, r4
 8006376:	bd70      	pop	{r4, r5, r6, pc}
 8006378:	20000428 	.word	0x20000428

0800637c <_malloc_r>:
 800637c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006380:	1ccd      	adds	r5, r1, #3
 8006382:	f025 0503 	bic.w	r5, r5, #3
 8006386:	3508      	adds	r5, #8
 8006388:	2d0c      	cmp	r5, #12
 800638a:	bf38      	it	cc
 800638c:	250c      	movcc	r5, #12
 800638e:	2d00      	cmp	r5, #0
 8006390:	4607      	mov	r7, r0
 8006392:	db01      	blt.n	8006398 <_malloc_r+0x1c>
 8006394:	42a9      	cmp	r1, r5
 8006396:	d905      	bls.n	80063a4 <_malloc_r+0x28>
 8006398:	230c      	movs	r3, #12
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	2600      	movs	r6, #0
 800639e:	4630      	mov	r0, r6
 80063a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006478 <_malloc_r+0xfc>
 80063a8:	f000 f868 	bl	800647c <__malloc_lock>
 80063ac:	f8d8 3000 	ldr.w	r3, [r8]
 80063b0:	461c      	mov	r4, r3
 80063b2:	bb5c      	cbnz	r4, 800640c <_malloc_r+0x90>
 80063b4:	4629      	mov	r1, r5
 80063b6:	4638      	mov	r0, r7
 80063b8:	f7ff ffc0 	bl	800633c <sbrk_aligned>
 80063bc:	1c43      	adds	r3, r0, #1
 80063be:	4604      	mov	r4, r0
 80063c0:	d155      	bne.n	800646e <_malloc_r+0xf2>
 80063c2:	f8d8 4000 	ldr.w	r4, [r8]
 80063c6:	4626      	mov	r6, r4
 80063c8:	2e00      	cmp	r6, #0
 80063ca:	d145      	bne.n	8006458 <_malloc_r+0xdc>
 80063cc:	2c00      	cmp	r4, #0
 80063ce:	d048      	beq.n	8006462 <_malloc_r+0xe6>
 80063d0:	6823      	ldr	r3, [r4, #0]
 80063d2:	4631      	mov	r1, r6
 80063d4:	4638      	mov	r0, r7
 80063d6:	eb04 0903 	add.w	r9, r4, r3
 80063da:	f000 f9c1 	bl	8006760 <_sbrk_r>
 80063de:	4581      	cmp	r9, r0
 80063e0:	d13f      	bne.n	8006462 <_malloc_r+0xe6>
 80063e2:	6821      	ldr	r1, [r4, #0]
 80063e4:	1a6d      	subs	r5, r5, r1
 80063e6:	4629      	mov	r1, r5
 80063e8:	4638      	mov	r0, r7
 80063ea:	f7ff ffa7 	bl	800633c <sbrk_aligned>
 80063ee:	3001      	adds	r0, #1
 80063f0:	d037      	beq.n	8006462 <_malloc_r+0xe6>
 80063f2:	6823      	ldr	r3, [r4, #0]
 80063f4:	442b      	add	r3, r5
 80063f6:	6023      	str	r3, [r4, #0]
 80063f8:	f8d8 3000 	ldr.w	r3, [r8]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d038      	beq.n	8006472 <_malloc_r+0xf6>
 8006400:	685a      	ldr	r2, [r3, #4]
 8006402:	42a2      	cmp	r2, r4
 8006404:	d12b      	bne.n	800645e <_malloc_r+0xe2>
 8006406:	2200      	movs	r2, #0
 8006408:	605a      	str	r2, [r3, #4]
 800640a:	e00f      	b.n	800642c <_malloc_r+0xb0>
 800640c:	6822      	ldr	r2, [r4, #0]
 800640e:	1b52      	subs	r2, r2, r5
 8006410:	d41f      	bmi.n	8006452 <_malloc_r+0xd6>
 8006412:	2a0b      	cmp	r2, #11
 8006414:	d917      	bls.n	8006446 <_malloc_r+0xca>
 8006416:	1961      	adds	r1, r4, r5
 8006418:	42a3      	cmp	r3, r4
 800641a:	6025      	str	r5, [r4, #0]
 800641c:	bf18      	it	ne
 800641e:	6059      	strne	r1, [r3, #4]
 8006420:	6863      	ldr	r3, [r4, #4]
 8006422:	bf08      	it	eq
 8006424:	f8c8 1000 	streq.w	r1, [r8]
 8006428:	5162      	str	r2, [r4, r5]
 800642a:	604b      	str	r3, [r1, #4]
 800642c:	4638      	mov	r0, r7
 800642e:	f104 060b 	add.w	r6, r4, #11
 8006432:	f000 f829 	bl	8006488 <__malloc_unlock>
 8006436:	f026 0607 	bic.w	r6, r6, #7
 800643a:	1d23      	adds	r3, r4, #4
 800643c:	1af2      	subs	r2, r6, r3
 800643e:	d0ae      	beq.n	800639e <_malloc_r+0x22>
 8006440:	1b9b      	subs	r3, r3, r6
 8006442:	50a3      	str	r3, [r4, r2]
 8006444:	e7ab      	b.n	800639e <_malloc_r+0x22>
 8006446:	42a3      	cmp	r3, r4
 8006448:	6862      	ldr	r2, [r4, #4]
 800644a:	d1dd      	bne.n	8006408 <_malloc_r+0x8c>
 800644c:	f8c8 2000 	str.w	r2, [r8]
 8006450:	e7ec      	b.n	800642c <_malloc_r+0xb0>
 8006452:	4623      	mov	r3, r4
 8006454:	6864      	ldr	r4, [r4, #4]
 8006456:	e7ac      	b.n	80063b2 <_malloc_r+0x36>
 8006458:	4634      	mov	r4, r6
 800645a:	6876      	ldr	r6, [r6, #4]
 800645c:	e7b4      	b.n	80063c8 <_malloc_r+0x4c>
 800645e:	4613      	mov	r3, r2
 8006460:	e7cc      	b.n	80063fc <_malloc_r+0x80>
 8006462:	230c      	movs	r3, #12
 8006464:	603b      	str	r3, [r7, #0]
 8006466:	4638      	mov	r0, r7
 8006468:	f000 f80e 	bl	8006488 <__malloc_unlock>
 800646c:	e797      	b.n	800639e <_malloc_r+0x22>
 800646e:	6025      	str	r5, [r4, #0]
 8006470:	e7dc      	b.n	800642c <_malloc_r+0xb0>
 8006472:	605b      	str	r3, [r3, #4]
 8006474:	deff      	udf	#255	; 0xff
 8006476:	bf00      	nop
 8006478:	20000424 	.word	0x20000424

0800647c <__malloc_lock>:
 800647c:	4801      	ldr	r0, [pc, #4]	; (8006484 <__malloc_lock+0x8>)
 800647e:	f7ff bf0e 	b.w	800629e <__retarget_lock_acquire_recursive>
 8006482:	bf00      	nop
 8006484:	20000420 	.word	0x20000420

08006488 <__malloc_unlock>:
 8006488:	4801      	ldr	r0, [pc, #4]	; (8006490 <__malloc_unlock+0x8>)
 800648a:	f7ff bf09 	b.w	80062a0 <__retarget_lock_release_recursive>
 800648e:	bf00      	nop
 8006490:	20000420 	.word	0x20000420

08006494 <__sflush_r>:
 8006494:	898a      	ldrh	r2, [r1, #12]
 8006496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800649a:	4605      	mov	r5, r0
 800649c:	0710      	lsls	r0, r2, #28
 800649e:	460c      	mov	r4, r1
 80064a0:	d458      	bmi.n	8006554 <__sflush_r+0xc0>
 80064a2:	684b      	ldr	r3, [r1, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	dc05      	bgt.n	80064b4 <__sflush_r+0x20>
 80064a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	dc02      	bgt.n	80064b4 <__sflush_r+0x20>
 80064ae:	2000      	movs	r0, #0
 80064b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064b6:	2e00      	cmp	r6, #0
 80064b8:	d0f9      	beq.n	80064ae <__sflush_r+0x1a>
 80064ba:	2300      	movs	r3, #0
 80064bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80064c0:	682f      	ldr	r7, [r5, #0]
 80064c2:	6a21      	ldr	r1, [r4, #32]
 80064c4:	602b      	str	r3, [r5, #0]
 80064c6:	d032      	beq.n	800652e <__sflush_r+0x9a>
 80064c8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	075a      	lsls	r2, r3, #29
 80064ce:	d505      	bpl.n	80064dc <__sflush_r+0x48>
 80064d0:	6863      	ldr	r3, [r4, #4]
 80064d2:	1ac0      	subs	r0, r0, r3
 80064d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80064d6:	b10b      	cbz	r3, 80064dc <__sflush_r+0x48>
 80064d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80064da:	1ac0      	subs	r0, r0, r3
 80064dc:	2300      	movs	r3, #0
 80064de:	4602      	mov	r2, r0
 80064e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80064e2:	6a21      	ldr	r1, [r4, #32]
 80064e4:	4628      	mov	r0, r5
 80064e6:	47b0      	blx	r6
 80064e8:	1c43      	adds	r3, r0, #1
 80064ea:	89a3      	ldrh	r3, [r4, #12]
 80064ec:	d106      	bne.n	80064fc <__sflush_r+0x68>
 80064ee:	6829      	ldr	r1, [r5, #0]
 80064f0:	291d      	cmp	r1, #29
 80064f2:	d82b      	bhi.n	800654c <__sflush_r+0xb8>
 80064f4:	4a29      	ldr	r2, [pc, #164]	; (800659c <__sflush_r+0x108>)
 80064f6:	410a      	asrs	r2, r1
 80064f8:	07d6      	lsls	r6, r2, #31
 80064fa:	d427      	bmi.n	800654c <__sflush_r+0xb8>
 80064fc:	2200      	movs	r2, #0
 80064fe:	6062      	str	r2, [r4, #4]
 8006500:	04d9      	lsls	r1, r3, #19
 8006502:	6922      	ldr	r2, [r4, #16]
 8006504:	6022      	str	r2, [r4, #0]
 8006506:	d504      	bpl.n	8006512 <__sflush_r+0x7e>
 8006508:	1c42      	adds	r2, r0, #1
 800650a:	d101      	bne.n	8006510 <__sflush_r+0x7c>
 800650c:	682b      	ldr	r3, [r5, #0]
 800650e:	b903      	cbnz	r3, 8006512 <__sflush_r+0x7e>
 8006510:	6560      	str	r0, [r4, #84]	; 0x54
 8006512:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006514:	602f      	str	r7, [r5, #0]
 8006516:	2900      	cmp	r1, #0
 8006518:	d0c9      	beq.n	80064ae <__sflush_r+0x1a>
 800651a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800651e:	4299      	cmp	r1, r3
 8006520:	d002      	beq.n	8006528 <__sflush_r+0x94>
 8006522:	4628      	mov	r0, r5
 8006524:	f7ff febe 	bl	80062a4 <_free_r>
 8006528:	2000      	movs	r0, #0
 800652a:	6360      	str	r0, [r4, #52]	; 0x34
 800652c:	e7c0      	b.n	80064b0 <__sflush_r+0x1c>
 800652e:	2301      	movs	r3, #1
 8006530:	4628      	mov	r0, r5
 8006532:	47b0      	blx	r6
 8006534:	1c41      	adds	r1, r0, #1
 8006536:	d1c8      	bne.n	80064ca <__sflush_r+0x36>
 8006538:	682b      	ldr	r3, [r5, #0]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d0c5      	beq.n	80064ca <__sflush_r+0x36>
 800653e:	2b1d      	cmp	r3, #29
 8006540:	d001      	beq.n	8006546 <__sflush_r+0xb2>
 8006542:	2b16      	cmp	r3, #22
 8006544:	d101      	bne.n	800654a <__sflush_r+0xb6>
 8006546:	602f      	str	r7, [r5, #0]
 8006548:	e7b1      	b.n	80064ae <__sflush_r+0x1a>
 800654a:	89a3      	ldrh	r3, [r4, #12]
 800654c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006550:	81a3      	strh	r3, [r4, #12]
 8006552:	e7ad      	b.n	80064b0 <__sflush_r+0x1c>
 8006554:	690f      	ldr	r7, [r1, #16]
 8006556:	2f00      	cmp	r7, #0
 8006558:	d0a9      	beq.n	80064ae <__sflush_r+0x1a>
 800655a:	0793      	lsls	r3, r2, #30
 800655c:	680e      	ldr	r6, [r1, #0]
 800655e:	bf08      	it	eq
 8006560:	694b      	ldreq	r3, [r1, #20]
 8006562:	600f      	str	r7, [r1, #0]
 8006564:	bf18      	it	ne
 8006566:	2300      	movne	r3, #0
 8006568:	eba6 0807 	sub.w	r8, r6, r7
 800656c:	608b      	str	r3, [r1, #8]
 800656e:	f1b8 0f00 	cmp.w	r8, #0
 8006572:	dd9c      	ble.n	80064ae <__sflush_r+0x1a>
 8006574:	6a21      	ldr	r1, [r4, #32]
 8006576:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006578:	4643      	mov	r3, r8
 800657a:	463a      	mov	r2, r7
 800657c:	4628      	mov	r0, r5
 800657e:	47b0      	blx	r6
 8006580:	2800      	cmp	r0, #0
 8006582:	dc06      	bgt.n	8006592 <__sflush_r+0xfe>
 8006584:	89a3      	ldrh	r3, [r4, #12]
 8006586:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800658a:	81a3      	strh	r3, [r4, #12]
 800658c:	f04f 30ff 	mov.w	r0, #4294967295
 8006590:	e78e      	b.n	80064b0 <__sflush_r+0x1c>
 8006592:	4407      	add	r7, r0
 8006594:	eba8 0800 	sub.w	r8, r8, r0
 8006598:	e7e9      	b.n	800656e <__sflush_r+0xda>
 800659a:	bf00      	nop
 800659c:	dfbffffe 	.word	0xdfbffffe

080065a0 <_fflush_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	690b      	ldr	r3, [r1, #16]
 80065a4:	4605      	mov	r5, r0
 80065a6:	460c      	mov	r4, r1
 80065a8:	b913      	cbnz	r3, 80065b0 <_fflush_r+0x10>
 80065aa:	2500      	movs	r5, #0
 80065ac:	4628      	mov	r0, r5
 80065ae:	bd38      	pop	{r3, r4, r5, pc}
 80065b0:	b118      	cbz	r0, 80065ba <_fflush_r+0x1a>
 80065b2:	6a03      	ldr	r3, [r0, #32]
 80065b4:	b90b      	cbnz	r3, 80065ba <_fflush_r+0x1a>
 80065b6:	f7ff fc87 	bl	8005ec8 <__sinit>
 80065ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d0f3      	beq.n	80065aa <_fflush_r+0xa>
 80065c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80065c4:	07d0      	lsls	r0, r2, #31
 80065c6:	d404      	bmi.n	80065d2 <_fflush_r+0x32>
 80065c8:	0599      	lsls	r1, r3, #22
 80065ca:	d402      	bmi.n	80065d2 <_fflush_r+0x32>
 80065cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065ce:	f7ff fe66 	bl	800629e <__retarget_lock_acquire_recursive>
 80065d2:	4628      	mov	r0, r5
 80065d4:	4621      	mov	r1, r4
 80065d6:	f7ff ff5d 	bl	8006494 <__sflush_r>
 80065da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065dc:	07da      	lsls	r2, r3, #31
 80065de:	4605      	mov	r5, r0
 80065e0:	d4e4      	bmi.n	80065ac <_fflush_r+0xc>
 80065e2:	89a3      	ldrh	r3, [r4, #12]
 80065e4:	059b      	lsls	r3, r3, #22
 80065e6:	d4e1      	bmi.n	80065ac <_fflush_r+0xc>
 80065e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065ea:	f7ff fe59 	bl	80062a0 <__retarget_lock_release_recursive>
 80065ee:	e7dd      	b.n	80065ac <_fflush_r+0xc>

080065f0 <__swhatbuf_r>:
 80065f0:	b570      	push	{r4, r5, r6, lr}
 80065f2:	460c      	mov	r4, r1
 80065f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065f8:	2900      	cmp	r1, #0
 80065fa:	b096      	sub	sp, #88	; 0x58
 80065fc:	4615      	mov	r5, r2
 80065fe:	461e      	mov	r6, r3
 8006600:	da0d      	bge.n	800661e <__swhatbuf_r+0x2e>
 8006602:	89a3      	ldrh	r3, [r4, #12]
 8006604:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006608:	f04f 0100 	mov.w	r1, #0
 800660c:	bf0c      	ite	eq
 800660e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006612:	2340      	movne	r3, #64	; 0x40
 8006614:	2000      	movs	r0, #0
 8006616:	6031      	str	r1, [r6, #0]
 8006618:	602b      	str	r3, [r5, #0]
 800661a:	b016      	add	sp, #88	; 0x58
 800661c:	bd70      	pop	{r4, r5, r6, pc}
 800661e:	466a      	mov	r2, sp
 8006620:	f000 f87c 	bl	800671c <_fstat_r>
 8006624:	2800      	cmp	r0, #0
 8006626:	dbec      	blt.n	8006602 <__swhatbuf_r+0x12>
 8006628:	9901      	ldr	r1, [sp, #4]
 800662a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800662e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006632:	4259      	negs	r1, r3
 8006634:	4159      	adcs	r1, r3
 8006636:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800663a:	e7eb      	b.n	8006614 <__swhatbuf_r+0x24>

0800663c <__smakebuf_r>:
 800663c:	898b      	ldrh	r3, [r1, #12]
 800663e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006640:	079d      	lsls	r5, r3, #30
 8006642:	4606      	mov	r6, r0
 8006644:	460c      	mov	r4, r1
 8006646:	d507      	bpl.n	8006658 <__smakebuf_r+0x1c>
 8006648:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800664c:	6023      	str	r3, [r4, #0]
 800664e:	6123      	str	r3, [r4, #16]
 8006650:	2301      	movs	r3, #1
 8006652:	6163      	str	r3, [r4, #20]
 8006654:	b002      	add	sp, #8
 8006656:	bd70      	pop	{r4, r5, r6, pc}
 8006658:	ab01      	add	r3, sp, #4
 800665a:	466a      	mov	r2, sp
 800665c:	f7ff ffc8 	bl	80065f0 <__swhatbuf_r>
 8006660:	9900      	ldr	r1, [sp, #0]
 8006662:	4605      	mov	r5, r0
 8006664:	4630      	mov	r0, r6
 8006666:	f7ff fe89 	bl	800637c <_malloc_r>
 800666a:	b948      	cbnz	r0, 8006680 <__smakebuf_r+0x44>
 800666c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006670:	059a      	lsls	r2, r3, #22
 8006672:	d4ef      	bmi.n	8006654 <__smakebuf_r+0x18>
 8006674:	f023 0303 	bic.w	r3, r3, #3
 8006678:	f043 0302 	orr.w	r3, r3, #2
 800667c:	81a3      	strh	r3, [r4, #12]
 800667e:	e7e3      	b.n	8006648 <__smakebuf_r+0xc>
 8006680:	89a3      	ldrh	r3, [r4, #12]
 8006682:	6020      	str	r0, [r4, #0]
 8006684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006688:	81a3      	strh	r3, [r4, #12]
 800668a:	9b00      	ldr	r3, [sp, #0]
 800668c:	6163      	str	r3, [r4, #20]
 800668e:	9b01      	ldr	r3, [sp, #4]
 8006690:	6120      	str	r0, [r4, #16]
 8006692:	b15b      	cbz	r3, 80066ac <__smakebuf_r+0x70>
 8006694:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006698:	4630      	mov	r0, r6
 800669a:	f000 f851 	bl	8006740 <_isatty_r>
 800669e:	b128      	cbz	r0, 80066ac <__smakebuf_r+0x70>
 80066a0:	89a3      	ldrh	r3, [r4, #12]
 80066a2:	f023 0303 	bic.w	r3, r3, #3
 80066a6:	f043 0301 	orr.w	r3, r3, #1
 80066aa:	81a3      	strh	r3, [r4, #12]
 80066ac:	89a3      	ldrh	r3, [r4, #12]
 80066ae:	431d      	orrs	r5, r3
 80066b0:	81a5      	strh	r5, [r4, #12]
 80066b2:	e7cf      	b.n	8006654 <__smakebuf_r+0x18>

080066b4 <_putc_r>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	460d      	mov	r5, r1
 80066b8:	4614      	mov	r4, r2
 80066ba:	4606      	mov	r6, r0
 80066bc:	b118      	cbz	r0, 80066c6 <_putc_r+0x12>
 80066be:	6a03      	ldr	r3, [r0, #32]
 80066c0:	b90b      	cbnz	r3, 80066c6 <_putc_r+0x12>
 80066c2:	f7ff fc01 	bl	8005ec8 <__sinit>
 80066c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066c8:	07d8      	lsls	r0, r3, #31
 80066ca:	d405      	bmi.n	80066d8 <_putc_r+0x24>
 80066cc:	89a3      	ldrh	r3, [r4, #12]
 80066ce:	0599      	lsls	r1, r3, #22
 80066d0:	d402      	bmi.n	80066d8 <_putc_r+0x24>
 80066d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066d4:	f7ff fde3 	bl	800629e <__retarget_lock_acquire_recursive>
 80066d8:	68a3      	ldr	r3, [r4, #8]
 80066da:	3b01      	subs	r3, #1
 80066dc:	2b00      	cmp	r3, #0
 80066de:	60a3      	str	r3, [r4, #8]
 80066e0:	da05      	bge.n	80066ee <_putc_r+0x3a>
 80066e2:	69a2      	ldr	r2, [r4, #24]
 80066e4:	4293      	cmp	r3, r2
 80066e6:	db12      	blt.n	800670e <_putc_r+0x5a>
 80066e8:	b2eb      	uxtb	r3, r5
 80066ea:	2b0a      	cmp	r3, #10
 80066ec:	d00f      	beq.n	800670e <_putc_r+0x5a>
 80066ee:	6823      	ldr	r3, [r4, #0]
 80066f0:	1c5a      	adds	r2, r3, #1
 80066f2:	6022      	str	r2, [r4, #0]
 80066f4:	701d      	strb	r5, [r3, #0]
 80066f6:	b2ed      	uxtb	r5, r5
 80066f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066fa:	07da      	lsls	r2, r3, #31
 80066fc:	d405      	bmi.n	800670a <_putc_r+0x56>
 80066fe:	89a3      	ldrh	r3, [r4, #12]
 8006700:	059b      	lsls	r3, r3, #22
 8006702:	d402      	bmi.n	800670a <_putc_r+0x56>
 8006704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006706:	f7ff fdcb 	bl	80062a0 <__retarget_lock_release_recursive>
 800670a:	4628      	mov	r0, r5
 800670c:	bd70      	pop	{r4, r5, r6, pc}
 800670e:	4629      	mov	r1, r5
 8006710:	4622      	mov	r2, r4
 8006712:	4630      	mov	r0, r6
 8006714:	f7ff fcb5 	bl	8006082 <__swbuf_r>
 8006718:	4605      	mov	r5, r0
 800671a:	e7ed      	b.n	80066f8 <_putc_r+0x44>

0800671c <_fstat_r>:
 800671c:	b538      	push	{r3, r4, r5, lr}
 800671e:	4d07      	ldr	r5, [pc, #28]	; (800673c <_fstat_r+0x20>)
 8006720:	2300      	movs	r3, #0
 8006722:	4604      	mov	r4, r0
 8006724:	4608      	mov	r0, r1
 8006726:	4611      	mov	r1, r2
 8006728:	602b      	str	r3, [r5, #0]
 800672a:	f7fa fa28 	bl	8000b7e <_fstat>
 800672e:	1c43      	adds	r3, r0, #1
 8006730:	d102      	bne.n	8006738 <_fstat_r+0x1c>
 8006732:	682b      	ldr	r3, [r5, #0]
 8006734:	b103      	cbz	r3, 8006738 <_fstat_r+0x1c>
 8006736:	6023      	str	r3, [r4, #0]
 8006738:	bd38      	pop	{r3, r4, r5, pc}
 800673a:	bf00      	nop
 800673c:	2000041c 	.word	0x2000041c

08006740 <_isatty_r>:
 8006740:	b538      	push	{r3, r4, r5, lr}
 8006742:	4d06      	ldr	r5, [pc, #24]	; (800675c <_isatty_r+0x1c>)
 8006744:	2300      	movs	r3, #0
 8006746:	4604      	mov	r4, r0
 8006748:	4608      	mov	r0, r1
 800674a:	602b      	str	r3, [r5, #0]
 800674c:	f7fa fa27 	bl	8000b9e <_isatty>
 8006750:	1c43      	adds	r3, r0, #1
 8006752:	d102      	bne.n	800675a <_isatty_r+0x1a>
 8006754:	682b      	ldr	r3, [r5, #0]
 8006756:	b103      	cbz	r3, 800675a <_isatty_r+0x1a>
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	bd38      	pop	{r3, r4, r5, pc}
 800675c:	2000041c 	.word	0x2000041c

08006760 <_sbrk_r>:
 8006760:	b538      	push	{r3, r4, r5, lr}
 8006762:	4d06      	ldr	r5, [pc, #24]	; (800677c <_sbrk_r+0x1c>)
 8006764:	2300      	movs	r3, #0
 8006766:	4604      	mov	r4, r0
 8006768:	4608      	mov	r0, r1
 800676a:	602b      	str	r3, [r5, #0]
 800676c:	f7fa fa30 	bl	8000bd0 <_sbrk>
 8006770:	1c43      	adds	r3, r0, #1
 8006772:	d102      	bne.n	800677a <_sbrk_r+0x1a>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	b103      	cbz	r3, 800677a <_sbrk_r+0x1a>
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	bd38      	pop	{r3, r4, r5, pc}
 800677c:	2000041c 	.word	0x2000041c

08006780 <_init>:
 8006780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006782:	bf00      	nop
 8006784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006786:	bc08      	pop	{r3}
 8006788:	469e      	mov	lr, r3
 800678a:	4770      	bx	lr

0800678c <_fini>:
 800678c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800678e:	bf00      	nop
 8006790:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006792:	bc08      	pop	{r3}
 8006794:	469e      	mov	lr, r3
 8006796:	4770      	bx	lr
