
001_Hello_World.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000689c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  08006a2c  08006a2c  00016a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006be0  08006be0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006be0  08006be0  00016be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006be8  08006be8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006be8  08006be8  00016be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006bec  08006bec  00016bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006bf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          000144a4  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001451c  2001451c  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019b4a  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033a0  00000000  00000000  00039bf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001350  00000000  00000000  0003cf98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011c8  00000000  00000000  0003e2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024341  00000000  00000000  0003f4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014d73  00000000  00000000  000637f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d869d  00000000  00000000  00078564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00150c01  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000056dc  00000000  00000000  00150c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006a14 	.word	0x08006a14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08006a14 	.word	0x08006a14

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20014464 	.word	0x20014464

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96e 	b.w	8000558 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468c      	mov	ip, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	f040 8083 	bne.w	80003aa <__udivmoddi4+0x116>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d947      	bls.n	800033a <__udivmoddi4+0xa6>
 80002aa:	fab2 f282 	clz	r2, r2
 80002ae:	b142      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002b0:	f1c2 0020 	rsb	r0, r2, #32
 80002b4:	fa24 f000 	lsr.w	r0, r4, r0
 80002b8:	4091      	lsls	r1, r2
 80002ba:	4097      	lsls	r7, r2
 80002bc:	ea40 0c01 	orr.w	ip, r0, r1
 80002c0:	4094      	lsls	r4, r2
 80002c2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fbbc f6f8 	udiv	r6, ip, r8
 80002cc:	fa1f fe87 	uxth.w	lr, r7
 80002d0:	fb08 c116 	mls	r1, r8, r6, ip
 80002d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d8:	fb06 f10e 	mul.w	r1, r6, lr
 80002dc:	4299      	cmp	r1, r3
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x60>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002e6:	f080 8119 	bcs.w	800051c <__udivmoddi4+0x288>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 8116 	bls.w	800051c <__udivmoddi4+0x288>
 80002f0:	3e02      	subs	r6, #2
 80002f2:	443b      	add	r3, r7
 80002f4:	1a5b      	subs	r3, r3, r1
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002fc:	fb08 3310 	mls	r3, r8, r0, r3
 8000300:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000304:	fb00 fe0e 	mul.w	lr, r0, lr
 8000308:	45a6      	cmp	lr, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x8c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	f080 8105 	bcs.w	8000520 <__udivmoddi4+0x28c>
 8000316:	45a6      	cmp	lr, r4
 8000318:	f240 8102 	bls.w	8000520 <__udivmoddi4+0x28c>
 800031c:	3802      	subs	r0, #2
 800031e:	443c      	add	r4, r7
 8000320:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000324:	eba4 040e 	sub.w	r4, r4, lr
 8000328:	2600      	movs	r6, #0
 800032a:	b11d      	cbz	r5, 8000334 <__udivmoddi4+0xa0>
 800032c:	40d4      	lsrs	r4, r2
 800032e:	2300      	movs	r3, #0
 8000330:	e9c5 4300 	strd	r4, r3, [r5]
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	b902      	cbnz	r2, 800033e <__udivmoddi4+0xaa>
 800033c:	deff      	udf	#255	; 0xff
 800033e:	fab2 f282 	clz	r2, r2
 8000342:	2a00      	cmp	r2, #0
 8000344:	d150      	bne.n	80003e8 <__udivmoddi4+0x154>
 8000346:	1bcb      	subs	r3, r1, r7
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f f887 	uxth.w	r8, r7
 8000350:	2601      	movs	r6, #1
 8000352:	fbb3 fcfe 	udiv	ip, r3, lr
 8000356:	0c21      	lsrs	r1, r4, #16
 8000358:	fb0e 331c 	mls	r3, lr, ip, r3
 800035c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000360:	fb08 f30c 	mul.w	r3, r8, ip
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xe4>
 8000368:	1879      	adds	r1, r7, r1
 800036a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0xe2>
 8000370:	428b      	cmp	r3, r1
 8000372:	f200 80e9 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 8000376:	4684      	mov	ip, r0
 8000378:	1ac9      	subs	r1, r1, r3
 800037a:	b2a3      	uxth	r3, r4
 800037c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000380:	fb0e 1110 	mls	r1, lr, r0, r1
 8000384:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000388:	fb08 f800 	mul.w	r8, r8, r0
 800038c:	45a0      	cmp	r8, r4
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x10c>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 33ff 	add.w	r3, r0, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x10a>
 8000398:	45a0      	cmp	r8, r4
 800039a:	f200 80d9 	bhi.w	8000550 <__udivmoddi4+0x2bc>
 800039e:	4618      	mov	r0, r3
 80003a0:	eba4 0408 	sub.w	r4, r4, r8
 80003a4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003a8:	e7bf      	b.n	800032a <__udivmoddi4+0x96>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0x12e>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80b1 	beq.w	8000516 <__udivmoddi4+0x282>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x1cc>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0x140>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80b8 	bhi.w	8000544 <__udivmoddi4+0x2b0>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0103 	sbc.w	r1, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	468c      	mov	ip, r1
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0a8      	beq.n	8000334 <__udivmoddi4+0xa0>
 80003e2:	e9c5 4c00 	strd	r4, ip, [r5]
 80003e6:	e7a5      	b.n	8000334 <__udivmoddi4+0xa0>
 80003e8:	f1c2 0320 	rsb	r3, r2, #32
 80003ec:	fa20 f603 	lsr.w	r6, r0, r3
 80003f0:	4097      	lsls	r7, r2
 80003f2:	fa01 f002 	lsl.w	r0, r1, r2
 80003f6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fa:	40d9      	lsrs	r1, r3
 80003fc:	4330      	orrs	r0, r6
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	fbb1 f6fe 	udiv	r6, r1, lr
 8000404:	fa1f f887 	uxth.w	r8, r7
 8000408:	fb0e 1116 	mls	r1, lr, r6, r1
 800040c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000410:	fb06 f108 	mul.w	r1, r6, r8
 8000414:	4299      	cmp	r1, r3
 8000416:	fa04 f402 	lsl.w	r4, r4, r2
 800041a:	d909      	bls.n	8000430 <__udivmoddi4+0x19c>
 800041c:	18fb      	adds	r3, r7, r3
 800041e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000422:	f080 808d 	bcs.w	8000540 <__udivmoddi4+0x2ac>
 8000426:	4299      	cmp	r1, r3
 8000428:	f240 808a 	bls.w	8000540 <__udivmoddi4+0x2ac>
 800042c:	3e02      	subs	r6, #2
 800042e:	443b      	add	r3, r7
 8000430:	1a5b      	subs	r3, r3, r1
 8000432:	b281      	uxth	r1, r0
 8000434:	fbb3 f0fe 	udiv	r0, r3, lr
 8000438:	fb0e 3310 	mls	r3, lr, r0, r3
 800043c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000440:	fb00 f308 	mul.w	r3, r0, r8
 8000444:	428b      	cmp	r3, r1
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x1c4>
 8000448:	1879      	adds	r1, r7, r1
 800044a:	f100 3cff 	add.w	ip, r0, #4294967295
 800044e:	d273      	bcs.n	8000538 <__udivmoddi4+0x2a4>
 8000450:	428b      	cmp	r3, r1
 8000452:	d971      	bls.n	8000538 <__udivmoddi4+0x2a4>
 8000454:	3802      	subs	r0, #2
 8000456:	4439      	add	r1, r7
 8000458:	1acb      	subs	r3, r1, r3
 800045a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800045e:	e778      	b.n	8000352 <__udivmoddi4+0xbe>
 8000460:	f1c6 0c20 	rsb	ip, r6, #32
 8000464:	fa03 f406 	lsl.w	r4, r3, r6
 8000468:	fa22 f30c 	lsr.w	r3, r2, ip
 800046c:	431c      	orrs	r4, r3
 800046e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800047a:	fa21 f10c 	lsr.w	r1, r1, ip
 800047e:	431f      	orrs	r7, r3
 8000480:	0c3b      	lsrs	r3, r7, #16
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fa1f f884 	uxth.w	r8, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000492:	fb09 fa08 	mul.w	sl, r9, r8
 8000496:	458a      	cmp	sl, r1
 8000498:	fa02 f206 	lsl.w	r2, r2, r6
 800049c:	fa00 f306 	lsl.w	r3, r0, r6
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x220>
 80004a2:	1861      	adds	r1, r4, r1
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a8:	d248      	bcs.n	800053c <__udivmoddi4+0x2a8>
 80004aa:	458a      	cmp	sl, r1
 80004ac:	d946      	bls.n	800053c <__udivmoddi4+0x2a8>
 80004ae:	f1a9 0902 	sub.w	r9, r9, #2
 80004b2:	4421      	add	r1, r4
 80004b4:	eba1 010a 	sub.w	r1, r1, sl
 80004b8:	b2bf      	uxth	r7, r7
 80004ba:	fbb1 f0fe 	udiv	r0, r1, lr
 80004be:	fb0e 1110 	mls	r1, lr, r0, r1
 80004c2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004c6:	fb00 f808 	mul.w	r8, r0, r8
 80004ca:	45b8      	cmp	r8, r7
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x24a>
 80004ce:	19e7      	adds	r7, r4, r7
 80004d0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004d4:	d22e      	bcs.n	8000534 <__udivmoddi4+0x2a0>
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d92c      	bls.n	8000534 <__udivmoddi4+0x2a0>
 80004da:	3802      	subs	r0, #2
 80004dc:	4427      	add	r7, r4
 80004de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e2:	eba7 0708 	sub.w	r7, r7, r8
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	454f      	cmp	r7, r9
 80004ec:	46c6      	mov	lr, r8
 80004ee:	4649      	mov	r1, r9
 80004f0:	d31a      	bcc.n	8000528 <__udivmoddi4+0x294>
 80004f2:	d017      	beq.n	8000524 <__udivmoddi4+0x290>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x27a>
 80004f6:	ebb3 020e 	subs.w	r2, r3, lr
 80004fa:	eb67 0701 	sbc.w	r7, r7, r1
 80004fe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000502:	40f2      	lsrs	r2, r6
 8000504:	ea4c 0202 	orr.w	r2, ip, r2
 8000508:	40f7      	lsrs	r7, r6
 800050a:	e9c5 2700 	strd	r2, r7, [r5]
 800050e:	2600      	movs	r6, #0
 8000510:	4631      	mov	r1, r6
 8000512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000516:	462e      	mov	r6, r5
 8000518:	4628      	mov	r0, r5
 800051a:	e70b      	b.n	8000334 <__udivmoddi4+0xa0>
 800051c:	4606      	mov	r6, r0
 800051e:	e6e9      	b.n	80002f4 <__udivmoddi4+0x60>
 8000520:	4618      	mov	r0, r3
 8000522:	e6fd      	b.n	8000320 <__udivmoddi4+0x8c>
 8000524:	4543      	cmp	r3, r8
 8000526:	d2e5      	bcs.n	80004f4 <__udivmoddi4+0x260>
 8000528:	ebb8 0e02 	subs.w	lr, r8, r2
 800052c:	eb69 0104 	sbc.w	r1, r9, r4
 8000530:	3801      	subs	r0, #1
 8000532:	e7df      	b.n	80004f4 <__udivmoddi4+0x260>
 8000534:	4608      	mov	r0, r1
 8000536:	e7d2      	b.n	80004de <__udivmoddi4+0x24a>
 8000538:	4660      	mov	r0, ip
 800053a:	e78d      	b.n	8000458 <__udivmoddi4+0x1c4>
 800053c:	4681      	mov	r9, r0
 800053e:	e7b9      	b.n	80004b4 <__udivmoddi4+0x220>
 8000540:	4666      	mov	r6, ip
 8000542:	e775      	b.n	8000430 <__udivmoddi4+0x19c>
 8000544:	4630      	mov	r0, r6
 8000546:	e74a      	b.n	80003de <__udivmoddi4+0x14a>
 8000548:	f1ac 0c02 	sub.w	ip, ip, #2
 800054c:	4439      	add	r1, r7
 800054e:	e713      	b.n	8000378 <__udivmoddi4+0xe4>
 8000550:	3802      	subs	r0, #2
 8000552:	443c      	add	r4, r7
 8000554:	e724      	b.n	80003a0 <__udivmoddi4+0x10c>
 8000556:	bf00      	nop

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b088      	sub	sp, #32
 8000560:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000562:	f000 fa05 	bl	8000970 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000566:	f000 f84f 	bl	8000608 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  DWT_CTRL |= (1 << 0);
 800056a:	4b20      	ldr	r3, [pc, #128]	; (80005ec <main+0x90>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a1f      	ldr	r2, [pc, #124]	; (80005ec <main+0x90>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 8000576:	f003 fefd 	bl	8004374 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 800057a:	f004 ff63 	bl	8005444 <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello world from Task-1", 2, &task1_handle);
 800057e:	f107 0308 	add.w	r3, r7, #8
 8000582:	9301      	str	r3, [sp, #4]
 8000584:	2302      	movs	r3, #2
 8000586:	9300      	str	r3, [sp, #0]
 8000588:	4b19      	ldr	r3, [pc, #100]	; (80005f0 <main+0x94>)
 800058a:	22c8      	movs	r2, #200	; 0xc8
 800058c:	4919      	ldr	r1, [pc, #100]	; (80005f4 <main+0x98>)
 800058e:	481a      	ldr	r0, [pc, #104]	; (80005f8 <main+0x9c>)
 8000590:	f002 f834 	bl	80025fc <xTaskCreate>
 8000594:	6178      	str	r0, [r7, #20]

  /* Check the Task status, if failed, stay in infinite loop*/
  configASSERT(status == pdPASS);
 8000596:	697b      	ldr	r3, [r7, #20]
 8000598:	2b01      	cmp	r3, #1
 800059a:	d00a      	beq.n	80005b2 <main+0x56>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800059c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a0:	f383 8811 	msr	BASEPRI, r3
 80005a4:	f3bf 8f6f 	isb	sy
 80005a8:	f3bf 8f4f 	dsb	sy
 80005ac:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005ae:	bf00      	nop
 80005b0:	e7fe      	b.n	80005b0 <main+0x54>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello world from Task-2", 2, &task2_handle);
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	9301      	str	r3, [sp, #4]
 80005b6:	2302      	movs	r3, #2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	4b10      	ldr	r3, [pc, #64]	; (80005fc <main+0xa0>)
 80005bc:	22c8      	movs	r2, #200	; 0xc8
 80005be:	4910      	ldr	r1, [pc, #64]	; (8000600 <main+0xa4>)
 80005c0:	4810      	ldr	r0, [pc, #64]	; (8000604 <main+0xa8>)
 80005c2:	f002 f81b 	bl	80025fc <xTaskCreate>
 80005c6:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d00a      	beq.n	80005e4 <main+0x88>
        __asm volatile
 80005ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005d2:	f383 8811 	msr	BASEPRI, r3
 80005d6:	f3bf 8f6f 	isb	sy
 80005da:	f3bf 8f4f 	dsb	sy
 80005de:	60fb      	str	r3, [r7, #12]
    }
 80005e0:	bf00      	nop
 80005e2:	e7fe      	b.n	80005e2 <main+0x86>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 80005e4:	f002 f96e 	bl	80028c4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005e8:	e7fe      	b.n	80005e8 <main+0x8c>
 80005ea:	bf00      	nop
 80005ec:	e0001000 	.word	0xe0001000
 80005f0:	08006a2c 	.word	0x08006a2c
 80005f4:	08006a44 	.word	0x08006a44
 80005f8:	080006c5 	.word	0x080006c5
 80005fc:	08006a4c 	.word	0x08006a4c
 8000600:	08006a64 	.word	0x08006a64
 8000604:	080006d5 	.word	0x080006d5

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b094      	sub	sp, #80	; 0x50
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 0320 	add.w	r3, r7, #32
 8000612:	2230      	movs	r2, #48	; 0x30
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f005 fd32 	bl	8006080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800062c:	2300      	movs	r3, #0
 800062e:	60bb      	str	r3, [r7, #8]
 8000630:	4b22      	ldr	r3, [pc, #136]	; (80006bc <SystemClock_Config+0xb4>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	4a21      	ldr	r2, [pc, #132]	; (80006bc <SystemClock_Config+0xb4>)
 8000636:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800063a:	6413      	str	r3, [r2, #64]	; 0x40
 800063c:	4b1f      	ldr	r3, [pc, #124]	; (80006bc <SystemClock_Config+0xb4>)
 800063e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000640:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000644:	60bb      	str	r3, [r7, #8]
 8000646:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000648:	2300      	movs	r3, #0
 800064a:	607b      	str	r3, [r7, #4]
 800064c:	4b1c      	ldr	r3, [pc, #112]	; (80006c0 <SystemClock_Config+0xb8>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4a1b      	ldr	r2, [pc, #108]	; (80006c0 <SystemClock_Config+0xb8>)
 8000652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000656:	6013      	str	r3, [r2, #0]
 8000658:	4b19      	ldr	r3, [pc, #100]	; (80006c0 <SystemClock_Config+0xb8>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000664:	2302      	movs	r3, #2
 8000666:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000668:	2301      	movs	r3, #1
 800066a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800066c:	2310      	movs	r3, #16
 800066e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000670:	2300      	movs	r3, #0
 8000672:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000674:	f107 0320 	add.w	r3, r7, #32
 8000678:	4618      	mov	r0, r3
 800067a:	f000 fa9d 	bl	8000bb8 <HAL_RCC_OscConfig>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000684:	f000 f840 	bl	8000708 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000688:	230f      	movs	r3, #15
 800068a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800068c:	2300      	movs	r3, #0
 800068e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000690:	2300      	movs	r3, #0
 8000692:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800069c:	f107 030c 	add.w	r3, r7, #12
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fd00 	bl	80010a8 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006ae:	f000 f82b 	bl	8000708 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	; 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void *parameters){
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
	while(1){
		printf("%s\n", (char*)parameters);
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f005 fd4d 	bl	800616c <puts>
 80006d2:	e7fb      	b.n	80006cc <task1_handler+0x8>

080006d4 <task2_handler>:
//		taskYIELD();
	}
}
static void task2_handler(void *parameters){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	while(1){
		printf("%s\n", (char*)parameters);
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f005 fd45 	bl	800616c <puts>
 80006e2:	e7fb      	b.n	80006dc <task2_handler+0x8>

080006e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a04      	ldr	r2, [pc, #16]	; (8000704 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80006f2:	4293      	cmp	r3, r2
 80006f4:	d101      	bne.n	80006fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80006f6:	f000 f95d 	bl	80009b4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006fa:	bf00      	nop
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40001000 	.word	0x40001000

08000708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070c:	b672      	cpsid	i
}
 800070e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000710:	e7fe      	b.n	8000710 <Error_Handler+0x8>
	...

08000714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	4b10      	ldr	r3, [pc, #64]	; (8000760 <HAL_MspInit+0x4c>)
 8000720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000722:	4a0f      	ldr	r2, [pc, #60]	; (8000760 <HAL_MspInit+0x4c>)
 8000724:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000728:	6453      	str	r3, [r2, #68]	; 0x44
 800072a:	4b0d      	ldr	r3, [pc, #52]	; (8000760 <HAL_MspInit+0x4c>)
 800072c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800072e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <HAL_MspInit+0x4c>)
 800073c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800073e:	4a08      	ldr	r2, [pc, #32]	; (8000760 <HAL_MspInit+0x4c>)
 8000740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000744:	6413      	str	r3, [r2, #64]	; 0x40
 8000746:	4b06      	ldr	r3, [pc, #24]	; (8000760 <HAL_MspInit+0x4c>)
 8000748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000752:	f003 fa59 	bl	8003c08 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800

08000764 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b08c      	sub	sp, #48	; 0x30
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000770:	2300      	movs	r3, #0
 8000772:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	2036      	movs	r0, #54	; 0x36
 800077a:	f000 f9f3 	bl	8000b64 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800077e:	2036      	movs	r0, #54	; 0x36
 8000780:	f000 fa0c 	bl	8000b9c <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000784:	2300      	movs	r3, #0
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	4b1e      	ldr	r3, [pc, #120]	; (8000804 <HAL_InitTick+0xa0>)
 800078a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800078c:	4a1d      	ldr	r2, [pc, #116]	; (8000804 <HAL_InitTick+0xa0>)
 800078e:	f043 0310 	orr.w	r3, r3, #16
 8000792:	6413      	str	r3, [r2, #64]	; 0x40
 8000794:	4b1b      	ldr	r3, [pc, #108]	; (8000804 <HAL_InitTick+0xa0>)
 8000796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000798:	f003 0310 	and.w	r3, r3, #16
 800079c:	60fb      	str	r3, [r7, #12]
 800079e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80007a0:	f107 0210 	add.w	r2, r7, #16
 80007a4:	f107 0314 	add.w	r3, r7, #20
 80007a8:	4611      	mov	r1, r2
 80007aa:	4618      	mov	r0, r3
 80007ac:	f000 fe38 	bl	8001420 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80007b0:	f000 fe22 	bl	80013f8 <HAL_RCC_GetPCLK1Freq>
 80007b4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80007b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007b8:	4a13      	ldr	r2, [pc, #76]	; (8000808 <HAL_InitTick+0xa4>)
 80007ba:	fba2 2303 	umull	r2, r3, r2, r3
 80007be:	0c9b      	lsrs	r3, r3, #18
 80007c0:	3b01      	subs	r3, #1
 80007c2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80007c4:	4b11      	ldr	r3, [pc, #68]	; (800080c <HAL_InitTick+0xa8>)
 80007c6:	4a12      	ldr	r2, [pc, #72]	; (8000810 <HAL_InitTick+0xac>)
 80007c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80007ca:	4b10      	ldr	r3, [pc, #64]	; (800080c <HAL_InitTick+0xa8>)
 80007cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80007d0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80007d2:	4a0e      	ldr	r2, [pc, #56]	; (800080c <HAL_InitTick+0xa8>)
 80007d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007d6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	; (800080c <HAL_InitTick+0xa8>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <HAL_InitTick+0xa8>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80007e4:	4809      	ldr	r0, [pc, #36]	; (800080c <HAL_InitTick+0xa8>)
 80007e6:	f000 fe4d 	bl	8001484 <HAL_TIM_Base_Init>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d104      	bne.n	80007fa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80007f0:	4806      	ldr	r0, [pc, #24]	; (800080c <HAL_InitTick+0xa8>)
 80007f2:	f000 fea1 	bl	8001538 <HAL_TIM_Base_Start_IT>
 80007f6:	4603      	mov	r3, r0
 80007f8:	e000      	b.n	80007fc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3730      	adds	r7, #48	; 0x30
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40023800 	.word	0x40023800
 8000808:	431bde83 	.word	0x431bde83
 800080c:	200143d8 	.word	0x200143d8
 8000810:	40001000 	.word	0x40001000

08000814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000818:	e7fe      	b.n	8000818 <NMI_Handler+0x4>

0800081a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800081e:	e7fe      	b.n	800081e <HardFault_Handler+0x4>

08000820 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000824:	e7fe      	b.n	8000824 <MemManage_Handler+0x4>

08000826 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000826:	b480      	push	{r7}
 8000828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800082a:	e7fe      	b.n	800082a <BusFault_Handler+0x4>

0800082c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <UsageFault_Handler+0x4>

08000832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000832:	b480      	push	{r7}
 8000834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000836:	bf00      	nop
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr

08000840 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000844:	4802      	ldr	r0, [pc, #8]	; (8000850 <TIM6_DAC_IRQHandler+0x10>)
 8000846:	f000 fee7 	bl	8001618 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	200143d8 	.word	0x200143d8

08000854 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
 8000864:	e00a      	b.n	800087c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000866:	f3af 8000 	nop.w
 800086a:	4601      	mov	r1, r0
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	1c5a      	adds	r2, r3, #1
 8000870:	60ba      	str	r2, [r7, #8]
 8000872:	b2ca      	uxtb	r2, r1
 8000874:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	3301      	adds	r3, #1
 800087a:	617b      	str	r3, [r7, #20]
 800087c:	697a      	ldr	r2, [r7, #20]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	429a      	cmp	r2, r3
 8000882:	dbf0      	blt.n	8000866 <_read+0x12>
	}

return len;
 8000884:	687b      	ldr	r3, [r7, #4]
}
 8000886:	4618      	mov	r0, r3
 8000888:	3718      	adds	r7, #24
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}

0800088e <_close>:
	}
	return len;
}

int _close(int file)
{
 800088e:	b480      	push	{r7}
 8000890:	b083      	sub	sp, #12
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
	return -1;
 8000896:	f04f 33ff 	mov.w	r3, #4294967295
}
 800089a:	4618      	mov	r0, r3
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr

080008a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008a6:	b480      	push	{r7}
 80008a8:	b083      	sub	sp, #12
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
 80008ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008b6:	605a      	str	r2, [r3, #4]
	return 0;
 80008b8:	2300      	movs	r3, #0
}
 80008ba:	4618      	mov	r0, r3
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr

080008c6 <_isatty>:

int _isatty(int file)
{
 80008c6:	b480      	push	{r7}
 80008c8:	b083      	sub	sp, #12
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	6078      	str	r0, [r7, #4]
	return 1;
 80008ce:	2301      	movs	r3, #1
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008da:	4770      	bx	lr

080008dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
	return 0;
 80008e8:	2300      	movs	r3, #0
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3714      	adds	r7, #20
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
	...

080008f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <SystemInit+0x20>)
 80008fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000902:	4a05      	ldr	r2, [pc, #20]	; (8000918 <SystemInit+0x20>)
 8000904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000908:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800091c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000954 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000920:	480d      	ldr	r0, [pc, #52]	; (8000958 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000922:	490e      	ldr	r1, [pc, #56]	; (800095c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000924:	4a0e      	ldr	r2, [pc, #56]	; (8000960 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a0b      	ldr	r2, [pc, #44]	; (8000964 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000938:	4c0b      	ldr	r4, [pc, #44]	; (8000968 <LoopFillZerobss+0x26>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000946:	f7ff ffd7 	bl	80008f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800094a:	f005 fb59 	bl	8006000 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800094e:	f7ff fe05 	bl	800055c <main>
  bx  lr    
 8000952:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000954:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800095c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000960:	08006bf0 	.word	0x08006bf0
  ldr r2, =_sbss
 8000964:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000968:	2001451c 	.word	0x2001451c

0800096c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800096c:	e7fe      	b.n	800096c <ADC_IRQHandler>
	...

08000970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000974:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <HAL_Init+0x40>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a0d      	ldr	r2, [pc, #52]	; (80009b0 <HAL_Init+0x40>)
 800097a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800097e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000980:	4b0b      	ldr	r3, [pc, #44]	; (80009b0 <HAL_Init+0x40>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a0a      	ldr	r2, [pc, #40]	; (80009b0 <HAL_Init+0x40>)
 8000986:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800098a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800098c:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <HAL_Init+0x40>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a07      	ldr	r2, [pc, #28]	; (80009b0 <HAL_Init+0x40>)
 8000992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000996:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000998:	2003      	movs	r0, #3
 800099a:	f000 f8d8 	bl	8000b4e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800099e:	200f      	movs	r0, #15
 80009a0:	f7ff fee0 	bl	8000764 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009a4:	f7ff feb6 	bl	8000714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a8:	2300      	movs	r3, #0
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	40023c00 	.word	0x40023c00

080009b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009b8:	4b06      	ldr	r3, [pc, #24]	; (80009d4 <HAL_IncTick+0x20>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	461a      	mov	r2, r3
 80009be:	4b06      	ldr	r3, [pc, #24]	; (80009d8 <HAL_IncTick+0x24>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4413      	add	r3, r2
 80009c4:	4a04      	ldr	r2, [pc, #16]	; (80009d8 <HAL_IncTick+0x24>)
 80009c6:	6013      	str	r3, [r2, #0]
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop
 80009d4:	20000008 	.word	0x20000008
 80009d8:	20014420 	.word	0x20014420

080009dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  return uwTick;
 80009e0:	4b03      	ldr	r3, [pc, #12]	; (80009f0 <HAL_GetTick+0x14>)
 80009e2:	681b      	ldr	r3, [r3, #0]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	20014420 	.word	0x20014420

080009f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	f003 0307 	and.w	r3, r3, #7
 8000a02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <__NVIC_SetPriorityGrouping+0x44>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a0a:	68ba      	ldr	r2, [r7, #8]
 8000a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a10:	4013      	ands	r3, r2
 8000a12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a26:	4a04      	ldr	r2, [pc, #16]	; (8000a38 <__NVIC_SetPriorityGrouping+0x44>)
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	60d3      	str	r3, [r2, #12]
}
 8000a2c:	bf00      	nop
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	e000ed00 	.word	0xe000ed00

08000a3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a40:	4b04      	ldr	r3, [pc, #16]	; (8000a54 <__NVIC_GetPriorityGrouping+0x18>)
 8000a42:	68db      	ldr	r3, [r3, #12]
 8000a44:	0a1b      	lsrs	r3, r3, #8
 8000a46:	f003 0307 	and.w	r3, r3, #7
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	e000ed00 	.word	0xe000ed00

08000a58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	db0b      	blt.n	8000a82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a6a:	79fb      	ldrb	r3, [r7, #7]
 8000a6c:	f003 021f 	and.w	r2, r3, #31
 8000a70:	4907      	ldr	r1, [pc, #28]	; (8000a90 <__NVIC_EnableIRQ+0x38>)
 8000a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a76:	095b      	lsrs	r3, r3, #5
 8000a78:	2001      	movs	r0, #1
 8000a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8000a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a82:	bf00      	nop
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	e000e100 	.word	0xe000e100

08000a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	6039      	str	r1, [r7, #0]
 8000a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	db0a      	blt.n	8000abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	490c      	ldr	r1, [pc, #48]	; (8000ae0 <__NVIC_SetPriority+0x4c>)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	0112      	lsls	r2, r2, #4
 8000ab4:	b2d2      	uxtb	r2, r2
 8000ab6:	440b      	add	r3, r1
 8000ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000abc:	e00a      	b.n	8000ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	4908      	ldr	r1, [pc, #32]	; (8000ae4 <__NVIC_SetPriority+0x50>)
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	f003 030f 	and.w	r3, r3, #15
 8000aca:	3b04      	subs	r3, #4
 8000acc:	0112      	lsls	r2, r2, #4
 8000ace:	b2d2      	uxtb	r2, r2
 8000ad0:	440b      	add	r3, r1
 8000ad2:	761a      	strb	r2, [r3, #24]
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	e000e100 	.word	0xe000e100
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b089      	sub	sp, #36	; 0x24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	60b9      	str	r1, [r7, #8]
 8000af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	f003 0307 	and.w	r3, r3, #7
 8000afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000afc:	69fb      	ldr	r3, [r7, #28]
 8000afe:	f1c3 0307 	rsb	r3, r3, #7
 8000b02:	2b04      	cmp	r3, #4
 8000b04:	bf28      	it	cs
 8000b06:	2304      	movcs	r3, #4
 8000b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b0a:	69fb      	ldr	r3, [r7, #28]
 8000b0c:	3304      	adds	r3, #4
 8000b0e:	2b06      	cmp	r3, #6
 8000b10:	d902      	bls.n	8000b18 <NVIC_EncodePriority+0x30>
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	3b03      	subs	r3, #3
 8000b16:	e000      	b.n	8000b1a <NVIC_EncodePriority+0x32>
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b20:	69bb      	ldr	r3, [r7, #24]
 8000b22:	fa02 f303 	lsl.w	r3, r2, r3
 8000b26:	43da      	mvns	r2, r3
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	401a      	ands	r2, r3
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b30:	f04f 31ff 	mov.w	r1, #4294967295
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3a:	43d9      	mvns	r1, r3
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b40:	4313      	orrs	r3, r2
         );
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3724      	adds	r7, #36	; 0x24
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b082      	sub	sp, #8
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f7ff ff4c 	bl	80009f4 <__NVIC_SetPriorityGrouping>
}
 8000b5c:	bf00      	nop
 8000b5e:	3708      	adds	r7, #8
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	607a      	str	r2, [r7, #4]
 8000b70:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b76:	f7ff ff61 	bl	8000a3c <__NVIC_GetPriorityGrouping>
 8000b7a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b7c:	687a      	ldr	r2, [r7, #4]
 8000b7e:	68b9      	ldr	r1, [r7, #8]
 8000b80:	6978      	ldr	r0, [r7, #20]
 8000b82:	f7ff ffb1 	bl	8000ae8 <NVIC_EncodePriority>
 8000b86:	4602      	mov	r2, r0
 8000b88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b8c:	4611      	mov	r1, r2
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff ff80 	bl	8000a94 <__NVIC_SetPriority>
}
 8000b94:	bf00      	nop
 8000b96:	3718      	adds	r7, #24
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000baa:	4618      	mov	r0, r3
 8000bac:	f7ff ff54 	bl	8000a58 <__NVIC_EnableIRQ>
}
 8000bb0:	bf00      	nop
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d101      	bne.n	8000bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e264      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d075      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bd6:	4ba3      	ldr	r3, [pc, #652]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000bd8:	689b      	ldr	r3, [r3, #8]
 8000bda:	f003 030c 	and.w	r3, r3, #12
 8000bde:	2b04      	cmp	r3, #4
 8000be0:	d00c      	beq.n	8000bfc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000be2:	4ba0      	ldr	r3, [pc, #640]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bea:	2b08      	cmp	r3, #8
 8000bec:	d112      	bne.n	8000c14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bee:	4b9d      	ldr	r3, [pc, #628]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000bfa:	d10b      	bne.n	8000c14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bfc:	4b99      	ldr	r3, [pc, #612]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d05b      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x108>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d157      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c10:	2301      	movs	r3, #1
 8000c12:	e23f      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c1c:	d106      	bne.n	8000c2c <HAL_RCC_OscConfig+0x74>
 8000c1e:	4b91      	ldr	r3, [pc, #580]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4a90      	ldr	r2, [pc, #576]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c28:	6013      	str	r3, [r2, #0]
 8000c2a:	e01d      	b.n	8000c68 <HAL_RCC_OscConfig+0xb0>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c34:	d10c      	bne.n	8000c50 <HAL_RCC_OscConfig+0x98>
 8000c36:	4b8b      	ldr	r3, [pc, #556]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a8a      	ldr	r2, [pc, #552]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c40:	6013      	str	r3, [r2, #0]
 8000c42:	4b88      	ldr	r3, [pc, #544]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a87      	ldr	r2, [pc, #540]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c4c:	6013      	str	r3, [r2, #0]
 8000c4e:	e00b      	b.n	8000c68 <HAL_RCC_OscConfig+0xb0>
 8000c50:	4b84      	ldr	r3, [pc, #528]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a83      	ldr	r2, [pc, #524]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c5a:	6013      	str	r3, [r2, #0]
 8000c5c:	4b81      	ldr	r3, [pc, #516]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a80      	ldr	r2, [pc, #512]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d013      	beq.n	8000c98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c70:	f7ff feb4 	bl	80009dc <HAL_GetTick>
 8000c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c76:	e008      	b.n	8000c8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c78:	f7ff feb0 	bl	80009dc <HAL_GetTick>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	2b64      	cmp	r3, #100	; 0x64
 8000c84:	d901      	bls.n	8000c8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c86:	2303      	movs	r3, #3
 8000c88:	e204      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c8a:	4b76      	ldr	r3, [pc, #472]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d0f0      	beq.n	8000c78 <HAL_RCC_OscConfig+0xc0>
 8000c96:	e014      	b.n	8000cc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c98:	f7ff fea0 	bl	80009dc <HAL_GetTick>
 8000c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c9e:	e008      	b.n	8000cb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ca0:	f7ff fe9c 	bl	80009dc <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	2b64      	cmp	r3, #100	; 0x64
 8000cac:	d901      	bls.n	8000cb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	e1f0      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cb2:	4b6c      	ldr	r3, [pc, #432]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d1f0      	bne.n	8000ca0 <HAL_RCC_OscConfig+0xe8>
 8000cbe:	e000      	b.n	8000cc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0302 	and.w	r3, r3, #2
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d063      	beq.n	8000d96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cce:	4b65      	ldr	r3, [pc, #404]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000cd0:	689b      	ldr	r3, [r3, #8]
 8000cd2:	f003 030c 	and.w	r3, r3, #12
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d00b      	beq.n	8000cf2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cda:	4b62      	ldr	r3, [pc, #392]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ce2:	2b08      	cmp	r3, #8
 8000ce4:	d11c      	bne.n	8000d20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ce6:	4b5f      	ldr	r3, [pc, #380]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d116      	bne.n	8000d20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cf2:	4b5c      	ldr	r3, [pc, #368]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 0302 	and.w	r3, r3, #2
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d005      	beq.n	8000d0a <HAL_RCC_OscConfig+0x152>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	68db      	ldr	r3, [r3, #12]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d001      	beq.n	8000d0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e1c4      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d0a:	4b56      	ldr	r3, [pc, #344]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	691b      	ldr	r3, [r3, #16]
 8000d16:	00db      	lsls	r3, r3, #3
 8000d18:	4952      	ldr	r1, [pc, #328]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d1e:	e03a      	b.n	8000d96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d020      	beq.n	8000d6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d28:	4b4f      	ldr	r3, [pc, #316]	; (8000e68 <HAL_RCC_OscConfig+0x2b0>)
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d2e:	f7ff fe55 	bl	80009dc <HAL_GetTick>
 8000d32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d34:	e008      	b.n	8000d48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d36:	f7ff fe51 	bl	80009dc <HAL_GetTick>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	2b02      	cmp	r3, #2
 8000d42:	d901      	bls.n	8000d48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d44:	2303      	movs	r3, #3
 8000d46:	e1a5      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d48:	4b46      	ldr	r3, [pc, #280]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 0302 	and.w	r3, r3, #2
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d0f0      	beq.n	8000d36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d54:	4b43      	ldr	r3, [pc, #268]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	691b      	ldr	r3, [r3, #16]
 8000d60:	00db      	lsls	r3, r3, #3
 8000d62:	4940      	ldr	r1, [pc, #256]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000d64:	4313      	orrs	r3, r2
 8000d66:	600b      	str	r3, [r1, #0]
 8000d68:	e015      	b.n	8000d96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d6a:	4b3f      	ldr	r3, [pc, #252]	; (8000e68 <HAL_RCC_OscConfig+0x2b0>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d70:	f7ff fe34 	bl	80009dc <HAL_GetTick>
 8000d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d76:	e008      	b.n	8000d8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d78:	f7ff fe30 	bl	80009dc <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d901      	bls.n	8000d8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d86:	2303      	movs	r3, #3
 8000d88:	e184      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d8a:	4b36      	ldr	r3, [pc, #216]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f003 0302 	and.w	r3, r3, #2
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d1f0      	bne.n	8000d78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f003 0308 	and.w	r3, r3, #8
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d030      	beq.n	8000e04 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	695b      	ldr	r3, [r3, #20]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d016      	beq.n	8000dd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000daa:	4b30      	ldr	r3, [pc, #192]	; (8000e6c <HAL_RCC_OscConfig+0x2b4>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000db0:	f7ff fe14 	bl	80009dc <HAL_GetTick>
 8000db4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000db6:	e008      	b.n	8000dca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000db8:	f7ff fe10 	bl	80009dc <HAL_GetTick>
 8000dbc:	4602      	mov	r2, r0
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d901      	bls.n	8000dca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000dc6:	2303      	movs	r3, #3
 8000dc8:	e164      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dca:	4b26      	ldr	r3, [pc, #152]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000dce:	f003 0302 	and.w	r3, r3, #2
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d0f0      	beq.n	8000db8 <HAL_RCC_OscConfig+0x200>
 8000dd6:	e015      	b.n	8000e04 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dd8:	4b24      	ldr	r3, [pc, #144]	; (8000e6c <HAL_RCC_OscConfig+0x2b4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dde:	f7ff fdfd 	bl	80009dc <HAL_GetTick>
 8000de2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000de4:	e008      	b.n	8000df8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000de6:	f7ff fdf9 	bl	80009dc <HAL_GetTick>
 8000dea:	4602      	mov	r2, r0
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d901      	bls.n	8000df8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000df4:	2303      	movs	r3, #3
 8000df6:	e14d      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000df8:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000dfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000dfc:	f003 0302 	and.w	r3, r3, #2
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d1f0      	bne.n	8000de6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	f000 80a0 	beq.w	8000f52 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e12:	2300      	movs	r3, #0
 8000e14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e16:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d10f      	bne.n	8000e42 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	4a0e      	ldr	r2, [pc, #56]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000e2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e30:	6413      	str	r3, [r2, #64]	; 0x40
 8000e32:	4b0c      	ldr	r3, [pc, #48]	; (8000e64 <HAL_RCC_OscConfig+0x2ac>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3a:	60bb      	str	r3, [r7, #8]
 8000e3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e42:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <HAL_RCC_OscConfig+0x2b8>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d121      	bne.n	8000e92 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e4e:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <HAL_RCC_OscConfig+0x2b8>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a07      	ldr	r2, [pc, #28]	; (8000e70 <HAL_RCC_OscConfig+0x2b8>)
 8000e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e5a:	f7ff fdbf 	bl	80009dc <HAL_GetTick>
 8000e5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e60:	e011      	b.n	8000e86 <HAL_RCC_OscConfig+0x2ce>
 8000e62:	bf00      	nop
 8000e64:	40023800 	.word	0x40023800
 8000e68:	42470000 	.word	0x42470000
 8000e6c:	42470e80 	.word	0x42470e80
 8000e70:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e74:	f7ff fdb2 	bl	80009dc <HAL_GetTick>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	693b      	ldr	r3, [r7, #16]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	2b02      	cmp	r3, #2
 8000e80:	d901      	bls.n	8000e86 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000e82:	2303      	movs	r3, #3
 8000e84:	e106      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e86:	4b85      	ldr	r3, [pc, #532]	; (800109c <HAL_RCC_OscConfig+0x4e4>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d0f0      	beq.n	8000e74 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d106      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x2f0>
 8000e9a:	4b81      	ldr	r3, [pc, #516]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e9e:	4a80      	ldr	r2, [pc, #512]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000ea0:	f043 0301 	orr.w	r3, r3, #1
 8000ea4:	6713      	str	r3, [r2, #112]	; 0x70
 8000ea6:	e01c      	b.n	8000ee2 <HAL_RCC_OscConfig+0x32a>
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	689b      	ldr	r3, [r3, #8]
 8000eac:	2b05      	cmp	r3, #5
 8000eae:	d10c      	bne.n	8000eca <HAL_RCC_OscConfig+0x312>
 8000eb0:	4b7b      	ldr	r3, [pc, #492]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eb4:	4a7a      	ldr	r2, [pc, #488]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000eb6:	f043 0304 	orr.w	r3, r3, #4
 8000eba:	6713      	str	r3, [r2, #112]	; 0x70
 8000ebc:	4b78      	ldr	r3, [pc, #480]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ec0:	4a77      	ldr	r2, [pc, #476]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000ec2:	f043 0301 	orr.w	r3, r3, #1
 8000ec6:	6713      	str	r3, [r2, #112]	; 0x70
 8000ec8:	e00b      	b.n	8000ee2 <HAL_RCC_OscConfig+0x32a>
 8000eca:	4b75      	ldr	r3, [pc, #468]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ece:	4a74      	ldr	r2, [pc, #464]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000ed0:	f023 0301 	bic.w	r3, r3, #1
 8000ed4:	6713      	str	r3, [r2, #112]	; 0x70
 8000ed6:	4b72      	ldr	r3, [pc, #456]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eda:	4a71      	ldr	r2, [pc, #452]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000edc:	f023 0304 	bic.w	r3, r3, #4
 8000ee0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d015      	beq.n	8000f16 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000eea:	f7ff fd77 	bl	80009dc <HAL_GetTick>
 8000eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef0:	e00a      	b.n	8000f08 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ef2:	f7ff fd73 	bl	80009dc <HAL_GetTick>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d901      	bls.n	8000f08 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000f04:	2303      	movs	r3, #3
 8000f06:	e0c5      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f08:	4b65      	ldr	r3, [pc, #404]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0ee      	beq.n	8000ef2 <HAL_RCC_OscConfig+0x33a>
 8000f14:	e014      	b.n	8000f40 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f16:	f7ff fd61 	bl	80009dc <HAL_GetTick>
 8000f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f1c:	e00a      	b.n	8000f34 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f1e:	f7ff fd5d 	bl	80009dc <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d901      	bls.n	8000f34 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000f30:	2303      	movs	r3, #3
 8000f32:	e0af      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f34:	4b5a      	ldr	r3, [pc, #360]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f38:	f003 0302 	and.w	r3, r3, #2
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1ee      	bne.n	8000f1e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d105      	bne.n	8000f52 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f46:	4b56      	ldr	r3, [pc, #344]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4a:	4a55      	ldr	r2, [pc, #340]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f50:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	699b      	ldr	r3, [r3, #24]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	f000 809b 	beq.w	8001092 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f5c:	4b50      	ldr	r3, [pc, #320]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	f003 030c 	and.w	r3, r3, #12
 8000f64:	2b08      	cmp	r3, #8
 8000f66:	d05c      	beq.n	8001022 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	2b02      	cmp	r3, #2
 8000f6e:	d141      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f70:	4b4c      	ldr	r3, [pc, #304]	; (80010a4 <HAL_RCC_OscConfig+0x4ec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f76:	f7ff fd31 	bl	80009dc <HAL_GetTick>
 8000f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f7c:	e008      	b.n	8000f90 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f7e:	f7ff fd2d 	bl	80009dc <HAL_GetTick>
 8000f82:	4602      	mov	r2, r0
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e081      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f90:	4b43      	ldr	r3, [pc, #268]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d1f0      	bne.n	8000f7e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	69da      	ldr	r2, [r3, #28]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6a1b      	ldr	r3, [r3, #32]
 8000fa4:	431a      	orrs	r2, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000faa:	019b      	lsls	r3, r3, #6
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb2:	085b      	lsrs	r3, r3, #1
 8000fb4:	3b01      	subs	r3, #1
 8000fb6:	041b      	lsls	r3, r3, #16
 8000fb8:	431a      	orrs	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fbe:	061b      	lsls	r3, r3, #24
 8000fc0:	4937      	ldr	r1, [pc, #220]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fc6:	4b37      	ldr	r3, [pc, #220]	; (80010a4 <HAL_RCC_OscConfig+0x4ec>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fcc:	f7ff fd06 	bl	80009dc <HAL_GetTick>
 8000fd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd2:	e008      	b.n	8000fe6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fd4:	f7ff fd02 	bl	80009dc <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	693b      	ldr	r3, [r7, #16]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d901      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	e056      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe6:	4b2e      	ldr	r3, [pc, #184]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0f0      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x41c>
 8000ff2:	e04e      	b.n	8001092 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ff4:	4b2b      	ldr	r3, [pc, #172]	; (80010a4 <HAL_RCC_OscConfig+0x4ec>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffa:	f7ff fcef 	bl	80009dc <HAL_GetTick>
 8000ffe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001000:	e008      	b.n	8001014 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001002:	f7ff fceb 	bl	80009dc <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	693b      	ldr	r3, [r7, #16]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	2b02      	cmp	r3, #2
 800100e:	d901      	bls.n	8001014 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001010:	2303      	movs	r3, #3
 8001012:	e03f      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001014:	4b22      	ldr	r3, [pc, #136]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1f0      	bne.n	8001002 <HAL_RCC_OscConfig+0x44a>
 8001020:	e037      	b.n	8001092 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d101      	bne.n	800102e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e032      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800102e:	4b1c      	ldr	r3, [pc, #112]	; (80010a0 <HAL_RCC_OscConfig+0x4e8>)
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d028      	beq.n	800108e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001046:	429a      	cmp	r2, r3
 8001048:	d121      	bne.n	800108e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001054:	429a      	cmp	r2, r3
 8001056:	d11a      	bne.n	800108e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800105e:	4013      	ands	r3, r2
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001064:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001066:	4293      	cmp	r3, r2
 8001068:	d111      	bne.n	800108e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001074:	085b      	lsrs	r3, r3, #1
 8001076:	3b01      	subs	r3, #1
 8001078:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800107a:	429a      	cmp	r2, r3
 800107c:	d107      	bne.n	800108e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001088:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800108a:	429a      	cmp	r2, r3
 800108c:	d001      	beq.n	8001092 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800108e:	2301      	movs	r3, #1
 8001090:	e000      	b.n	8001094 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001092:	2300      	movs	r3, #0
}
 8001094:	4618      	mov	r0, r3
 8001096:	3718      	adds	r7, #24
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40007000 	.word	0x40007000
 80010a0:	40023800 	.word	0x40023800
 80010a4:	42470060 	.word	0x42470060

080010a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
 80010b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d101      	bne.n	80010bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	e0cc      	b.n	8001256 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010bc:	4b68      	ldr	r3, [pc, #416]	; (8001260 <HAL_RCC_ClockConfig+0x1b8>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f003 0307 	and.w	r3, r3, #7
 80010c4:	683a      	ldr	r2, [r7, #0]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d90c      	bls.n	80010e4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ca:	4b65      	ldr	r3, [pc, #404]	; (8001260 <HAL_RCC_ClockConfig+0x1b8>)
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010d2:	4b63      	ldr	r3, [pc, #396]	; (8001260 <HAL_RCC_ClockConfig+0x1b8>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0307 	and.w	r3, r3, #7
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d001      	beq.n	80010e4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010e0:	2301      	movs	r3, #1
 80010e2:	e0b8      	b.n	8001256 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f003 0302 	and.w	r3, r3, #2
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d020      	beq.n	8001132 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0304 	and.w	r3, r3, #4
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d005      	beq.n	8001108 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010fc:	4b59      	ldr	r3, [pc, #356]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	4a58      	ldr	r2, [pc, #352]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001102:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001106:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f003 0308 	and.w	r3, r3, #8
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001114:	4b53      	ldr	r3, [pc, #332]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	4a52      	ldr	r2, [pc, #328]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 800111a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800111e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001120:	4b50      	ldr	r3, [pc, #320]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	494d      	ldr	r1, [pc, #308]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 800112e:	4313      	orrs	r3, r2
 8001130:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	2b00      	cmp	r3, #0
 800113c:	d044      	beq.n	80011c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d107      	bne.n	8001156 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001146:	4b47      	ldr	r3, [pc, #284]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d119      	bne.n	8001186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	e07f      	b.n	8001256 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b02      	cmp	r3, #2
 800115c:	d003      	beq.n	8001166 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001162:	2b03      	cmp	r3, #3
 8001164:	d107      	bne.n	8001176 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001166:	4b3f      	ldr	r3, [pc, #252]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d109      	bne.n	8001186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e06f      	b.n	8001256 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001176:	4b3b      	ldr	r3, [pc, #236]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f003 0302 	and.w	r3, r3, #2
 800117e:	2b00      	cmp	r3, #0
 8001180:	d101      	bne.n	8001186 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e067      	b.n	8001256 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001186:	4b37      	ldr	r3, [pc, #220]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	f023 0203 	bic.w	r2, r3, #3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	4934      	ldr	r1, [pc, #208]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001194:	4313      	orrs	r3, r2
 8001196:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001198:	f7ff fc20 	bl	80009dc <HAL_GetTick>
 800119c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800119e:	e00a      	b.n	80011b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a0:	f7ff fc1c 	bl	80009dc <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e04f      	b.n	8001256 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011b6:	4b2b      	ldr	r3, [pc, #172]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 020c 	and.w	r2, r3, #12
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d1eb      	bne.n	80011a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011c8:	4b25      	ldr	r3, [pc, #148]	; (8001260 <HAL_RCC_ClockConfig+0x1b8>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 0307 	and.w	r3, r3, #7
 80011d0:	683a      	ldr	r2, [r7, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d20c      	bcs.n	80011f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011d6:	4b22      	ldr	r3, [pc, #136]	; (8001260 <HAL_RCC_ClockConfig+0x1b8>)
 80011d8:	683a      	ldr	r2, [r7, #0]
 80011da:	b2d2      	uxtb	r2, r2
 80011dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011de:	4b20      	ldr	r3, [pc, #128]	; (8001260 <HAL_RCC_ClockConfig+0x1b8>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d001      	beq.n	80011f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e032      	b.n	8001256 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0304 	and.w	r3, r3, #4
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d008      	beq.n	800120e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011fc:	4b19      	ldr	r3, [pc, #100]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	4916      	ldr	r1, [pc, #88]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 800120a:	4313      	orrs	r3, r2
 800120c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	2b00      	cmp	r3, #0
 8001218:	d009      	beq.n	800122e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800121a:	4b12      	ldr	r3, [pc, #72]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	691b      	ldr	r3, [r3, #16]
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	490e      	ldr	r1, [pc, #56]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 800122a:	4313      	orrs	r3, r2
 800122c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800122e:	f000 f821 	bl	8001274 <HAL_RCC_GetSysClockFreq>
 8001232:	4602      	mov	r2, r0
 8001234:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <HAL_RCC_ClockConfig+0x1bc>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	091b      	lsrs	r3, r3, #4
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	490a      	ldr	r1, [pc, #40]	; (8001268 <HAL_RCC_ClockConfig+0x1c0>)
 8001240:	5ccb      	ldrb	r3, [r1, r3]
 8001242:	fa22 f303 	lsr.w	r3, r2, r3
 8001246:	4a09      	ldr	r2, [pc, #36]	; (800126c <HAL_RCC_ClockConfig+0x1c4>)
 8001248:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800124a:	4b09      	ldr	r3, [pc, #36]	; (8001270 <HAL_RCC_ClockConfig+0x1c8>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fa88 	bl	8000764 <HAL_InitTick>

  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40023c00 	.word	0x40023c00
 8001264:	40023800 	.word	0x40023800
 8001268:	08006b50 	.word	0x08006b50
 800126c:	20000000 	.word	0x20000000
 8001270:	20000004 	.word	0x20000004

08001274 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001274:	b5b0      	push	{r4, r5, r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800127a:	2100      	movs	r1, #0
 800127c:	6079      	str	r1, [r7, #4]
 800127e:	2100      	movs	r1, #0
 8001280:	60f9      	str	r1, [r7, #12]
 8001282:	2100      	movs	r1, #0
 8001284:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001286:	2100      	movs	r1, #0
 8001288:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800128a:	4952      	ldr	r1, [pc, #328]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x160>)
 800128c:	6889      	ldr	r1, [r1, #8]
 800128e:	f001 010c 	and.w	r1, r1, #12
 8001292:	2908      	cmp	r1, #8
 8001294:	d00d      	beq.n	80012b2 <HAL_RCC_GetSysClockFreq+0x3e>
 8001296:	2908      	cmp	r1, #8
 8001298:	f200 8094 	bhi.w	80013c4 <HAL_RCC_GetSysClockFreq+0x150>
 800129c:	2900      	cmp	r1, #0
 800129e:	d002      	beq.n	80012a6 <HAL_RCC_GetSysClockFreq+0x32>
 80012a0:	2904      	cmp	r1, #4
 80012a2:	d003      	beq.n	80012ac <HAL_RCC_GetSysClockFreq+0x38>
 80012a4:	e08e      	b.n	80013c4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80012a6:	4b4c      	ldr	r3, [pc, #304]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80012a8:	60bb      	str	r3, [r7, #8]
       break;
 80012aa:	e08e      	b.n	80013ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80012ac:	4b4b      	ldr	r3, [pc, #300]	; (80013dc <HAL_RCC_GetSysClockFreq+0x168>)
 80012ae:	60bb      	str	r3, [r7, #8]
      break;
 80012b0:	e08b      	b.n	80013ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80012b2:	4948      	ldr	r1, [pc, #288]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80012b4:	6849      	ldr	r1, [r1, #4]
 80012b6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80012ba:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80012bc:	4945      	ldr	r1, [pc, #276]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80012be:	6849      	ldr	r1, [r1, #4]
 80012c0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80012c4:	2900      	cmp	r1, #0
 80012c6:	d024      	beq.n	8001312 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012c8:	4942      	ldr	r1, [pc, #264]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80012ca:	6849      	ldr	r1, [r1, #4]
 80012cc:	0989      	lsrs	r1, r1, #6
 80012ce:	4608      	mov	r0, r1
 80012d0:	f04f 0100 	mov.w	r1, #0
 80012d4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80012d8:	f04f 0500 	mov.w	r5, #0
 80012dc:	ea00 0204 	and.w	r2, r0, r4
 80012e0:	ea01 0305 	and.w	r3, r1, r5
 80012e4:	493d      	ldr	r1, [pc, #244]	; (80013dc <HAL_RCC_GetSysClockFreq+0x168>)
 80012e6:	fb01 f003 	mul.w	r0, r1, r3
 80012ea:	2100      	movs	r1, #0
 80012ec:	fb01 f102 	mul.w	r1, r1, r2
 80012f0:	1844      	adds	r4, r0, r1
 80012f2:	493a      	ldr	r1, [pc, #232]	; (80013dc <HAL_RCC_GetSysClockFreq+0x168>)
 80012f4:	fba2 0101 	umull	r0, r1, r2, r1
 80012f8:	1863      	adds	r3, r4, r1
 80012fa:	4619      	mov	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	461a      	mov	r2, r3
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	f7fe ffae 	bl	8000264 <__aeabi_uldivmod>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4613      	mov	r3, r2
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	e04a      	b.n	80013a8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001312:	4b30      	ldr	r3, [pc, #192]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x160>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	099b      	lsrs	r3, r3, #6
 8001318:	461a      	mov	r2, r3
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001322:	f04f 0100 	mov.w	r1, #0
 8001326:	ea02 0400 	and.w	r4, r2, r0
 800132a:	ea03 0501 	and.w	r5, r3, r1
 800132e:	4620      	mov	r0, r4
 8001330:	4629      	mov	r1, r5
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	f04f 0300 	mov.w	r3, #0
 800133a:	014b      	lsls	r3, r1, #5
 800133c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001340:	0142      	lsls	r2, r0, #5
 8001342:	4610      	mov	r0, r2
 8001344:	4619      	mov	r1, r3
 8001346:	1b00      	subs	r0, r0, r4
 8001348:	eb61 0105 	sbc.w	r1, r1, r5
 800134c:	f04f 0200 	mov.w	r2, #0
 8001350:	f04f 0300 	mov.w	r3, #0
 8001354:	018b      	lsls	r3, r1, #6
 8001356:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800135a:	0182      	lsls	r2, r0, #6
 800135c:	1a12      	subs	r2, r2, r0
 800135e:	eb63 0301 	sbc.w	r3, r3, r1
 8001362:	f04f 0000 	mov.w	r0, #0
 8001366:	f04f 0100 	mov.w	r1, #0
 800136a:	00d9      	lsls	r1, r3, #3
 800136c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001370:	00d0      	lsls	r0, r2, #3
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	1912      	adds	r2, r2, r4
 8001378:	eb45 0303 	adc.w	r3, r5, r3
 800137c:	f04f 0000 	mov.w	r0, #0
 8001380:	f04f 0100 	mov.w	r1, #0
 8001384:	0299      	lsls	r1, r3, #10
 8001386:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800138a:	0290      	lsls	r0, r2, #10
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	4610      	mov	r0, r2
 8001392:	4619      	mov	r1, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	461a      	mov	r2, r3
 8001398:	f04f 0300 	mov.w	r3, #0
 800139c:	f7fe ff62 	bl	8000264 <__aeabi_uldivmod>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	4613      	mov	r3, r2
 80013a6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80013a8:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	0c1b      	lsrs	r3, r3, #16
 80013ae:	f003 0303 	and.w	r3, r3, #3
 80013b2:	3301      	adds	r3, #1
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80013b8:	68fa      	ldr	r2, [r7, #12]
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80013c0:	60bb      	str	r3, [r7, #8]
      break;
 80013c2:	e002      	b.n	80013ca <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80013c4:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80013c6:	60bb      	str	r3, [r7, #8]
      break;
 80013c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013ca:	68bb      	ldr	r3, [r7, #8]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bdb0      	pop	{r4, r5, r7, pc}
 80013d4:	40023800 	.word	0x40023800
 80013d8:	00f42400 	.word	0x00f42400
 80013dc:	017d7840 	.word	0x017d7840

080013e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013e4:	4b03      	ldr	r3, [pc, #12]	; (80013f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80013e6:	681b      	ldr	r3, [r3, #0]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	20000000 	.word	0x20000000

080013f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013fc:	f7ff fff0 	bl	80013e0 <HAL_RCC_GetHCLKFreq>
 8001400:	4602      	mov	r2, r0
 8001402:	4b05      	ldr	r3, [pc, #20]	; (8001418 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	0a9b      	lsrs	r3, r3, #10
 8001408:	f003 0307 	and.w	r3, r3, #7
 800140c:	4903      	ldr	r1, [pc, #12]	; (800141c <HAL_RCC_GetPCLK1Freq+0x24>)
 800140e:	5ccb      	ldrb	r3, [r1, r3]
 8001410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001414:	4618      	mov	r0, r3
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40023800 	.word	0x40023800
 800141c:	08006b60 	.word	0x08006b60

08001420 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	220f      	movs	r2, #15
 800142e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001430:	4b12      	ldr	r3, [pc, #72]	; (800147c <HAL_RCC_GetClockConfig+0x5c>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f003 0203 	and.w	r2, r3, #3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <HAL_RCC_GetClockConfig+0x5c>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <HAL_RCC_GetClockConfig+0x5c>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001454:	4b09      	ldr	r3, [pc, #36]	; (800147c <HAL_RCC_GetClockConfig+0x5c>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	08db      	lsrs	r3, r3, #3
 800145a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001462:	4b07      	ldr	r3, [pc, #28]	; (8001480 <HAL_RCC_GetClockConfig+0x60>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f003 0207 	and.w	r2, r3, #7
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	601a      	str	r2, [r3, #0]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800
 8001480:	40023c00 	.word	0x40023c00

08001484 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d101      	bne.n	8001496 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e041      	b.n	800151a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d106      	bne.n	80014b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 f839 	bl	8001522 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2202      	movs	r2, #2
 80014b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3304      	adds	r3, #4
 80014c0:	4619      	mov	r1, r3
 80014c2:	4610      	mov	r0, r2
 80014c4:	f000 f9d8 	bl	8001878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2201      	movs	r2, #1
 80014d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2201      	movs	r2, #1
 80014dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2201      	movs	r2, #1
 80014e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2201      	movs	r2, #1
 80014f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2201      	movs	r2, #1
 80014fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2201      	movs	r2, #1
 8001504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2201      	movs	r2, #1
 800150c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001518:	2300      	movs	r3, #0
}
 800151a:	4618      	mov	r0, r3
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001546:	b2db      	uxtb	r3, r3
 8001548:	2b01      	cmp	r3, #1
 800154a:	d001      	beq.n	8001550 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e04e      	b.n	80015ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2202      	movs	r2, #2
 8001554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	68da      	ldr	r2, [r3, #12]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f042 0201 	orr.w	r2, r2, #1
 8001566:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a23      	ldr	r2, [pc, #140]	; (80015fc <HAL_TIM_Base_Start_IT+0xc4>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d022      	beq.n	80015b8 <HAL_TIM_Base_Start_IT+0x80>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800157a:	d01d      	beq.n	80015b8 <HAL_TIM_Base_Start_IT+0x80>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a1f      	ldr	r2, [pc, #124]	; (8001600 <HAL_TIM_Base_Start_IT+0xc8>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d018      	beq.n	80015b8 <HAL_TIM_Base_Start_IT+0x80>
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <HAL_TIM_Base_Start_IT+0xcc>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d013      	beq.n	80015b8 <HAL_TIM_Base_Start_IT+0x80>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a1c      	ldr	r2, [pc, #112]	; (8001608 <HAL_TIM_Base_Start_IT+0xd0>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d00e      	beq.n	80015b8 <HAL_TIM_Base_Start_IT+0x80>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a1b      	ldr	r2, [pc, #108]	; (800160c <HAL_TIM_Base_Start_IT+0xd4>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d009      	beq.n	80015b8 <HAL_TIM_Base_Start_IT+0x80>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a19      	ldr	r2, [pc, #100]	; (8001610 <HAL_TIM_Base_Start_IT+0xd8>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d004      	beq.n	80015b8 <HAL_TIM_Base_Start_IT+0x80>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a18      	ldr	r2, [pc, #96]	; (8001614 <HAL_TIM_Base_Start_IT+0xdc>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d111      	bne.n	80015dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2b06      	cmp	r3, #6
 80015c8:	d010      	beq.n	80015ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f042 0201 	orr.w	r2, r2, #1
 80015d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80015da:	e007      	b.n	80015ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f042 0201 	orr.w	r2, r2, #1
 80015ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3714      	adds	r7, #20
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	40010000 	.word	0x40010000
 8001600:	40000400 	.word	0x40000400
 8001604:	40000800 	.word	0x40000800
 8001608:	40000c00 	.word	0x40000c00
 800160c:	40010400 	.word	0x40010400
 8001610:	40014000 	.word	0x40014000
 8001614:	40001800 	.word	0x40001800

08001618 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	691b      	ldr	r3, [r3, #16]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b02      	cmp	r3, #2
 800162c:	d122      	bne.n	8001674 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b02      	cmp	r3, #2
 800163a:	d11b      	bne.n	8001674 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f06f 0202 	mvn.w	r2, #2
 8001644:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2201      	movs	r2, #1
 800164a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f8ee 	bl	800183c <HAL_TIM_IC_CaptureCallback>
 8001660:	e005      	b.n	800166e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 f8e0 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 f8f1 	bl	8001850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2200      	movs	r2, #0
 8001672:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	691b      	ldr	r3, [r3, #16]
 800167a:	f003 0304 	and.w	r3, r3, #4
 800167e:	2b04      	cmp	r3, #4
 8001680:	d122      	bne.n	80016c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	f003 0304 	and.w	r3, r3, #4
 800168c:	2b04      	cmp	r3, #4
 800168e:	d11b      	bne.n	80016c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f06f 0204 	mvn.w	r2, #4
 8001698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2202      	movs	r2, #2
 800169e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d003      	beq.n	80016b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f000 f8c4 	bl	800183c <HAL_TIM_IC_CaptureCallback>
 80016b4:	e005      	b.n	80016c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f000 f8b6 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f000 f8c7 	bl	8001850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	691b      	ldr	r3, [r3, #16]
 80016ce:	f003 0308 	and.w	r3, r3, #8
 80016d2:	2b08      	cmp	r3, #8
 80016d4:	d122      	bne.n	800171c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f003 0308 	and.w	r3, r3, #8
 80016e0:	2b08      	cmp	r3, #8
 80016e2:	d11b      	bne.n	800171c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f06f 0208 	mvn.w	r2, #8
 80016ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2204      	movs	r2, #4
 80016f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f003 0303 	and.w	r3, r3, #3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001702:	6878      	ldr	r0, [r7, #4]
 8001704:	f000 f89a 	bl	800183c <HAL_TIM_IC_CaptureCallback>
 8001708:	e005      	b.n	8001716 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f88c 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001710:	6878      	ldr	r0, [r7, #4]
 8001712:	f000 f89d 	bl	8001850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	691b      	ldr	r3, [r3, #16]
 8001722:	f003 0310 	and.w	r3, r3, #16
 8001726:	2b10      	cmp	r3, #16
 8001728:	d122      	bne.n	8001770 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	f003 0310 	and.w	r3, r3, #16
 8001734:	2b10      	cmp	r3, #16
 8001736:	d11b      	bne.n	8001770 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f06f 0210 	mvn.w	r2, #16
 8001740:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2208      	movs	r2, #8
 8001746:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f000 f870 	bl	800183c <HAL_TIM_IC_CaptureCallback>
 800175c:	e005      	b.n	800176a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f000 f862 	bl	8001828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f000 f873 	bl	8001850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	2200      	movs	r2, #0
 800176e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	691b      	ldr	r3, [r3, #16]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	2b01      	cmp	r3, #1
 800177c:	d10e      	bne.n	800179c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68db      	ldr	r3, [r3, #12]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	2b01      	cmp	r3, #1
 800178a:	d107      	bne.n	800179c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f06f 0201 	mvn.w	r2, #1
 8001794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f7fe ffa4 	bl	80006e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	691b      	ldr	r3, [r3, #16]
 80017a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017a6:	2b80      	cmp	r3, #128	; 0x80
 80017a8:	d10e      	bne.n	80017c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017b4:	2b80      	cmp	r3, #128	; 0x80
 80017b6:	d107      	bne.n	80017c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80017c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f000 f902 	bl	80019cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017d2:	2b40      	cmp	r3, #64	; 0x40
 80017d4:	d10e      	bne.n	80017f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017e0:	2b40      	cmp	r3, #64	; 0x40
 80017e2:	d107      	bne.n	80017f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80017ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f000 f838 	bl	8001864 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	f003 0320 	and.w	r3, r3, #32
 80017fe:	2b20      	cmp	r3, #32
 8001800:	d10e      	bne.n	8001820 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	f003 0320 	and.w	r3, r3, #32
 800180c:	2b20      	cmp	r3, #32
 800180e:	d107      	bne.n	8001820 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f06f 0220 	mvn.w	r2, #32
 8001818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f000 f8cc 	bl	80019b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001820:	bf00      	nop
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a40      	ldr	r2, [pc, #256]	; (800198c <TIM_Base_SetConfig+0x114>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d013      	beq.n	80018b8 <TIM_Base_SetConfig+0x40>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001896:	d00f      	beq.n	80018b8 <TIM_Base_SetConfig+0x40>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a3d      	ldr	r2, [pc, #244]	; (8001990 <TIM_Base_SetConfig+0x118>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d00b      	beq.n	80018b8 <TIM_Base_SetConfig+0x40>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a3c      	ldr	r2, [pc, #240]	; (8001994 <TIM_Base_SetConfig+0x11c>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d007      	beq.n	80018b8 <TIM_Base_SetConfig+0x40>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	4a3b      	ldr	r2, [pc, #236]	; (8001998 <TIM_Base_SetConfig+0x120>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d003      	beq.n	80018b8 <TIM_Base_SetConfig+0x40>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a3a      	ldr	r2, [pc, #232]	; (800199c <TIM_Base_SetConfig+0x124>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d108      	bne.n	80018ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	68fa      	ldr	r2, [r7, #12]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a2f      	ldr	r2, [pc, #188]	; (800198c <TIM_Base_SetConfig+0x114>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d02b      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018d8:	d027      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a2c      	ldr	r2, [pc, #176]	; (8001990 <TIM_Base_SetConfig+0x118>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d023      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a2b      	ldr	r2, [pc, #172]	; (8001994 <TIM_Base_SetConfig+0x11c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d01f      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a2a      	ldr	r2, [pc, #168]	; (8001998 <TIM_Base_SetConfig+0x120>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d01b      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a29      	ldr	r2, [pc, #164]	; (800199c <TIM_Base_SetConfig+0x124>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d017      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a28      	ldr	r2, [pc, #160]	; (80019a0 <TIM_Base_SetConfig+0x128>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d013      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a27      	ldr	r2, [pc, #156]	; (80019a4 <TIM_Base_SetConfig+0x12c>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d00f      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a26      	ldr	r2, [pc, #152]	; (80019a8 <TIM_Base_SetConfig+0x130>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d00b      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a25      	ldr	r2, [pc, #148]	; (80019ac <TIM_Base_SetConfig+0x134>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d007      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a24      	ldr	r2, [pc, #144]	; (80019b0 <TIM_Base_SetConfig+0x138>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d003      	beq.n	800192a <TIM_Base_SetConfig+0xb2>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a23      	ldr	r2, [pc, #140]	; (80019b4 <TIM_Base_SetConfig+0x13c>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d108      	bne.n	800193c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	4313      	orrs	r3, r2
 800193a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	4313      	orrs	r3, r2
 8001948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68fa      	ldr	r2, [r7, #12]
 800194e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a0a      	ldr	r2, [pc, #40]	; (800198c <TIM_Base_SetConfig+0x114>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d003      	beq.n	8001970 <TIM_Base_SetConfig+0xf8>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a0c      	ldr	r2, [pc, #48]	; (800199c <TIM_Base_SetConfig+0x124>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d103      	bne.n	8001978 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	691a      	ldr	r2, [r3, #16]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	615a      	str	r2, [r3, #20]
}
 800197e:	bf00      	nop
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	40010000 	.word	0x40010000
 8001990:	40000400 	.word	0x40000400
 8001994:	40000800 	.word	0x40000800
 8001998:	40000c00 	.word	0x40000c00
 800199c:	40010400 	.word	0x40010400
 80019a0:	40014000 	.word	0x40014000
 80019a4:	40014400 	.word	0x40014400
 80019a8:	40014800 	.word	0x40014800
 80019ac:	40001800 	.word	0x40001800
 80019b0:	40001c00 	.word	0x40001c00
 80019b4:	40002000 	.word	0x40002000

080019b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f103 0208 	add.w	r2, r3, #8
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f04f 32ff 	mov.w	r2, #4294967295
 80019f8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f103 0208 	add.w	r2, r3, #8
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f103 0208 	add.w	r2, r3, #8
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr

08001a3a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	b085      	sub	sp, #20
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	68fa      	ldr	r2, [r7, #12]
 8001a4e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	687a      	ldr	r2, [r7, #4]
 8001a6a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	601a      	str	r2, [r3, #0]
}
 8001a76:	bf00      	nop
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001a82:	b480      	push	{r7}
 8001a84:	b085      	sub	sp, #20
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a98:	d103      	bne.n	8001aa2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	691b      	ldr	r3, [r3, #16]
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	e00c      	b.n	8001abc <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	3308      	adds	r3, #8
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	e002      	b.n	8001ab0 <vListInsert+0x2e>
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d2f6      	bcs.n	8001aaa <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	685a      	ldr	r2, [r3, #4]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	68fa      	ldr	r2, [r7, #12]
 8001ad0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	683a      	ldr	r2, [r7, #0]
 8001ad6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	1c5a      	adds	r2, r3, #1
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	601a      	str	r2, [r3, #0]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691b      	ldr	r3, [r3, #16]
 8001b00:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	6892      	ldr	r2, [r2, #8]
 8001b0a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	6852      	ldr	r2, [r2, #4]
 8001b14:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d103      	bne.n	8001b28 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	1e5a      	subs	r2, r3, #1
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d10a      	bne.n	8001b72 <xQueueGenericReset+0x2a>
        __asm volatile
 8001b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b60:	f383 8811 	msr	BASEPRI, r3
 8001b64:	f3bf 8f6f 	isb	sy
 8001b68:	f3bf 8f4f 	dsb	sy
 8001b6c:	60bb      	str	r3, [r7, #8]
    }
 8001b6e:	bf00      	nop
 8001b70:	e7fe      	b.n	8001b70 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8001b72:	f002 f8c7 	bl	8003d04 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b7e:	68f9      	ldr	r1, [r7, #12]
 8001b80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001b82:	fb01 f303 	mul.w	r3, r1, r3
 8001b86:	441a      	add	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	68f9      	ldr	r1, [r7, #12]
 8001ba6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001ba8:	fb01 f303 	mul.w	r3, r1, r3
 8001bac:	441a      	add	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	22ff      	movs	r2, #255	; 0xff
 8001bb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	22ff      	movs	r2, #255	; 0xff
 8001bbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d114      	bne.n	8001bf2 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d01a      	beq.n	8001c06 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	3310      	adds	r3, #16
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f001 f91f 	bl	8002e18 <xTaskRemoveFromEventList>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d012      	beq.n	8001c06 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <xQueueGenericReset+0xcc>)
 8001be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	f3bf 8f4f 	dsb	sy
 8001bec:	f3bf 8f6f 	isb	sy
 8001bf0:	e009      	b.n	8001c06 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	3310      	adds	r3, #16
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fef2 	bl	80019e0 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	3324      	adds	r3, #36	; 0x24
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff feed 	bl	80019e0 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8001c06:	f002 f8ad 	bl	8003d64 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8001c0a:	2301      	movs	r3, #1
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3710      	adds	r7, #16
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	e000ed04 	.word	0xe000ed04

08001c18 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08c      	sub	sp, #48	; 0x30
 8001c1c:	af02      	add	r7, sp, #8
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	4613      	mov	r3, r2
 8001c24:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10a      	bne.n	8001c42 <xQueueGenericCreate+0x2a>
        __asm volatile
 8001c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c30:	f383 8811 	msr	BASEPRI, r3
 8001c34:	f3bf 8f6f 	isb	sy
 8001c38:	f3bf 8f4f 	dsb	sy
 8001c3c:	61bb      	str	r3, [r7, #24]
    }
 8001c3e:	bf00      	nop
 8001c40:	e7fe      	b.n	8001c40 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	68ba      	ldr	r2, [r7, #8]
 8001c46:	fb02 f303 	mul.w	r3, r2, r3
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d006      	beq.n	8001c60 <xQueueGenericCreate+0x48>
 8001c52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c5a:	68fa      	ldr	r2, [r7, #12]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d101      	bne.n	8001c64 <xQueueGenericCreate+0x4c>
 8001c60:	2301      	movs	r3, #1
 8001c62:	e000      	b.n	8001c66 <xQueueGenericCreate+0x4e>
 8001c64:	2300      	movs	r3, #0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d10a      	bne.n	8001c80 <xQueueGenericCreate+0x68>
        __asm volatile
 8001c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c6e:	f383 8811 	msr	BASEPRI, r3
 8001c72:	f3bf 8f6f 	isb	sy
 8001c76:	f3bf 8f4f 	dsb	sy
 8001c7a:	617b      	str	r3, [r7, #20]
    }
 8001c7c:	bf00      	nop
 8001c7e:	e7fe      	b.n	8001c7e <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001c86:	d90a      	bls.n	8001c9e <xQueueGenericCreate+0x86>
        __asm volatile
 8001c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c8c:	f383 8811 	msr	BASEPRI, r3
 8001c90:	f3bf 8f6f 	isb	sy
 8001c94:	f3bf 8f4f 	dsb	sy
 8001c98:	613b      	str	r3, [r7, #16]
    }
 8001c9a:	bf00      	nop
 8001c9c:	e7fe      	b.n	8001c9c <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca0:	3350      	adds	r3, #80	; 0x50
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f002 f95a 	bl	8003f5c <pvPortMalloc>
 8001ca8:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8001caa:	6a3b      	ldr	r3, [r7, #32]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00d      	beq.n	8001ccc <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001cb0:	6a3b      	ldr	r3, [r7, #32]
 8001cb2:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	3350      	adds	r3, #80	; 0x50
 8001cb8:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001cba:	79fa      	ldrb	r2, [r7, #7]
 8001cbc:	6a3b      	ldr	r3, [r7, #32]
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	69fa      	ldr	r2, [r7, #28]
 8001cc4:	68b9      	ldr	r1, [r7, #8]
 8001cc6:	68f8      	ldr	r0, [r7, #12]
 8001cc8:	f000 f805 	bl	8001cd6 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8001ccc:	6a3b      	ldr	r3, [r7, #32]
    }
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3728      	adds	r7, #40	; 0x28
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b084      	sub	sp, #16
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
 8001ce2:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d103      	bne.n	8001cf2 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	e002      	b.n	8001cf8 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001cf8:	69bb      	ldr	r3, [r7, #24]
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	68ba      	ldr	r2, [r7, #8]
 8001d02:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001d04:	2101      	movs	r1, #1
 8001d06:	69b8      	ldr	r0, [r7, #24]
 8001d08:	f7ff ff1e 	bl	8001b48 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	78fa      	ldrb	r2, [r7, #3]
 8001d10:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	68ba      	ldr	r2, [r7, #8]
 8001d18:	68f9      	ldr	r1, [r7, #12]
 8001d1a:	2073      	movs	r0, #115	; 0x73
 8001d1c:	f003 fa8a 	bl	8005234 <SEGGER_SYSVIEW_RecordU32x3>
}
 8001d20:	bf00      	nop
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b090      	sub	sp, #64	; 0x40
 8001d2c:	af02      	add	r7, sp, #8
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001d36:	2300      	movs	r3, #0
 8001d38:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8001d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d10a      	bne.n	8001d5a <xQueueGenericSend+0x32>
        __asm volatile
 8001d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d48:	f383 8811 	msr	BASEPRI, r3
 8001d4c:	f3bf 8f6f 	isb	sy
 8001d50:	f3bf 8f4f 	dsb	sy
 8001d54:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8001d56:	bf00      	nop
 8001d58:	e7fe      	b.n	8001d58 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d103      	bne.n	8001d68 <xQueueGenericSend+0x40>
 8001d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d101      	bne.n	8001d6c <xQueueGenericSend+0x44>
 8001d68:	2301      	movs	r3, #1
 8001d6a:	e000      	b.n	8001d6e <xQueueGenericSend+0x46>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10a      	bne.n	8001d88 <xQueueGenericSend+0x60>
        __asm volatile
 8001d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d76:	f383 8811 	msr	BASEPRI, r3
 8001d7a:	f3bf 8f6f 	isb	sy
 8001d7e:	f3bf 8f4f 	dsb	sy
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8001d84:	bf00      	nop
 8001d86:	e7fe      	b.n	8001d86 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d103      	bne.n	8001d96 <xQueueGenericSend+0x6e>
 8001d8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d101      	bne.n	8001d9a <xQueueGenericSend+0x72>
 8001d96:	2301      	movs	r3, #1
 8001d98:	e000      	b.n	8001d9c <xQueueGenericSend+0x74>
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d10a      	bne.n	8001db6 <xQueueGenericSend+0x8e>
        __asm volatile
 8001da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001da4:	f383 8811 	msr	BASEPRI, r3
 8001da8:	f3bf 8f6f 	isb	sy
 8001dac:	f3bf 8f4f 	dsb	sy
 8001db0:	623b      	str	r3, [r7, #32]
    }
 8001db2:	bf00      	nop
 8001db4:	e7fe      	b.n	8001db4 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001db6:	f001 f9cf 	bl	8003158 <xTaskGetSchedulerState>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d102      	bne.n	8001dc6 <xQueueGenericSend+0x9e>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <xQueueGenericSend+0xa2>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e000      	b.n	8001dcc <xQueueGenericSend+0xa4>
 8001dca:	2300      	movs	r3, #0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d10a      	bne.n	8001de6 <xQueueGenericSend+0xbe>
        __asm volatile
 8001dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dd4:	f383 8811 	msr	BASEPRI, r3
 8001dd8:	f3bf 8f6f 	isb	sy
 8001ddc:	f3bf 8f4f 	dsb	sy
 8001de0:	61fb      	str	r3, [r7, #28]
    }
 8001de2:	bf00      	nop
 8001de4:	e7fe      	b.n	8001de4 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001de6:	f001 ff8d 	bl	8003d04 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d302      	bcc.n	8001dfc <xQueueGenericSend+0xd4>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d136      	bne.n	8001e6a <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8001dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f003 ffa4 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8001e04:	68ba      	ldr	r2, [r7, #8]
 8001e06:	6879      	ldr	r1, [r7, #4]
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	4601      	mov	r1, r0
 8001e10:	205a      	movs	r0, #90	; 0x5a
 8001e12:	f003 fa85 	bl	8005320 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e1c:	f000 fa78 	bl	8002310 <prvCopyDataToQueue>
 8001e20:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d010      	beq.n	8001e4c <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e2c:	3324      	adds	r3, #36	; 0x24
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f000 fff2 	bl	8002e18 <xTaskRemoveFromEventList>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d013      	beq.n	8001e62 <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8001e3a:	4b4d      	ldr	r3, [pc, #308]	; (8001f70 <xQueueGenericSend+0x248>)
 8001e3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e40:	601a      	str	r2, [r3, #0]
 8001e42:	f3bf 8f4f 	dsb	sy
 8001e46:	f3bf 8f6f 	isb	sy
 8001e4a:	e00a      	b.n	8001e62 <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8001e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d007      	beq.n	8001e62 <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8001e52:	4b47      	ldr	r3, [pc, #284]	; (8001f70 <xQueueGenericSend+0x248>)
 8001e54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e58:	601a      	str	r2, [r3, #0]
 8001e5a:	f3bf 8f4f 	dsb	sy
 8001e5e:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8001e62:	f001 ff7f 	bl	8003d64 <vPortExitCritical>
                return pdPASS;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e07d      	b.n	8001f66 <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d110      	bne.n	8001e92 <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001e70:	f001 ff78 	bl	8003d64 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8001e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e76:	4618      	mov	r0, r3
 8001e78:	f003 ff68 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	6879      	ldr	r1, [r7, #4]
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	460b      	mov	r3, r1
 8001e86:	4601      	mov	r1, r0
 8001e88:	205a      	movs	r0, #90	; 0x5a
 8001e8a:	f003 fa49 	bl	8005320 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	e069      	b.n	8001f66 <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d106      	bne.n	8001ea6 <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f001 f821 	bl	8002ee4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001ea6:	f001 ff5d 	bl	8003d64 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001eaa:	f000 fd6d 	bl	8002988 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001eae:	f001 ff29 	bl	8003d04 <vPortEnterCritical>
 8001eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001eb8:	b25b      	sxtb	r3, r3
 8001eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ebe:	d103      	bne.n	8001ec8 <xQueueGenericSend+0x1a0>
 8001ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ece:	b25b      	sxtb	r3, r3
 8001ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed4:	d103      	bne.n	8001ede <xQueueGenericSend+0x1b6>
 8001ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ede:	f001 ff41 	bl	8003d64 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001ee2:	1d3a      	adds	r2, r7, #4
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	4611      	mov	r1, r2
 8001eea:	4618      	mov	r0, r3
 8001eec:	f001 f810 	bl	8002f10 <xTaskCheckForTimeOut>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d124      	bne.n	8001f40 <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001ef6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001ef8:	f000 fb02 	bl	8002500 <prvIsQueueFull>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d018      	beq.n	8001f34 <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f04:	3310      	adds	r3, #16
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	4611      	mov	r1, r2
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 ff32 	bl	8002d74 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8001f10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f12:	f000 fa8d 	bl	8002430 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8001f16:	f000 fd45 	bl	80029a4 <xTaskResumeAll>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f47f af62 	bne.w	8001de6 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8001f22:	4b13      	ldr	r3, [pc, #76]	; (8001f70 <xQueueGenericSend+0x248>)
 8001f24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f28:	601a      	str	r2, [r3, #0]
 8001f2a:	f3bf 8f4f 	dsb	sy
 8001f2e:	f3bf 8f6f 	isb	sy
 8001f32:	e758      	b.n	8001de6 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8001f34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f36:	f000 fa7b 	bl	8002430 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001f3a:	f000 fd33 	bl	80029a4 <xTaskResumeAll>
 8001f3e:	e752      	b.n	8001de6 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8001f40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001f42:	f000 fa75 	bl	8002430 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001f46:	f000 fd2d 	bl	80029a4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8001f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f003 fefd 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8001f52:	68ba      	ldr	r2, [r7, #8]
 8001f54:	6879      	ldr	r1, [r7, #4]
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4601      	mov	r1, r0
 8001f5e:	205a      	movs	r0, #90	; 0x5a
 8001f60:	f003 f9de 	bl	8005320 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8001f64:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3738      	adds	r7, #56	; 0x38
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	e000ed04 	.word	0xe000ed04

08001f74 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b090      	sub	sp, #64	; 0x40
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	60f8      	str	r0, [r7, #12]
 8001f7c:	60b9      	str	r1, [r7, #8]
 8001f7e:	607a      	str	r2, [r7, #4]
 8001f80:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8001f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d10a      	bne.n	8001fa2 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8001f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f90:	f383 8811 	msr	BASEPRI, r3
 8001f94:	f3bf 8f6f 	isb	sy
 8001f98:	f3bf 8f4f 	dsb	sy
 8001f9c:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8001f9e:	bf00      	nop
 8001fa0:	e7fe      	b.n	8001fa0 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d103      	bne.n	8001fb0 <xQueueGenericSendFromISR+0x3c>
 8001fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d101      	bne.n	8001fb4 <xQueueGenericSendFromISR+0x40>
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <xQueueGenericSendFromISR+0x42>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10a      	bne.n	8001fd0 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8001fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fbe:	f383 8811 	msr	BASEPRI, r3
 8001fc2:	f3bf 8f6f 	isb	sy
 8001fc6:	f3bf 8f4f 	dsb	sy
 8001fca:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8001fcc:	bf00      	nop
 8001fce:	e7fe      	b.n	8001fce <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d103      	bne.n	8001fde <xQueueGenericSendFromISR+0x6a>
 8001fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d101      	bne.n	8001fe2 <xQueueGenericSendFromISR+0x6e>
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e000      	b.n	8001fe4 <xQueueGenericSendFromISR+0x70>
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d10a      	bne.n	8001ffe <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8001fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001fec:	f383 8811 	msr	BASEPRI, r3
 8001ff0:	f3bf 8f6f 	isb	sy
 8001ff4:	f3bf 8f4f 	dsb	sy
 8001ff8:	623b      	str	r3, [r7, #32]
    }
 8001ffa:	bf00      	nop
 8001ffc:	e7fe      	b.n	8001ffc <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001ffe:	f001 ff6d 	bl	8003edc <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002002:	f3ef 8211 	mrs	r2, BASEPRI
 8002006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800200a:	f383 8811 	msr	BASEPRI, r3
 800200e:	f3bf 8f6f 	isb	sy
 8002012:	f3bf 8f4f 	dsb	sy
 8002016:	61fa      	str	r2, [r7, #28]
 8002018:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800201a:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800201c:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800201e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002020:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002026:	429a      	cmp	r2, r3
 8002028:	d302      	bcc.n	8002030 <xQueueGenericSendFromISR+0xbc>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	2b02      	cmp	r3, #2
 800202e:	d148      	bne.n	80020c2 <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002032:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002036:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800203a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800203c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800203e:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 8002040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002042:	4618      	mov	r0, r3
 8002044:	f003 fe82 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002048:	4601      	mov	r1, r0
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	461a      	mov	r2, r3
 800204e:	2060      	movs	r0, #96	; 0x60
 8002050:	f003 f896 	bl	8005180 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	68b9      	ldr	r1, [r7, #8]
 8002058:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800205a:	f000 f959 	bl	8002310 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800205e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002066:	d112      	bne.n	800208e <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002068:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800206a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800206c:	2b00      	cmp	r3, #0
 800206e:	d025      	beq.n	80020bc <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002072:	3324      	adds	r3, #36	; 0x24
 8002074:	4618      	mov	r0, r3
 8002076:	f000 fecf 	bl	8002e18 <xTaskRemoveFromEventList>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d01d      	beq.n	80020bc <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d01a      	beq.n	80020bc <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2201      	movs	r2, #1
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	e016      	b.n	80020bc <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800208e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002092:	2b7f      	cmp	r3, #127	; 0x7f
 8002094:	d10a      	bne.n	80020ac <xQueueGenericSendFromISR+0x138>
        __asm volatile
 8002096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800209a:	f383 8811 	msr	BASEPRI, r3
 800209e:	f3bf 8f6f 	isb	sy
 80020a2:	f3bf 8f4f 	dsb	sy
 80020a6:	617b      	str	r3, [r7, #20]
    }
 80020a8:	bf00      	nop
 80020aa:	e7fe      	b.n	80020aa <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80020ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80020b0:	3301      	adds	r3, #1
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	b25a      	sxtb	r2, r3
 80020b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80020bc:	2301      	movs	r3, #1
 80020be:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80020c0:	e00b      	b.n	80020da <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80020c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 fe41 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80020ca:	4601      	mov	r1, r0
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	461a      	mov	r2, r3
 80020d0:	2060      	movs	r0, #96	; 0x60
 80020d2:	f003 f855 	bl	8005180 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020dc:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80020e4:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80020e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3740      	adds	r7, #64	; 0x40
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80020f0:	b590      	push	{r4, r7, lr}
 80020f2:	b08f      	sub	sp, #60	; 0x3c
 80020f4:	af02      	add	r7, sp, #8
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80020fc:	2300      	movs	r3, #0
 80020fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10a      	bne.n	8002120 <xQueueReceive+0x30>
        __asm volatile
 800210a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800210e:	f383 8811 	msr	BASEPRI, r3
 8002112:	f3bf 8f6f 	isb	sy
 8002116:	f3bf 8f4f 	dsb	sy
 800211a:	623b      	str	r3, [r7, #32]
    }
 800211c:	bf00      	nop
 800211e:	e7fe      	b.n	800211e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d103      	bne.n	800212e <xQueueReceive+0x3e>
 8002126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <xQueueReceive+0x42>
 800212e:	2301      	movs	r3, #1
 8002130:	e000      	b.n	8002134 <xQueueReceive+0x44>
 8002132:	2300      	movs	r3, #0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10a      	bne.n	800214e <xQueueReceive+0x5e>
        __asm volatile
 8002138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800213c:	f383 8811 	msr	BASEPRI, r3
 8002140:	f3bf 8f6f 	isb	sy
 8002144:	f3bf 8f4f 	dsb	sy
 8002148:	61fb      	str	r3, [r7, #28]
    }
 800214a:	bf00      	nop
 800214c:	e7fe      	b.n	800214c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800214e:	f001 f803 	bl	8003158 <xTaskGetSchedulerState>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d102      	bne.n	800215e <xQueueReceive+0x6e>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <xQueueReceive+0x72>
 800215e:	2301      	movs	r3, #1
 8002160:	e000      	b.n	8002164 <xQueueReceive+0x74>
 8002162:	2300      	movs	r3, #0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d10a      	bne.n	800217e <xQueueReceive+0x8e>
        __asm volatile
 8002168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800216c:	f383 8811 	msr	BASEPRI, r3
 8002170:	f3bf 8f6f 	isb	sy
 8002174:	f3bf 8f4f 	dsb	sy
 8002178:	61bb      	str	r3, [r7, #24]
    }
 800217a:	bf00      	nop
 800217c:	e7fe      	b.n	800217c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800217e:	f001 fdc1 	bl	8003d04 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002186:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218a:	2b00      	cmp	r3, #0
 800218c:	d02f      	beq.n	80021ee <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800218e:	68b9      	ldr	r1, [r7, #8]
 8002190:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002192:	f000 f927 	bl	80023e4 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002198:	4618      	mov	r0, r3
 800219a:	f003 fdd7 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 800219e:	4604      	mov	r4, r0
 80021a0:	2000      	movs	r0, #0
 80021a2:	f003 fdd3 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80021a6:	4602      	mov	r2, r0
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2101      	movs	r1, #1
 80021ac:	9100      	str	r1, [sp, #0]
 80021ae:	4621      	mov	r1, r4
 80021b0:	205c      	movs	r0, #92	; 0x5c
 80021b2:	f003 f8b5 	bl	8005320 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80021b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b8:	1e5a      	subs	r2, r3, #1
 80021ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021bc:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80021be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00f      	beq.n	80021e6 <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80021c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c8:	3310      	adds	r3, #16
 80021ca:	4618      	mov	r0, r3
 80021cc:	f000 fe24 	bl	8002e18 <xTaskRemoveFromEventList>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d007      	beq.n	80021e6 <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80021d6:	4b4d      	ldr	r3, [pc, #308]	; (800230c <xQueueReceive+0x21c>)
 80021d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	f3bf 8f4f 	dsb	sy
 80021e2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80021e6:	f001 fdbd 	bl	8003d64 <vPortExitCritical>
                return pdPASS;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e08a      	b.n	8002304 <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d113      	bne.n	800221c <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80021f4:	f001 fdb6 	bl	8003d64 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80021f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021fa:	4618      	mov	r0, r3
 80021fc:	f003 fda6 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002200:	4604      	mov	r4, r0
 8002202:	2000      	movs	r0, #0
 8002204:	f003 fda2 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 8002208:	4602      	mov	r2, r0
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2101      	movs	r1, #1
 800220e:	9100      	str	r1, [sp, #0]
 8002210:	4621      	mov	r1, r4
 8002212:	205c      	movs	r0, #92	; 0x5c
 8002214:	f003 f884 	bl	8005320 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002218:	2300      	movs	r3, #0
 800221a:	e073      	b.n	8002304 <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 800221c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800221e:	2b00      	cmp	r3, #0
 8002220:	d106      	bne.n	8002230 <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002222:	f107 0310 	add.w	r3, r7, #16
 8002226:	4618      	mov	r0, r3
 8002228:	f000 fe5c 	bl	8002ee4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800222c:	2301      	movs	r3, #1
 800222e:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002230:	f001 fd98 	bl	8003d64 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002234:	f000 fba8 	bl	8002988 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002238:	f001 fd64 	bl	8003d04 <vPortEnterCritical>
 800223c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002242:	b25b      	sxtb	r3, r3
 8002244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002248:	d103      	bne.n	8002252 <xQueueReceive+0x162>
 800224a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002254:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002258:	b25b      	sxtb	r3, r3
 800225a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800225e:	d103      	bne.n	8002268 <xQueueReceive+0x178>
 8002260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002262:	2200      	movs	r2, #0
 8002264:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002268:	f001 fd7c 	bl	8003d64 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800226c:	1d3a      	adds	r2, r7, #4
 800226e:	f107 0310 	add.w	r3, r7, #16
 8002272:	4611      	mov	r1, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fe4b 	bl	8002f10 <xTaskCheckForTimeOut>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d124      	bne.n	80022ca <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002280:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002282:	f000 f927 	bl	80024d4 <prvIsQueueEmpty>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d018      	beq.n	80022be <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800228c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800228e:	3324      	adds	r3, #36	; 0x24
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f000 fd6d 	bl	8002d74 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800229a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800229c:	f000 f8c8 	bl	8002430 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80022a0:	f000 fb80 	bl	80029a4 <xTaskResumeAll>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f47f af69 	bne.w	800217e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80022ac:	4b17      	ldr	r3, [pc, #92]	; (800230c <xQueueReceive+0x21c>)
 80022ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	f3bf 8f4f 	dsb	sy
 80022b8:	f3bf 8f6f 	isb	sy
 80022bc:	e75f      	b.n	800217e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80022be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80022c0:	f000 f8b6 	bl	8002430 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80022c4:	f000 fb6e 	bl	80029a4 <xTaskResumeAll>
 80022c8:	e759      	b.n	800217e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80022ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80022cc:	f000 f8b0 	bl	8002430 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80022d0:	f000 fb68 	bl	80029a4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80022d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80022d6:	f000 f8fd 	bl	80024d4 <prvIsQueueEmpty>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f43f af4e 	beq.w	800217e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80022e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e4:	4618      	mov	r0, r3
 80022e6:	f003 fd31 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80022ea:	4604      	mov	r4, r0
 80022ec:	2000      	movs	r0, #0
 80022ee:	f003 fd2d 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 80022f2:	4602      	mov	r2, r0
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2101      	movs	r1, #1
 80022f8:	9100      	str	r1, [sp, #0]
 80022fa:	4621      	mov	r1, r4
 80022fc:	205c      	movs	r0, #92	; 0x5c
 80022fe:	f003 f80f 	bl	8005320 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002302:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002304:	4618      	mov	r0, r3
 8002306:	3734      	adds	r7, #52	; 0x34
 8002308:	46bd      	mov	sp, r7
 800230a:	bd90      	pop	{r4, r7, pc}
 800230c:	e000ed04 	.word	0xe000ed04

08002310 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002324:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	2b00      	cmp	r3, #0
 800232c:	d10d      	bne.n	800234a <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d14d      	bne.n	80023d2 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	4618      	mov	r0, r3
 800233c:	f000 ff2a 	bl	8003194 <xTaskPriorityDisinherit>
 8002340:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	2200      	movs	r2, #0
 8002346:	609a      	str	r2, [r3, #8]
 8002348:	e043      	b.n	80023d2 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d119      	bne.n	8002384 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6858      	ldr	r0, [r3, #4]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	461a      	mov	r2, r3
 800235a:	68b9      	ldr	r1, [r7, #8]
 800235c:	f003 fe82 	bl	8006064 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002368:	441a      	add	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	429a      	cmp	r2, r3
 8002378:	d32b      	bcc.n	80023d2 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	605a      	str	r2, [r3, #4]
 8002382:	e026      	b.n	80023d2 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	68d8      	ldr	r0, [r3, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	461a      	mov	r2, r3
 800238e:	68b9      	ldr	r1, [r7, #8]
 8002390:	f003 fe68 	bl	8006064 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	68da      	ldr	r2, [r3, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	425b      	negs	r3, r3
 800239e:	441a      	add	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	68da      	ldr	r2, [r3, #12]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d207      	bcs.n	80023c0 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b8:	425b      	negs	r3, r3
 80023ba:	441a      	add	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	d105      	bne.n	80023d2 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1c5a      	adds	r2, r3, #1
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80023da:	697b      	ldr	r3, [r7, #20]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d018      	beq.n	8002428 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	441a      	add	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68da      	ldr	r2, [r3, #12]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	429a      	cmp	r2, r3
 800240e:	d303      	bcc.n	8002418 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	68d9      	ldr	r1, [r3, #12]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	461a      	mov	r2, r3
 8002422:	6838      	ldr	r0, [r7, #0]
 8002424:	f003 fe1e 	bl	8006064 <memcpy>
    }
}
 8002428:	bf00      	nop
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002438:	f001 fc64 	bl	8003d04 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002442:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002444:	e011      	b.n	800246a <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	2b00      	cmp	r3, #0
 800244c:	d012      	beq.n	8002474 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3324      	adds	r3, #36	; 0x24
 8002452:	4618      	mov	r0, r3
 8002454:	f000 fce0 	bl	8002e18 <xTaskRemoveFromEventList>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 800245e:	f000 fdbd 	bl	8002fdc <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002462:	7bfb      	ldrb	r3, [r7, #15]
 8002464:	3b01      	subs	r3, #1
 8002466:	b2db      	uxtb	r3, r3
 8002468:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800246a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800246e:	2b00      	cmp	r3, #0
 8002470:	dce9      	bgt.n	8002446 <prvUnlockQueue+0x16>
 8002472:	e000      	b.n	8002476 <prvUnlockQueue+0x46>
                        break;
 8002474:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	22ff      	movs	r2, #255	; 0xff
 800247a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800247e:	f001 fc71 	bl	8003d64 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002482:	f001 fc3f 	bl	8003d04 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800248c:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800248e:	e011      	b.n	80024b4 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	691b      	ldr	r3, [r3, #16]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d012      	beq.n	80024be <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3310      	adds	r3, #16
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fcbb 	bl	8002e18 <xTaskRemoveFromEventList>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80024a8:	f000 fd98 	bl	8002fdc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80024ac:	7bbb      	ldrb	r3, [r7, #14]
 80024ae:	3b01      	subs	r3, #1
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80024b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	dce9      	bgt.n	8002490 <prvUnlockQueue+0x60>
 80024bc:	e000      	b.n	80024c0 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80024be:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	22ff      	movs	r2, #255	; 0xff
 80024c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80024c8:	f001 fc4c 	bl	8003d64 <vPortExitCritical>
}
 80024cc:	bf00      	nop
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80024dc:	f001 fc12 	bl	8003d04 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d102      	bne.n	80024ee <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80024e8:	2301      	movs	r3, #1
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	e001      	b.n	80024f2 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80024ee:	2300      	movs	r3, #0
 80024f0:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80024f2:	f001 fc37 	bl	8003d64 <vPortExitCritical>

    return xReturn;
 80024f6:	68fb      	ldr	r3, [r7, #12]
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3710      	adds	r7, #16
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002508:	f001 fbfc 	bl	8003d04 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002514:	429a      	cmp	r2, r3
 8002516:	d102      	bne.n	800251e <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002518:	2301      	movs	r3, #1
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	e001      	b.n	8002522 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800251e:	2300      	movs	r3, #0
 8002520:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002522:	f001 fc1f 	bl	8003d64 <vPortExitCritical>

    return xReturn;
 8002526:	68fb      	ldr	r3, [r7, #12]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	e01e      	b.n	800257e <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002540:	4a13      	ldr	r2, [pc, #76]	; (8002590 <vQueueAddToRegistry+0x60>)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d115      	bne.n	8002578 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800254c:	4910      	ldr	r1, [pc, #64]	; (8002590 <vQueueAddToRegistry+0x60>)
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002556:	4a0e      	ldr	r2, [pc, #56]	; (8002590 <vQueueAddToRegistry+0x60>)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	4413      	add	r3, r2
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4618      	mov	r0, r3
 8002566:	f003 fbf1 	bl	8005d4c <SEGGER_SYSVIEW_ShrinkId>
 800256a:	4601      	mov	r1, r0
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	461a      	mov	r2, r3
 8002570:	2071      	movs	r0, #113	; 0x71
 8002572:	f002 fe05 	bl	8005180 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002576:	e006      	b.n	8002586 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	3301      	adds	r3, #1
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2b07      	cmp	r3, #7
 8002582:	d9dd      	bls.n	8002540 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002584:	bf00      	nop
 8002586:	bf00      	nop
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	20014424 	.word	0x20014424

08002594 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80025a4:	f001 fbae 	bl	8003d04 <vPortEnterCritical>
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025ae:	b25b      	sxtb	r3, r3
 80025b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025b4:	d103      	bne.n	80025be <vQueueWaitForMessageRestricted+0x2a>
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025c4:	b25b      	sxtb	r3, r3
 80025c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ca:	d103      	bne.n	80025d4 <vQueueWaitForMessageRestricted+0x40>
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	2200      	movs	r2, #0
 80025d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80025d4:	f001 fbc6 	bl	8003d64 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d106      	bne.n	80025ee <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	3324      	adds	r3, #36	; 0x24
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	68b9      	ldr	r1, [r7, #8]
 80025e8:	4618      	mov	r0, r3
 80025ea:	f000 fbe7 	bl	8002dbc <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80025ee:	6978      	ldr	r0, [r7, #20]
 80025f0:	f7ff ff1e 	bl	8002430 <prvUnlockQueue>
    }
 80025f4:	bf00      	nop
 80025f6:	3718      	adds	r7, #24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08c      	sub	sp, #48	; 0x30
 8002600:	af04      	add	r7, sp, #16
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	603b      	str	r3, [r7, #0]
 8002608:	4613      	mov	r3, r2
 800260a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800260c:	88fb      	ldrh	r3, [r7, #6]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4618      	mov	r0, r3
 8002612:	f001 fca3 	bl	8003f5c <pvPortMalloc>
 8002616:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00e      	beq.n	800263c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800261e:	2058      	movs	r0, #88	; 0x58
 8002620:	f001 fc9c 	bl	8003f5c <pvPortMalloc>
 8002624:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d003      	beq.n	8002634 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	697a      	ldr	r2, [r7, #20]
 8002630:	631a      	str	r2, [r3, #48]	; 0x30
 8002632:	e005      	b.n	8002640 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002634:	6978      	ldr	r0, [r7, #20]
 8002636:	f001 fd71 	bl	800411c <vPortFree>
 800263a:	e001      	b.n	8002640 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 800263c:	2300      	movs	r3, #0
 800263e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d013      	beq.n	800266e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002646:	88fa      	ldrh	r2, [r7, #6]
 8002648:	2300      	movs	r3, #0
 800264a:	9303      	str	r3, [sp, #12]
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	9302      	str	r3, [sp, #8]
 8002650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002652:	9301      	str	r3, [sp, #4]
 8002654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	68b9      	ldr	r1, [r7, #8]
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 f80e 	bl	800267e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002662:	69f8      	ldr	r0, [r7, #28]
 8002664:	f000 f8a2 	bl	80027ac <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002668:	2301      	movs	r3, #1
 800266a:	61bb      	str	r3, [r7, #24]
 800266c:	e002      	b.n	8002674 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295
 8002672:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002674:	69bb      	ldr	r3, [r7, #24]
    }
 8002676:	4618      	mov	r0, r3
 8002678:	3720      	adds	r7, #32
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}

0800267e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800267e:	b580      	push	{r7, lr}
 8002680:	b088      	sub	sp, #32
 8002682:	af00      	add	r7, sp, #0
 8002684:	60f8      	str	r0, [r7, #12]
 8002686:	60b9      	str	r1, [r7, #8]
 8002688:	607a      	str	r2, [r7, #4]
 800268a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800268c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	461a      	mov	r2, r3
 8002696:	21a5      	movs	r1, #165	; 0xa5
 8002698:	f003 fcf2 	bl	8006080 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800269c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800269e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026a6:	3b01      	subs	r3, #1
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	f023 0307 	bic.w	r3, r3, #7
 80026b4:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	f003 0307 	and.w	r3, r3, #7
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d00a      	beq.n	80026d6 <prvInitialiseNewTask+0x58>
        __asm volatile
 80026c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c4:	f383 8811 	msr	BASEPRI, r3
 80026c8:	f3bf 8f6f 	isb	sy
 80026cc:	f3bf 8f4f 	dsb	sy
 80026d0:	617b      	str	r3, [r7, #20]
    }
 80026d2:	bf00      	nop
 80026d4:	e7fe      	b.n	80026d4 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d01f      	beq.n	800271c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80026dc:	2300      	movs	r3, #0
 80026de:	61fb      	str	r3, [r7, #28]
 80026e0:	e012      	b.n	8002708 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	4413      	add	r3, r2
 80026e8:	7819      	ldrb	r1, [r3, #0]
 80026ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	4413      	add	r3, r2
 80026f0:	3334      	adds	r3, #52	; 0x34
 80026f2:	460a      	mov	r2, r1
 80026f4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	4413      	add	r3, r2
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d006      	beq.n	8002710 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	3301      	adds	r3, #1
 8002706:	61fb      	str	r3, [r7, #28]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	2b09      	cmp	r3, #9
 800270c:	d9e9      	bls.n	80026e2 <prvInitialiseNewTask+0x64>
 800270e:	e000      	b.n	8002712 <prvInitialiseNewTask+0x94>
            {
                break;
 8002710:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800271a:	e003      	b.n	8002724 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800271c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002726:	2b04      	cmp	r3, #4
 8002728:	d901      	bls.n	800272e <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800272a:	2304      	movs	r3, #4
 800272c:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800272e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002730:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002732:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002736:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002738:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 800273a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273c:	2200      	movs	r2, #0
 800273e:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002742:	3304      	adds	r3, #4
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff f96b 	bl	8001a20 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800274a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274c:	3318      	adds	r3, #24
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff f966 	bl	8001a20 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002756:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002758:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800275a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800275c:	f1c3 0205 	rsb	r2, r3, #5
 8002760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002762:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002766:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002768:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 800276a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800276c:	3350      	adds	r3, #80	; 0x50
 800276e:	2204      	movs	r2, #4
 8002770:	2100      	movs	r1, #0
 8002772:	4618      	mov	r0, r3
 8002774:	f003 fc84 	bl	8006080 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800277a:	3354      	adds	r3, #84	; 0x54
 800277c:	2201      	movs	r2, #1
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f003 fc7d 	bl	8006080 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	68f9      	ldr	r1, [r7, #12]
 800278a:	69b8      	ldr	r0, [r7, #24]
 800278c:	f001 f90c 	bl	80039a8 <pxPortInitialiseStack>
 8002790:	4602      	mov	r2, r0
 8002792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002794:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800279c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800279e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027a0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80027a2:	bf00      	nop
 80027a4:	3720      	adds	r7, #32
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
	...

080027ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80027ac:	b5b0      	push	{r4, r5, r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af02      	add	r7, sp, #8
 80027b2:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80027b4:	f001 faa6 	bl	8003d04 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80027b8:	4b3b      	ldr	r3, [pc, #236]	; (80028a8 <prvAddNewTaskToReadyList+0xfc>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	3301      	adds	r3, #1
 80027be:	4a3a      	ldr	r2, [pc, #232]	; (80028a8 <prvAddNewTaskToReadyList+0xfc>)
 80027c0:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80027c2:	4b3a      	ldr	r3, [pc, #232]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d109      	bne.n	80027de <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80027ca:	4a38      	ldr	r2, [pc, #224]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80027d0:	4b35      	ldr	r3, [pc, #212]	; (80028a8 <prvAddNewTaskToReadyList+0xfc>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d110      	bne.n	80027fa <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80027d8:	f000 fc24 	bl	8003024 <prvInitialiseTaskLists>
 80027dc:	e00d      	b.n	80027fa <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80027de:	4b34      	ldr	r3, [pc, #208]	; (80028b0 <prvAddNewTaskToReadyList+0x104>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d109      	bne.n	80027fa <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80027e6:	4b31      	ldr	r3, [pc, #196]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d802      	bhi.n	80027fa <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80027f4:	4a2d      	ldr	r2, [pc, #180]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80027fa:	4b2e      	ldr	r3, [pc, #184]	; (80028b4 <prvAddNewTaskToReadyList+0x108>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	3301      	adds	r3, #1
 8002800:	4a2c      	ldr	r2, [pc, #176]	; (80028b4 <prvAddNewTaskToReadyList+0x108>)
 8002802:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002804:	4b2b      	ldr	r3, [pc, #172]	; (80028b4 <prvAddNewTaskToReadyList+0x108>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d016      	beq.n	8002840 <prvAddNewTaskToReadyList+0x94>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4618      	mov	r0, r3
 8002816:	f003 f973 	bl	8005b00 <SEGGER_SYSVIEW_OnTaskCreate>
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	461d      	mov	r5, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	461c      	mov	r4, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	1ae3      	subs	r3, r4, r3
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	462b      	mov	r3, r5
 800283c:	f001 fe34 	bl	80044a8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4618      	mov	r0, r3
 8002844:	f003 f9e0 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284c:	2201      	movs	r2, #1
 800284e:	409a      	lsls	r2, r3
 8002850:	4b19      	ldr	r3, [pc, #100]	; (80028b8 <prvAddNewTaskToReadyList+0x10c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4313      	orrs	r3, r2
 8002856:	4a18      	ldr	r2, [pc, #96]	; (80028b8 <prvAddNewTaskToReadyList+0x10c>)
 8002858:	6013      	str	r3, [r2, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800285e:	4613      	mov	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4a15      	ldr	r2, [pc, #84]	; (80028bc <prvAddNewTaskToReadyList+0x110>)
 8002868:	441a      	add	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	3304      	adds	r3, #4
 800286e:	4619      	mov	r1, r3
 8002870:	4610      	mov	r0, r2
 8002872:	f7ff f8e2 	bl	8001a3a <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002876:	f001 fa75 	bl	8003d64 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800287a:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <prvAddNewTaskToReadyList+0x104>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00e      	beq.n	80028a0 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002882:	4b0a      	ldr	r3, [pc, #40]	; (80028ac <prvAddNewTaskToReadyList+0x100>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288c:	429a      	cmp	r2, r3
 800288e:	d207      	bcs.n	80028a0 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002890:	4b0b      	ldr	r3, [pc, #44]	; (80028c0 <prvAddNewTaskToReadyList+0x114>)
 8002892:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	f3bf 8f4f 	dsb	sy
 800289c:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bdb0      	pop	{r4, r5, r7, pc}
 80028a8:	2000016c 	.word	0x2000016c
 80028ac:	20000094 	.word	0x20000094
 80028b0:	20000178 	.word	0x20000178
 80028b4:	20000188 	.word	0x20000188
 80028b8:	20000174 	.word	0x20000174
 80028bc:	20000098 	.word	0x20000098
 80028c0:	e000ed04 	.word	0xe000ed04

080028c4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b086      	sub	sp, #24
 80028c8:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80028ca:	4b27      	ldr	r3, [pc, #156]	; (8002968 <vTaskStartScheduler+0xa4>)
 80028cc:	9301      	str	r3, [sp, #4]
 80028ce:	2300      	movs	r3, #0
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	2300      	movs	r3, #0
 80028d4:	2282      	movs	r2, #130	; 0x82
 80028d6:	4925      	ldr	r1, [pc, #148]	; (800296c <vTaskStartScheduler+0xa8>)
 80028d8:	4825      	ldr	r0, [pc, #148]	; (8002970 <vTaskStartScheduler+0xac>)
 80028da:	f7ff fe8f 	bl	80025fc <xTaskCreate>
 80028de:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d102      	bne.n	80028ec <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 80028e6:	f000 fd4d 	bl	8003384 <xTimerCreateTimerTask>
 80028ea:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d124      	bne.n	800293c <vTaskStartScheduler+0x78>
        __asm volatile
 80028f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f6:	f383 8811 	msr	BASEPRI, r3
 80028fa:	f3bf 8f6f 	isb	sy
 80028fe:	f3bf 8f4f 	dsb	sy
 8002902:	60bb      	str	r3, [r7, #8]
    }
 8002904:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002906:	4b1b      	ldr	r3, [pc, #108]	; (8002974 <vTaskStartScheduler+0xb0>)
 8002908:	f04f 32ff 	mov.w	r2, #4294967295
 800290c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800290e:	4b1a      	ldr	r3, [pc, #104]	; (8002978 <vTaskStartScheduler+0xb4>)
 8002910:	2201      	movs	r2, #1
 8002912:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002914:	4b19      	ldr	r3, [pc, #100]	; (800297c <vTaskStartScheduler+0xb8>)
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800291a:	4b19      	ldr	r3, [pc, #100]	; (8002980 <vTaskStartScheduler+0xbc>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	4b12      	ldr	r3, [pc, #72]	; (8002968 <vTaskStartScheduler+0xa4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	429a      	cmp	r2, r3
 8002924:	d102      	bne.n	800292c <vTaskStartScheduler+0x68>
 8002926:	f003 f8cf 	bl	8005ac8 <SEGGER_SYSVIEW_OnIdle>
 800292a:	e004      	b.n	8002936 <vTaskStartScheduler+0x72>
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <vTaskStartScheduler+0xbc>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f003 f927 	bl	8005b84 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002936:	f001 f8c5 	bl	8003ac4 <xPortStartScheduler>
 800293a:	e00e      	b.n	800295a <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002942:	d10a      	bne.n	800295a <vTaskStartScheduler+0x96>
        __asm volatile
 8002944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002948:	f383 8811 	msr	BASEPRI, r3
 800294c:	f3bf 8f6f 	isb	sy
 8002950:	f3bf 8f4f 	dsb	sy
 8002954:	607b      	str	r3, [r7, #4]
    }
 8002956:	bf00      	nop
 8002958:	e7fe      	b.n	8002958 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800295a:	4b0a      	ldr	r3, [pc, #40]	; (8002984 <vTaskStartScheduler+0xc0>)
 800295c:	681b      	ldr	r3, [r3, #0]
}
 800295e:	bf00      	nop
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20000190 	.word	0x20000190
 800296c:	08006a6c 	.word	0x08006a6c
 8002970:	08002ff5 	.word	0x08002ff5
 8002974:	2000018c 	.word	0x2000018c
 8002978:	20000178 	.word	0x20000178
 800297c:	20000170 	.word	0x20000170
 8002980:	20000094 	.word	0x20000094
 8002984:	2000000c 	.word	0x2000000c

08002988 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800298c:	4b04      	ldr	r3, [pc, #16]	; (80029a0 <vTaskSuspendAll+0x18>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	3301      	adds	r3, #1
 8002992:	4a03      	ldr	r2, [pc, #12]	; (80029a0 <vTaskSuspendAll+0x18>)
 8002994:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002996:	bf00      	nop
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	20000194 	.word	0x20000194

080029a4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80029b2:	4b43      	ldr	r3, [pc, #268]	; (8002ac0 <xTaskResumeAll+0x11c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d10a      	bne.n	80029d0 <xTaskResumeAll+0x2c>
        __asm volatile
 80029ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029be:	f383 8811 	msr	BASEPRI, r3
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	603b      	str	r3, [r7, #0]
    }
 80029cc:	bf00      	nop
 80029ce:	e7fe      	b.n	80029ce <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80029d0:	f001 f998 	bl	8003d04 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80029d4:	4b3a      	ldr	r3, [pc, #232]	; (8002ac0 <xTaskResumeAll+0x11c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	3b01      	subs	r3, #1
 80029da:	4a39      	ldr	r2, [pc, #228]	; (8002ac0 <xTaskResumeAll+0x11c>)
 80029dc:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80029de:	4b38      	ldr	r3, [pc, #224]	; (8002ac0 <xTaskResumeAll+0x11c>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d165      	bne.n	8002ab2 <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80029e6:	4b37      	ldr	r3, [pc, #220]	; (8002ac4 <xTaskResumeAll+0x120>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d061      	beq.n	8002ab2 <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80029ee:	e032      	b.n	8002a56 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f0:	4b35      	ldr	r3, [pc, #212]	; (8002ac8 <xTaskResumeAll+0x124>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	3318      	adds	r3, #24
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff f879 	bl	8001af4 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	3304      	adds	r3, #4
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7ff f874 	bl	8001af4 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f003 f8fa 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a18:	2201      	movs	r2, #1
 8002a1a:	409a      	lsls	r2, r3
 8002a1c:	4b2b      	ldr	r3, [pc, #172]	; (8002acc <xTaskResumeAll+0x128>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	4a2a      	ldr	r2, [pc, #168]	; (8002acc <xTaskResumeAll+0x128>)
 8002a24:	6013      	str	r3, [r2, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4413      	add	r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	4a27      	ldr	r2, [pc, #156]	; (8002ad0 <xTaskResumeAll+0x12c>)
 8002a34:	441a      	add	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	3304      	adds	r3, #4
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4610      	mov	r0, r2
 8002a3e:	f7fe fffc 	bl	8001a3a <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a46:	4b23      	ldr	r3, [pc, #140]	; (8002ad4 <xTaskResumeAll+0x130>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d302      	bcc.n	8002a56 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8002a50:	4b21      	ldr	r3, [pc, #132]	; (8002ad8 <xTaskResumeAll+0x134>)
 8002a52:	2201      	movs	r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002a56:	4b1c      	ldr	r3, [pc, #112]	; (8002ac8 <xTaskResumeAll+0x124>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1c8      	bne.n	80029f0 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002a64:	f000 fb5c 	bl	8003120 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002a68:	4b1c      	ldr	r3, [pc, #112]	; (8002adc <xTaskResumeAll+0x138>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d010      	beq.n	8002a96 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002a74:	f000 f858 	bl	8002b28 <xTaskIncrementTick>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d002      	beq.n	8002a84 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8002a7e:	4b16      	ldr	r3, [pc, #88]	; (8002ad8 <xTaskResumeAll+0x134>)
 8002a80:	2201      	movs	r2, #1
 8002a82:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	3b01      	subs	r3, #1
 8002a88:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1f1      	bne.n	8002a74 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8002a90:	4b12      	ldr	r3, [pc, #72]	; (8002adc <xTaskResumeAll+0x138>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002a96:	4b10      	ldr	r3, [pc, #64]	; (8002ad8 <xTaskResumeAll+0x134>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d009      	beq.n	8002ab2 <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <xTaskResumeAll+0x13c>)
 8002aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	f3bf 8f4f 	dsb	sy
 8002aae:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8002ab2:	f001 f957 	bl	8003d64 <vPortExitCritical>

    return xAlreadyYielded;
 8002ab6:	68bb      	ldr	r3, [r7, #8]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	20000194 	.word	0x20000194
 8002ac4:	2000016c 	.word	0x2000016c
 8002ac8:	2000012c 	.word	0x2000012c
 8002acc:	20000174 	.word	0x20000174
 8002ad0:	20000098 	.word	0x20000098
 8002ad4:	20000094 	.word	0x20000094
 8002ad8:	20000180 	.word	0x20000180
 8002adc:	2000017c 	.word	0x2000017c
 8002ae0:	e000ed04 	.word	0xe000ed04

08002ae4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8002aea:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <xTaskGetTickCount+0x1c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8002af0:	687b      	ldr	r3, [r7, #4]
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	20000170 	.word	0x20000170

08002b04 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002b0a:	f001 f9e7 	bl	8003edc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8002b0e:	2300      	movs	r3, #0
 8002b10:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8002b12:	4b04      	ldr	r3, [pc, #16]	; (8002b24 <xTaskGetTickCountFromISR+0x20>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002b18:	683b      	ldr	r3, [r7, #0]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20000170 	.word	0x20000170

08002b28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b086      	sub	sp, #24
 8002b2c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002b32:	4b50      	ldr	r3, [pc, #320]	; (8002c74 <xTaskIncrementTick+0x14c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f040 8092 	bne.w	8002c60 <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002b3c:	4b4e      	ldr	r3, [pc, #312]	; (8002c78 <xTaskIncrementTick+0x150>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002b44:	4a4c      	ldr	r2, [pc, #304]	; (8002c78 <xTaskIncrementTick+0x150>)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d120      	bne.n	8002b92 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002b50:	4b4a      	ldr	r3, [pc, #296]	; (8002c7c <xTaskIncrementTick+0x154>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00a      	beq.n	8002b70 <xTaskIncrementTick+0x48>
        __asm volatile
 8002b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b5e:	f383 8811 	msr	BASEPRI, r3
 8002b62:	f3bf 8f6f 	isb	sy
 8002b66:	f3bf 8f4f 	dsb	sy
 8002b6a:	603b      	str	r3, [r7, #0]
    }
 8002b6c:	bf00      	nop
 8002b6e:	e7fe      	b.n	8002b6e <xTaskIncrementTick+0x46>
 8002b70:	4b42      	ldr	r3, [pc, #264]	; (8002c7c <xTaskIncrementTick+0x154>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	4b42      	ldr	r3, [pc, #264]	; (8002c80 <xTaskIncrementTick+0x158>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a40      	ldr	r2, [pc, #256]	; (8002c7c <xTaskIncrementTick+0x154>)
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	4a40      	ldr	r2, [pc, #256]	; (8002c80 <xTaskIncrementTick+0x158>)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	4b3f      	ldr	r3, [pc, #252]	; (8002c84 <xTaskIncrementTick+0x15c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	3301      	adds	r3, #1
 8002b8a:	4a3e      	ldr	r2, [pc, #248]	; (8002c84 <xTaskIncrementTick+0x15c>)
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	f000 fac7 	bl	8003120 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002b92:	4b3d      	ldr	r3, [pc, #244]	; (8002c88 <xTaskIncrementTick+0x160>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d34c      	bcc.n	8002c36 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002b9c:	4b37      	ldr	r3, [pc, #220]	; (8002c7c <xTaskIncrementTick+0x154>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d104      	bne.n	8002bb0 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002ba6:	4b38      	ldr	r3, [pc, #224]	; (8002c88 <xTaskIncrementTick+0x160>)
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bac:	601a      	str	r2, [r3, #0]
                    break;
 8002bae:	e042      	b.n	8002c36 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bb0:	4b32      	ldr	r3, [pc, #200]	; (8002c7c <xTaskIncrementTick+0x154>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d203      	bcs.n	8002bd0 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002bc8:	4a2f      	ldr	r2, [pc, #188]	; (8002c88 <xTaskIncrementTick+0x160>)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002bce:	e032      	b.n	8002c36 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fe ff8d 	bl	8001af4 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d004      	beq.n	8002bec <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	3318      	adds	r3, #24
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fe ff84 	bl	8001af4 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f003 f80a 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	409a      	lsls	r2, r3
 8002bfc:	4b23      	ldr	r3, [pc, #140]	; (8002c8c <xTaskIncrementTick+0x164>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	4a22      	ldr	r2, [pc, #136]	; (8002c8c <xTaskIncrementTick+0x164>)
 8002c04:	6013      	str	r3, [r2, #0]
 8002c06:	68bb      	ldr	r3, [r7, #8]
 8002c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	009b      	lsls	r3, r3, #2
 8002c0e:	4413      	add	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4a1f      	ldr	r2, [pc, #124]	; (8002c90 <xTaskIncrementTick+0x168>)
 8002c14:	441a      	add	r2, r3
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	3304      	adds	r3, #4
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4610      	mov	r0, r2
 8002c1e:	f7fe ff0c 	bl	8001a3a <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c26:	4b1b      	ldr	r3, [pc, #108]	; (8002c94 <xTaskIncrementTick+0x16c>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d3b5      	bcc.n	8002b9c <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8002c30:	2301      	movs	r3, #1
 8002c32:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002c34:	e7b2      	b.n	8002b9c <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002c36:	4b17      	ldr	r3, [pc, #92]	; (8002c94 <xTaskIncrementTick+0x16c>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c3c:	4914      	ldr	r1, [pc, #80]	; (8002c90 <xTaskIncrementTick+0x168>)
 8002c3e:	4613      	mov	r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4413      	add	r3, r2
 8002c44:	009b      	lsls	r3, r3, #2
 8002c46:	440b      	add	r3, r1
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d901      	bls.n	8002c52 <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8002c52:	4b11      	ldr	r3, [pc, #68]	; (8002c98 <xTaskIncrementTick+0x170>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d007      	beq.n	8002c6a <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	e004      	b.n	8002c6a <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8002c60:	4b0e      	ldr	r3, [pc, #56]	; (8002c9c <xTaskIncrementTick+0x174>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	3301      	adds	r3, #1
 8002c66:	4a0d      	ldr	r2, [pc, #52]	; (8002c9c <xTaskIncrementTick+0x174>)
 8002c68:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002c6a:	697b      	ldr	r3, [r7, #20]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000194 	.word	0x20000194
 8002c78:	20000170 	.word	0x20000170
 8002c7c:	20000124 	.word	0x20000124
 8002c80:	20000128 	.word	0x20000128
 8002c84:	20000184 	.word	0x20000184
 8002c88:	2000018c 	.word	0x2000018c
 8002c8c:	20000174 	.word	0x20000174
 8002c90:	20000098 	.word	0x20000098
 8002c94:	20000094 	.word	0x20000094
 8002c98:	20000180 	.word	0x20000180
 8002c9c:	2000017c 	.word	0x2000017c

08002ca0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002ca6:	4b2d      	ldr	r3, [pc, #180]	; (8002d5c <vTaskSwitchContext+0xbc>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002cae:	4b2c      	ldr	r3, [pc, #176]	; (8002d60 <vTaskSwitchContext+0xc0>)
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002cb4:	e04d      	b.n	8002d52 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8002cb6:	4b2a      	ldr	r3, [pc, #168]	; (8002d60 <vTaskSwitchContext+0xc0>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002cbc:	4b29      	ldr	r3, [pc, #164]	; (8002d64 <vTaskSwitchContext+0xc4>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	fab3 f383 	clz	r3, r3
 8002cc8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002cca:	7afb      	ldrb	r3, [r7, #11]
 8002ccc:	f1c3 031f 	rsb	r3, r3, #31
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	4925      	ldr	r1, [pc, #148]	; (8002d68 <vTaskSwitchContext+0xc8>)
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d10a      	bne.n	8002cfc <vTaskSwitchContext+0x5c>
        __asm volatile
 8002ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cea:	f383 8811 	msr	BASEPRI, r3
 8002cee:	f3bf 8f6f 	isb	sy
 8002cf2:	f3bf 8f4f 	dsb	sy
 8002cf6:	607b      	str	r3, [r7, #4]
    }
 8002cf8:	bf00      	nop
 8002cfa:	e7fe      	b.n	8002cfa <vTaskSwitchContext+0x5a>
 8002cfc:	697a      	ldr	r2, [r7, #20]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4a18      	ldr	r2, [pc, #96]	; (8002d68 <vTaskSwitchContext+0xc8>)
 8002d08:	4413      	add	r3, r2
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	605a      	str	r2, [r3, #4]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	685a      	ldr	r2, [r3, #4]
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	3308      	adds	r3, #8
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d104      	bne.n	8002d2c <vTaskSwitchContext+0x8c>
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	685a      	ldr	r2, [r3, #4]
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	605a      	str	r2, [r3, #4]
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	4a0e      	ldr	r2, [pc, #56]	; (8002d6c <vTaskSwitchContext+0xcc>)
 8002d34:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002d36:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <vTaskSwitchContext+0xcc>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <vTaskSwitchContext+0xd0>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d102      	bne.n	8002d48 <vTaskSwitchContext+0xa8>
 8002d42:	f002 fec1 	bl	8005ac8 <SEGGER_SYSVIEW_OnIdle>
}
 8002d46:	e004      	b.n	8002d52 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002d48:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <vTaskSwitchContext+0xcc>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f002 ff19 	bl	8005b84 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8002d52:	bf00      	nop
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	20000194 	.word	0x20000194
 8002d60:	20000180 	.word	0x20000180
 8002d64:	20000174 	.word	0x20000174
 8002d68:	20000098 	.word	0x20000098
 8002d6c:	20000094 	.word	0x20000094
 8002d70:	20000190 	.word	0x20000190

08002d74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10a      	bne.n	8002d9a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8002d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d88:	f383 8811 	msr	BASEPRI, r3
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	60fb      	str	r3, [r7, #12]
    }
 8002d96:	bf00      	nop
 8002d98:	e7fe      	b.n	8002d98 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002d9a:	4b07      	ldr	r3, [pc, #28]	; (8002db8 <vTaskPlaceOnEventList+0x44>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	3318      	adds	r3, #24
 8002da0:	4619      	mov	r1, r3
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fe fe6d 	bl	8001a82 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002da8:	2101      	movs	r1, #1
 8002daa:	6838      	ldr	r0, [r7, #0]
 8002dac:	f000 fa72 	bl	8003294 <prvAddCurrentTaskToDelayedList>
}
 8002db0:	bf00      	nop
 8002db2:	3710      	adds	r7, #16
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	20000094 	.word	0x20000094

08002dbc <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10a      	bne.n	8002de4 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8002dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dd2:	f383 8811 	msr	BASEPRI, r3
 8002dd6:	f3bf 8f6f 	isb	sy
 8002dda:	f3bf 8f4f 	dsb	sy
 8002dde:	617b      	str	r3, [r7, #20]
    }
 8002de0:	bf00      	nop
 8002de2:	e7fe      	b.n	8002de2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002de4:	4b0b      	ldr	r3, [pc, #44]	; (8002e14 <vTaskPlaceOnEventListRestricted+0x58>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	3318      	adds	r3, #24
 8002dea:	4619      	mov	r1, r3
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f7fe fe24 	bl	8001a3a <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d002      	beq.n	8002dfe <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8002df8:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfc:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8002dfe:	2024      	movs	r0, #36	; 0x24
 8002e00:	f002 f964 	bl	80050cc <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	68b8      	ldr	r0, [r7, #8]
 8002e08:	f000 fa44 	bl	8003294 <prvAddCurrentTaskToDelayedList>
    }
 8002e0c:	bf00      	nop
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	20000094 	.word	0x20000094

08002e18 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10a      	bne.n	8002e44 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8002e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e32:	f383 8811 	msr	BASEPRI, r3
 8002e36:	f3bf 8f6f 	isb	sy
 8002e3a:	f3bf 8f4f 	dsb	sy
 8002e3e:	60fb      	str	r3, [r7, #12]
    }
 8002e40:	bf00      	nop
 8002e42:	e7fe      	b.n	8002e42 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	3318      	adds	r3, #24
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fe fe53 	bl	8001af4 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002e4e:	4b1f      	ldr	r3, [pc, #124]	; (8002ecc <xTaskRemoveFromEventList+0xb4>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d120      	bne.n	8002e98 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fe fe4a 	bl	8001af4 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f002 fed0 	bl	8005c08 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	409a      	lsls	r2, r3
 8002e70:	4b17      	ldr	r3, [pc, #92]	; (8002ed0 <xTaskRemoveFromEventList+0xb8>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <xTaskRemoveFromEventList+0xb8>)
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e7e:	4613      	mov	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	4413      	add	r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4a13      	ldr	r2, [pc, #76]	; (8002ed4 <xTaskRemoveFromEventList+0xbc>)
 8002e88:	441a      	add	r2, r3
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	3304      	adds	r3, #4
 8002e8e:	4619      	mov	r1, r3
 8002e90:	4610      	mov	r0, r2
 8002e92:	f7fe fdd2 	bl	8001a3a <vListInsertEnd>
 8002e96:	e005      	b.n	8002ea4 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	3318      	adds	r3, #24
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	480e      	ldr	r0, [pc, #56]	; (8002ed8 <xTaskRemoveFromEventList+0xc0>)
 8002ea0:	f7fe fdcb 	bl	8001a3a <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea8:	4b0c      	ldr	r3, [pc, #48]	; (8002edc <xTaskRemoveFromEventList+0xc4>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d905      	bls.n	8002ebe <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <xTaskRemoveFromEventList+0xc8>)
 8002eb8:	2201      	movs	r2, #1
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	e001      	b.n	8002ec2 <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8002ec2:	697b      	ldr	r3, [r7, #20]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	3718      	adds	r7, #24
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	20000194 	.word	0x20000194
 8002ed0:	20000174 	.word	0x20000174
 8002ed4:	20000098 	.word	0x20000098
 8002ed8:	2000012c 	.word	0x2000012c
 8002edc:	20000094 	.word	0x20000094
 8002ee0:	20000180 	.word	0x20000180

08002ee4 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002eec:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <vTaskInternalSetTimeOutState+0x24>)
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002ef4:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <vTaskInternalSetTimeOutState+0x28>)
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	605a      	str	r2, [r3, #4]
}
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	20000184 	.word	0x20000184
 8002f0c:	20000170 	.word	0x20000170

08002f10 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b088      	sub	sp, #32
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d10a      	bne.n	8002f36 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8002f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f24:	f383 8811 	msr	BASEPRI, r3
 8002f28:	f3bf 8f6f 	isb	sy
 8002f2c:	f3bf 8f4f 	dsb	sy
 8002f30:	613b      	str	r3, [r7, #16]
    }
 8002f32:	bf00      	nop
 8002f34:	e7fe      	b.n	8002f34 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d10a      	bne.n	8002f52 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8002f3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f40:	f383 8811 	msr	BASEPRI, r3
 8002f44:	f3bf 8f6f 	isb	sy
 8002f48:	f3bf 8f4f 	dsb	sy
 8002f4c:	60fb      	str	r3, [r7, #12]
    }
 8002f4e:	bf00      	nop
 8002f50:	e7fe      	b.n	8002f50 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8002f52:	f000 fed7 	bl	8003d04 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002f56:	4b1f      	ldr	r3, [pc, #124]	; (8002fd4 <xTaskCheckForTimeOut+0xc4>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6e:	d102      	bne.n	8002f76 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002f70:	2300      	movs	r3, #0
 8002f72:	61fb      	str	r3, [r7, #28]
 8002f74:	e026      	b.n	8002fc4 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <xTaskCheckForTimeOut+0xc8>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d00a      	beq.n	8002f98 <xTaskCheckForTimeOut+0x88>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d305      	bcc.n	8002f98 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e015      	b.n	8002fc4 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	697a      	ldr	r2, [r7, #20]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d20b      	bcs.n	8002fba <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	1ad2      	subs	r2, r2, r3
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff ff98 	bl	8002ee4 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	61fb      	str	r3, [r7, #28]
 8002fb8:	e004      	b.n	8002fc4 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002fc4:	f000 fece 	bl	8003d64 <vPortExitCritical>

    return xReturn;
 8002fc8:	69fb      	ldr	r3, [r7, #28]
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3720      	adds	r7, #32
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000170 	.word	0x20000170
 8002fd8:	20000184 	.word	0x20000184

08002fdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002fe0:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <vTaskMissedYield+0x14>)
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	601a      	str	r2, [r3, #0]
}
 8002fe6:	bf00      	nop
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr
 8002ff0:	20000180 	.word	0x20000180

08002ff4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002ffc:	f000 f852 	bl	80030a4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003000:	4b06      	ldr	r3, [pc, #24]	; (800301c <prvIdleTask+0x28>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d9f9      	bls.n	8002ffc <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003008:	4b05      	ldr	r3, [pc, #20]	; (8003020 <prvIdleTask+0x2c>)
 800300a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	f3bf 8f4f 	dsb	sy
 8003014:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003018:	e7f0      	b.n	8002ffc <prvIdleTask+0x8>
 800301a:	bf00      	nop
 800301c:	20000098 	.word	0x20000098
 8003020:	e000ed04 	.word	0xe000ed04

08003024 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800302a:	2300      	movs	r3, #0
 800302c:	607b      	str	r3, [r7, #4]
 800302e:	e00c      	b.n	800304a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	4413      	add	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4a12      	ldr	r2, [pc, #72]	; (8003084 <prvInitialiseTaskLists+0x60>)
 800303c:	4413      	add	r3, r2
 800303e:	4618      	mov	r0, r3
 8003040:	f7fe fcce 	bl	80019e0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	3301      	adds	r3, #1
 8003048:	607b      	str	r3, [r7, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b04      	cmp	r3, #4
 800304e:	d9ef      	bls.n	8003030 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003050:	480d      	ldr	r0, [pc, #52]	; (8003088 <prvInitialiseTaskLists+0x64>)
 8003052:	f7fe fcc5 	bl	80019e0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003056:	480d      	ldr	r0, [pc, #52]	; (800308c <prvInitialiseTaskLists+0x68>)
 8003058:	f7fe fcc2 	bl	80019e0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800305c:	480c      	ldr	r0, [pc, #48]	; (8003090 <prvInitialiseTaskLists+0x6c>)
 800305e:	f7fe fcbf 	bl	80019e0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003062:	480c      	ldr	r0, [pc, #48]	; (8003094 <prvInitialiseTaskLists+0x70>)
 8003064:	f7fe fcbc 	bl	80019e0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003068:	480b      	ldr	r0, [pc, #44]	; (8003098 <prvInitialiseTaskLists+0x74>)
 800306a:	f7fe fcb9 	bl	80019e0 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800306e:	4b0b      	ldr	r3, [pc, #44]	; (800309c <prvInitialiseTaskLists+0x78>)
 8003070:	4a05      	ldr	r2, [pc, #20]	; (8003088 <prvInitialiseTaskLists+0x64>)
 8003072:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003074:	4b0a      	ldr	r3, [pc, #40]	; (80030a0 <prvInitialiseTaskLists+0x7c>)
 8003076:	4a05      	ldr	r2, [pc, #20]	; (800308c <prvInitialiseTaskLists+0x68>)
 8003078:	601a      	str	r2, [r3, #0]
}
 800307a:	bf00      	nop
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	20000098 	.word	0x20000098
 8003088:	200000fc 	.word	0x200000fc
 800308c:	20000110 	.word	0x20000110
 8003090:	2000012c 	.word	0x2000012c
 8003094:	20000140 	.word	0x20000140
 8003098:	20000158 	.word	0x20000158
 800309c:	20000124 	.word	0x20000124
 80030a0:	20000128 	.word	0x20000128

080030a4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80030aa:	e019      	b.n	80030e0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80030ac:	f000 fe2a 	bl	8003d04 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80030b0:	4b10      	ldr	r3, [pc, #64]	; (80030f4 <prvCheckTasksWaitingTermination+0x50>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	68db      	ldr	r3, [r3, #12]
 80030b6:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	3304      	adds	r3, #4
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fe fd19 	bl	8001af4 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80030c2:	4b0d      	ldr	r3, [pc, #52]	; (80030f8 <prvCheckTasksWaitingTermination+0x54>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	4a0b      	ldr	r2, [pc, #44]	; (80030f8 <prvCheckTasksWaitingTermination+0x54>)
 80030ca:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80030cc:	4b0b      	ldr	r3, [pc, #44]	; (80030fc <prvCheckTasksWaitingTermination+0x58>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	3b01      	subs	r3, #1
 80030d2:	4a0a      	ldr	r2, [pc, #40]	; (80030fc <prvCheckTasksWaitingTermination+0x58>)
 80030d4:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80030d6:	f000 fe45 	bl	8003d64 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 f810 	bl	8003100 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80030e0:	4b06      	ldr	r3, [pc, #24]	; (80030fc <prvCheckTasksWaitingTermination+0x58>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1e1      	bne.n	80030ac <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80030e8:	bf00      	nop
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	20000140 	.word	0x20000140
 80030f8:	2000016c 	.word	0x2000016c
 80030fc:	20000154 	.word	0x20000154

08003100 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310c:	4618      	mov	r0, r3
 800310e:	f001 f805 	bl	800411c <vPortFree>
                vPortFree( pxTCB );
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f001 f802 	bl	800411c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003118:	bf00      	nop
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003120:	b480      	push	{r7}
 8003122:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003124:	4b0a      	ldr	r3, [pc, #40]	; (8003150 <prvResetNextTaskUnblockTime+0x30>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d104      	bne.n	8003138 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800312e:	4b09      	ldr	r3, [pc, #36]	; (8003154 <prvResetNextTaskUnblockTime+0x34>)
 8003130:	f04f 32ff 	mov.w	r2, #4294967295
 8003134:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003136:	e005      	b.n	8003144 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <prvResetNextTaskUnblockTime+0x30>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a04      	ldr	r2, [pc, #16]	; (8003154 <prvResetNextTaskUnblockTime+0x34>)
 8003142:	6013      	str	r3, [r2, #0]
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	20000124 	.word	0x20000124
 8003154:	2000018c 	.word	0x2000018c

08003158 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800315e:	4b0b      	ldr	r3, [pc, #44]	; (800318c <xTaskGetSchedulerState+0x34>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003166:	2301      	movs	r3, #1
 8003168:	607b      	str	r3, [r7, #4]
 800316a:	e008      	b.n	800317e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800316c:	4b08      	ldr	r3, [pc, #32]	; (8003190 <xTaskGetSchedulerState+0x38>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d102      	bne.n	800317a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003174:	2302      	movs	r3, #2
 8003176:	607b      	str	r3, [r7, #4]
 8003178:	e001      	b.n	800317e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800317a:	2300      	movs	r3, #0
 800317c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800317e:	687b      	ldr	r3, [r7, #4]
    }
 8003180:	4618      	mov	r0, r3
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr
 800318c:	20000178 	.word	0x20000178
 8003190:	20000194 	.word	0x20000194

08003194 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d068      	beq.n	800327c <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80031aa:	4b37      	ldr	r3, [pc, #220]	; (8003288 <xTaskPriorityDisinherit+0xf4>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d00a      	beq.n	80031ca <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80031b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b8:	f383 8811 	msr	BASEPRI, r3
 80031bc:	f3bf 8f6f 	isb	sy
 80031c0:	f3bf 8f4f 	dsb	sy
 80031c4:	60fb      	str	r3, [r7, #12]
    }
 80031c6:	bf00      	nop
 80031c8:	e7fe      	b.n	80031c8 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d10a      	bne.n	80031e8 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80031d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d6:	f383 8811 	msr	BASEPRI, r3
 80031da:	f3bf 8f6f 	isb	sy
 80031de:	f3bf 8f4f 	dsb	sy
 80031e2:	60bb      	str	r3, [r7, #8]
    }
 80031e4:	bf00      	nop
 80031e6:	e7fe      	b.n	80031e6 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ec:	1e5a      	subs	r2, r3, #1
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d03e      	beq.n	800327c <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003202:	2b00      	cmp	r3, #0
 8003204:	d13a      	bne.n	800327c <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	3304      	adds	r3, #4
 800320a:	4618      	mov	r0, r3
 800320c:	f7fe fc72 	bl	8001af4 <uxListRemove>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d10a      	bne.n	800322c <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321a:	2201      	movs	r2, #1
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	43da      	mvns	r2, r3
 8003222:	4b1a      	ldr	r3, [pc, #104]	; (800328c <xTaskPriorityDisinherit+0xf8>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4013      	ands	r3, r2
 8003228:	4a18      	ldr	r2, [pc, #96]	; (800328c <xTaskPriorityDisinherit+0xf8>)
 800322a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4619      	mov	r1, r3
 8003230:	204a      	movs	r0, #74	; 0x4a
 8003232:	f001 ff69 	bl	8005108 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003242:	f1c3 0205 	rsb	r2, r3, #5
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324e:	2201      	movs	r2, #1
 8003250:	409a      	lsls	r2, r3
 8003252:	4b0e      	ldr	r3, [pc, #56]	; (800328c <xTaskPriorityDisinherit+0xf8>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4313      	orrs	r3, r2
 8003258:	4a0c      	ldr	r2, [pc, #48]	; (800328c <xTaskPriorityDisinherit+0xf8>)
 800325a:	6013      	str	r3, [r2, #0]
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003260:	4613      	mov	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4a09      	ldr	r2, [pc, #36]	; (8003290 <xTaskPriorityDisinherit+0xfc>)
 800326a:	441a      	add	r2, r3
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	3304      	adds	r3, #4
 8003270:	4619      	mov	r1, r3
 8003272:	4610      	mov	r0, r2
 8003274:	f7fe fbe1 	bl	8001a3a <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003278:	2301      	movs	r3, #1
 800327a:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800327c:	697b      	ldr	r3, [r7, #20]
    }
 800327e:	4618      	mov	r0, r3
 8003280:	3718      	adds	r7, #24
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	20000094 	.word	0x20000094
 800328c:	20000174 	.word	0x20000174
 8003290:	20000098 	.word	0x20000098

08003294 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800329e:	4b32      	ldr	r3, [pc, #200]	; (8003368 <prvAddCurrentTaskToDelayedList+0xd4>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032a4:	4b31      	ldr	r3, [pc, #196]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	3304      	adds	r3, #4
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fe fc22 	bl	8001af4 <uxListRemove>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10b      	bne.n	80032ce <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80032b6:	4b2d      	ldr	r3, [pc, #180]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032bc:	2201      	movs	r2, #1
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	43da      	mvns	r2, r3
 80032c4:	4b2a      	ldr	r3, [pc, #168]	; (8003370 <prvAddCurrentTaskToDelayedList+0xdc>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4013      	ands	r3, r2
 80032ca:	4a29      	ldr	r2, [pc, #164]	; (8003370 <prvAddCurrentTaskToDelayedList+0xdc>)
 80032cc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d4:	d110      	bne.n	80032f8 <prvAddCurrentTaskToDelayedList+0x64>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00d      	beq.n	80032f8 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80032dc:	4b23      	ldr	r3, [pc, #140]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	211b      	movs	r1, #27
 80032e2:	4618      	mov	r0, r3
 80032e4:	f002 fcd2 	bl	8005c8c <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032e8:	4b20      	ldr	r3, [pc, #128]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	3304      	adds	r3, #4
 80032ee:	4619      	mov	r1, r3
 80032f0:	4820      	ldr	r0, [pc, #128]	; (8003374 <prvAddCurrentTaskToDelayedList+0xe0>)
 80032f2:	f7fe fba2 	bl	8001a3a <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80032f6:	e032      	b.n	800335e <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4413      	add	r3, r2
 80032fe:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003300:	4b1a      	ldr	r3, [pc, #104]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	68ba      	ldr	r2, [r7, #8]
 8003306:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	429a      	cmp	r2, r3
 800330e:	d20f      	bcs.n	8003330 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003310:	4b16      	ldr	r3, [pc, #88]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2104      	movs	r1, #4
 8003316:	4618      	mov	r0, r3
 8003318:	f002 fcb8 	bl	8005c8c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800331c:	4b16      	ldr	r3, [pc, #88]	; (8003378 <prvAddCurrentTaskToDelayedList+0xe4>)
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	4b12      	ldr	r3, [pc, #72]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	3304      	adds	r3, #4
 8003326:	4619      	mov	r1, r3
 8003328:	4610      	mov	r0, r2
 800332a:	f7fe fbaa 	bl	8001a82 <vListInsert>
}
 800332e:	e016      	b.n	800335e <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003330:	4b0e      	ldr	r3, [pc, #56]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2104      	movs	r1, #4
 8003336:	4618      	mov	r0, r3
 8003338:	f002 fca8 	bl	8005c8c <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800333c:	4b0f      	ldr	r3, [pc, #60]	; (800337c <prvAddCurrentTaskToDelayedList+0xe8>)
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4b0a      	ldr	r3, [pc, #40]	; (800336c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	3304      	adds	r3, #4
 8003346:	4619      	mov	r1, r3
 8003348:	4610      	mov	r0, r2
 800334a:	f7fe fb9a 	bl	8001a82 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800334e:	4b0c      	ldr	r3, [pc, #48]	; (8003380 <prvAddCurrentTaskToDelayedList+0xec>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	68ba      	ldr	r2, [r7, #8]
 8003354:	429a      	cmp	r2, r3
 8003356:	d202      	bcs.n	800335e <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003358:	4a09      	ldr	r2, [pc, #36]	; (8003380 <prvAddCurrentTaskToDelayedList+0xec>)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	6013      	str	r3, [r2, #0]
}
 800335e:	bf00      	nop
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	20000170 	.word	0x20000170
 800336c:	20000094 	.word	0x20000094
 8003370:	20000174 	.word	0x20000174
 8003374:	20000158 	.word	0x20000158
 8003378:	20000128 	.word	0x20000128
 800337c:	20000124 	.word	0x20000124
 8003380:	2000018c 	.word	0x2000018c

08003384 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003384:	b580      	push	{r7, lr}
 8003386:	b084      	sub	sp, #16
 8003388:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800338a:	2300      	movs	r3, #0
 800338c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800338e:	f000 fad5 	bl	800393c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003392:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <xTimerCreateTimerTask+0x54>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00b      	beq.n	80033b2 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800339a:	4b10      	ldr	r3, [pc, #64]	; (80033dc <xTimerCreateTimerTask+0x58>)
 800339c:	9301      	str	r3, [sp, #4]
 800339e:	2302      	movs	r3, #2
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	2300      	movs	r3, #0
 80033a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033a8:	490d      	ldr	r1, [pc, #52]	; (80033e0 <xTimerCreateTimerTask+0x5c>)
 80033aa:	480e      	ldr	r0, [pc, #56]	; (80033e4 <xTimerCreateTimerTask+0x60>)
 80033ac:	f7ff f926 	bl	80025fc <xTaskCreate>
 80033b0:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d10a      	bne.n	80033ce <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80033b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033bc:	f383 8811 	msr	BASEPRI, r3
 80033c0:	f3bf 8f6f 	isb	sy
 80033c4:	f3bf 8f4f 	dsb	sy
 80033c8:	603b      	str	r3, [r7, #0]
    }
 80033ca:	bf00      	nop
 80033cc:	e7fe      	b.n	80033cc <xTimerCreateTimerTask+0x48>
        return xReturn;
 80033ce:	687b      	ldr	r3, [r7, #4]
    }
 80033d0:	4618      	mov	r0, r3
 80033d2:	3708      	adds	r7, #8
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	200001c8 	.word	0x200001c8
 80033dc:	200001cc 	.word	0x200001cc
 80033e0:	08006a74 	.word	0x08006a74
 80033e4:	0800351d 	.word	0x0800351d

080033e8 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	; 0x28
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
 80033f4:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10a      	bne.n	8003416 <xTimerGenericCommand+0x2e>
        __asm volatile
 8003400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	623b      	str	r3, [r7, #32]
    }
 8003412:	bf00      	nop
 8003414:	e7fe      	b.n	8003414 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003416:	4b1a      	ldr	r3, [pc, #104]	; (8003480 <xTimerGenericCommand+0x98>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d02a      	beq.n	8003474 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b05      	cmp	r3, #5
 800342e:	dc18      	bgt.n	8003462 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003430:	f7ff fe92 	bl	8003158 <xTaskGetSchedulerState>
 8003434:	4603      	mov	r3, r0
 8003436:	2b02      	cmp	r3, #2
 8003438:	d109      	bne.n	800344e <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800343a:	4b11      	ldr	r3, [pc, #68]	; (8003480 <xTimerGenericCommand+0x98>)
 800343c:	6818      	ldr	r0, [r3, #0]
 800343e:	f107 0114 	add.w	r1, r7, #20
 8003442:	2300      	movs	r3, #0
 8003444:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003446:	f7fe fc6f 	bl	8001d28 <xQueueGenericSend>
 800344a:	6278      	str	r0, [r7, #36]	; 0x24
 800344c:	e012      	b.n	8003474 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800344e:	4b0c      	ldr	r3, [pc, #48]	; (8003480 <xTimerGenericCommand+0x98>)
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	f107 0114 	add.w	r1, r7, #20
 8003456:	2300      	movs	r3, #0
 8003458:	2200      	movs	r2, #0
 800345a:	f7fe fc65 	bl	8001d28 <xQueueGenericSend>
 800345e:	6278      	str	r0, [r7, #36]	; 0x24
 8003460:	e008      	b.n	8003474 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003462:	4b07      	ldr	r3, [pc, #28]	; (8003480 <xTimerGenericCommand+0x98>)
 8003464:	6818      	ldr	r0, [r3, #0]
 8003466:	f107 0114 	add.w	r1, r7, #20
 800346a:	2300      	movs	r3, #0
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	f7fe fd81 	bl	8001f74 <xQueueGenericSendFromISR>
 8003472:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003476:	4618      	mov	r0, r3
 8003478:	3728      	adds	r7, #40	; 0x28
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	200001c8 	.word	0x200001c8

08003484 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003484:	b580      	push	{r7, lr}
 8003486:	b088      	sub	sp, #32
 8003488:	af02      	add	r7, sp, #8
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800348e:	4b22      	ldr	r3, [pc, #136]	; (8003518 <prvProcessExpiredTimer+0x94>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	3304      	adds	r3, #4
 800349c:	4618      	mov	r0, r3
 800349e:	f7fe fb29 	bl	8001af4 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80034a8:	f003 0304 	and.w	r3, r3, #4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d022      	beq.n	80034f6 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	699a      	ldr	r2, [r3, #24]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	18d1      	adds	r1, r2, r3
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	6978      	ldr	r0, [r7, #20]
 80034be:	f000 f8d1 	bl	8003664 <prvInsertTimerInActiveList>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d01f      	beq.n	8003508 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80034c8:	2300      	movs	r3, #0
 80034ca:	9300      	str	r3, [sp, #0]
 80034cc:	2300      	movs	r3, #0
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	2100      	movs	r1, #0
 80034d2:	6978      	ldr	r0, [r7, #20]
 80034d4:	f7ff ff88 	bl	80033e8 <xTimerGenericCommand>
 80034d8:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d113      	bne.n	8003508 <prvProcessExpiredTimer+0x84>
        __asm volatile
 80034e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e4:	f383 8811 	msr	BASEPRI, r3
 80034e8:	f3bf 8f6f 	isb	sy
 80034ec:	f3bf 8f4f 	dsb	sy
 80034f0:	60fb      	str	r3, [r7, #12]
    }
 80034f2:	bf00      	nop
 80034f4:	e7fe      	b.n	80034f4 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80034fc:	f023 0301 	bic.w	r3, r3, #1
 8003500:	b2da      	uxtb	r2, r3
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	6a1b      	ldr	r3, [r3, #32]
 800350c:	6978      	ldr	r0, [r7, #20]
 800350e:	4798      	blx	r3
    }
 8003510:	bf00      	nop
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	200001c0 	.word	0x200001c0

0800351c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003524:	f107 0308 	add.w	r3, r7, #8
 8003528:	4618      	mov	r0, r3
 800352a:	f000 f857 	bl	80035dc <prvGetNextExpireTime>
 800352e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	4619      	mov	r1, r3
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 f803 	bl	8003540 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800353a:	f000 f8d5 	bl	80036e8 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800353e:	e7f1      	b.n	8003524 <prvTimerTask+0x8>

08003540 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800354a:	f7ff fa1d 	bl	8002988 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800354e:	f107 0308 	add.w	r3, r7, #8
 8003552:	4618      	mov	r0, r3
 8003554:	f000 f866 	bl	8003624 <prvSampleTimeNow>
 8003558:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b00      	cmp	r3, #0
 800355e:	d130      	bne.n	80035c2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d10a      	bne.n	800357c <prvProcessTimerOrBlockTask+0x3c>
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	429a      	cmp	r2, r3
 800356c:	d806      	bhi.n	800357c <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800356e:	f7ff fa19 	bl	80029a4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003572:	68f9      	ldr	r1, [r7, #12]
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f7ff ff85 	bl	8003484 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800357a:	e024      	b.n	80035c6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d008      	beq.n	8003594 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003582:	4b13      	ldr	r3, [pc, #76]	; (80035d0 <prvProcessTimerOrBlockTask+0x90>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <prvProcessTimerOrBlockTask+0x50>
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <prvProcessTimerOrBlockTask+0x52>
 8003590:	2300      	movs	r3, #0
 8003592:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003594:	4b0f      	ldr	r3, [pc, #60]	; (80035d4 <prvProcessTimerOrBlockTask+0x94>)
 8003596:	6818      	ldr	r0, [r3, #0]
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	4619      	mov	r1, r3
 80035a2:	f7fe fff7 	bl	8002594 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80035a6:	f7ff f9fd 	bl	80029a4 <xTaskResumeAll>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10a      	bne.n	80035c6 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80035b0:	4b09      	ldr	r3, [pc, #36]	; (80035d8 <prvProcessTimerOrBlockTask+0x98>)
 80035b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	f3bf 8f4f 	dsb	sy
 80035bc:	f3bf 8f6f 	isb	sy
    }
 80035c0:	e001      	b.n	80035c6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80035c2:	f7ff f9ef 	bl	80029a4 <xTaskResumeAll>
    }
 80035c6:	bf00      	nop
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	200001c4 	.word	0x200001c4
 80035d4:	200001c8 	.word	0x200001c8
 80035d8:	e000ed04 	.word	0xe000ed04

080035dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80035e4:	4b0e      	ldr	r3, [pc, #56]	; (8003620 <prvGetNextExpireTime+0x44>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <prvGetNextExpireTime+0x16>
 80035ee:	2201      	movs	r2, #1
 80035f0:	e000      	b.n	80035f4 <prvGetNextExpireTime+0x18>
 80035f2:	2200      	movs	r2, #0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d105      	bne.n	800360c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003600:	4b07      	ldr	r3, [pc, #28]	; (8003620 <prvGetNextExpireTime+0x44>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	60fb      	str	r3, [r7, #12]
 800360a:	e001      	b.n	8003610 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800360c:	2300      	movs	r3, #0
 800360e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003610:	68fb      	ldr	r3, [r7, #12]
    }
 8003612:	4618      	mov	r0, r3
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	200001c0 	.word	0x200001c0

08003624 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800362c:	f7ff fa5a 	bl	8002ae4 <xTaskGetTickCount>
 8003630:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003632:	4b0b      	ldr	r3, [pc, #44]	; (8003660 <prvSampleTimeNow+0x3c>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	429a      	cmp	r2, r3
 800363a:	d205      	bcs.n	8003648 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800363c:	f000 f91a 	bl	8003874 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	601a      	str	r2, [r3, #0]
 8003646:	e002      	b.n	800364e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800364e:	4a04      	ldr	r2, [pc, #16]	; (8003660 <prvSampleTimeNow+0x3c>)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003654:	68fb      	ldr	r3, [r7, #12]
    }
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	200001d0 	.word	0x200001d0

08003664 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
 8003670:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003672:	2300      	movs	r3, #0
 8003674:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	68ba      	ldr	r2, [r7, #8]
 800367a:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003682:	68ba      	ldr	r2, [r7, #8]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	429a      	cmp	r2, r3
 8003688:	d812      	bhi.n	80036b0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	1ad2      	subs	r2, r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	429a      	cmp	r2, r3
 8003696:	d302      	bcc.n	800369e <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003698:	2301      	movs	r3, #1
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	e01b      	b.n	80036d6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800369e:	4b10      	ldr	r3, [pc, #64]	; (80036e0 <prvInsertTimerInActiveList+0x7c>)
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	3304      	adds	r3, #4
 80036a6:	4619      	mov	r1, r3
 80036a8:	4610      	mov	r0, r2
 80036aa:	f7fe f9ea 	bl	8001a82 <vListInsert>
 80036ae:	e012      	b.n	80036d6 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d206      	bcs.n	80036c6 <prvInsertTimerInActiveList+0x62>
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d302      	bcc.n	80036c6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80036c0:	2301      	movs	r3, #1
 80036c2:	617b      	str	r3, [r7, #20]
 80036c4:	e007      	b.n	80036d6 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80036c6:	4b07      	ldr	r3, [pc, #28]	; (80036e4 <prvInsertTimerInActiveList+0x80>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	3304      	adds	r3, #4
 80036ce:	4619      	mov	r1, r3
 80036d0:	4610      	mov	r0, r2
 80036d2:	f7fe f9d6 	bl	8001a82 <vListInsert>
            }
        }

        return xProcessTimerNow;
 80036d6:	697b      	ldr	r3, [r7, #20]
    }
 80036d8:	4618      	mov	r0, r3
 80036da:	3718      	adds	r7, #24
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	200001c4 	.word	0x200001c4
 80036e4:	200001c0 	.word	0x200001c0

080036e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08c      	sub	sp, #48	; 0x30
 80036ec:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80036ee:	e0ae      	b.n	800384e <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f2c0 80aa 	blt.w	800384c <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d004      	beq.n	800370e <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003706:	3304      	adds	r3, #4
 8003708:	4618      	mov	r0, r3
 800370a:	f7fe f9f3 	bl	8001af4 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800370e:	1d3b      	adds	r3, r7, #4
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff ff87 	bl	8003624 <prvSampleTimeNow>
 8003716:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b09      	cmp	r3, #9
 800371c:	f200 8097 	bhi.w	800384e <prvProcessReceivedCommands+0x166>
 8003720:	a201      	add	r2, pc, #4	; (adr r2, 8003728 <prvProcessReceivedCommands+0x40>)
 8003722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003726:	bf00      	nop
 8003728:	08003751 	.word	0x08003751
 800372c:	08003751 	.word	0x08003751
 8003730:	08003751 	.word	0x08003751
 8003734:	080037c5 	.word	0x080037c5
 8003738:	080037d9 	.word	0x080037d9
 800373c:	08003823 	.word	0x08003823
 8003740:	08003751 	.word	0x08003751
 8003744:	08003751 	.word	0x08003751
 8003748:	080037c5 	.word	0x080037c5
 800374c:	080037d9 	.word	0x080037d9
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003752:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003756:	f043 0301 	orr.w	r3, r3, #1
 800375a:	b2da      	uxtb	r2, r3
 800375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800375e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003762:	68fa      	ldr	r2, [r7, #12]
 8003764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	18d1      	adds	r1, r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6a3a      	ldr	r2, [r7, #32]
 800376e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003770:	f7ff ff78 	bl	8003664 <prvInsertTimerInActiveList>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d069      	beq.n	800384e <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800377a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003780:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003784:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	2b00      	cmp	r3, #0
 800378e:	d05e      	beq.n	800384e <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	441a      	add	r2, r3
 8003798:	2300      	movs	r3, #0
 800379a:	9300      	str	r3, [sp, #0]
 800379c:	2300      	movs	r3, #0
 800379e:	2100      	movs	r1, #0
 80037a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037a2:	f7ff fe21 	bl	80033e8 <xTimerGenericCommand>
 80037a6:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d14f      	bne.n	800384e <prvProcessReceivedCommands+0x166>
        __asm volatile
 80037ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b2:	f383 8811 	msr	BASEPRI, r3
 80037b6:	f3bf 8f6f 	isb	sy
 80037ba:	f3bf 8f4f 	dsb	sy
 80037be:	61bb      	str	r3, [r7, #24]
    }
 80037c0:	bf00      	nop
 80037c2:	e7fe      	b.n	80037c2 <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80037c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037ca:	f023 0301 	bic.w	r3, r3, #1
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80037d6:	e03a      	b.n	800384e <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80037d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80037ea:	68fa      	ldr	r2, [r7, #12]
 80037ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ee:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80037f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <prvProcessReceivedCommands+0x126>
        __asm volatile
 80037f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037fc:	f383 8811 	msr	BASEPRI, r3
 8003800:	f3bf 8f6f 	isb	sy
 8003804:	f3bf 8f4f 	dsb	sy
 8003808:	617b      	str	r3, [r7, #20]
    }
 800380a:	bf00      	nop
 800380c:	e7fe      	b.n	800380c <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800380e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003810:	699a      	ldr	r2, [r3, #24]
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	18d1      	adds	r1, r2, r3
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	6a3a      	ldr	r2, [r7, #32]
 800381a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800381c:	f7ff ff22 	bl	8003664 <prvInsertTimerInActiveList>
                        break;
 8003820:	e015      	b.n	800384e <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003824:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d103      	bne.n	8003838 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003830:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003832:	f000 fc73 	bl	800411c <vPortFree>
 8003836:	e00a      	b.n	800384e <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800383e:	f023 0301 	bic.w	r3, r3, #1
 8003842:	b2da      	uxtb	r2, r3
 8003844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003846:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800384a:	e000      	b.n	800384e <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 800384c:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800384e:	4b08      	ldr	r3, [pc, #32]	; (8003870 <prvProcessReceivedCommands+0x188>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f107 0108 	add.w	r1, r7, #8
 8003856:	2200      	movs	r2, #0
 8003858:	4618      	mov	r0, r3
 800385a:	f7fe fc49 	bl	80020f0 <xQueueReceive>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	f47f af45 	bne.w	80036f0 <prvProcessReceivedCommands+0x8>
        }
    }
 8003866:	bf00      	nop
 8003868:	bf00      	nop
 800386a:	3728      	adds	r7, #40	; 0x28
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	200001c8 	.word	0x200001c8

08003874 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003874:	b580      	push	{r7, lr}
 8003876:	b088      	sub	sp, #32
 8003878:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800387a:	e048      	b.n	800390e <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800387c:	4b2d      	ldr	r3, [pc, #180]	; (8003934 <prvSwitchTimerLists+0xc0>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003886:	4b2b      	ldr	r3, [pc, #172]	; (8003934 <prvSwitchTimerLists+0xc0>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	3304      	adds	r3, #4
 8003894:	4618      	mov	r0, r3
 8003896:	f7fe f92d 	bl	8001af4 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6a1b      	ldr	r3, [r3, #32]
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038a8:	f003 0304 	and.w	r3, r3, #4
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d02e      	beq.n	800390e <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	699b      	ldr	r3, [r3, #24]
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	4413      	add	r3, r2
 80038b8:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	429a      	cmp	r2, r3
 80038c0:	d90e      	bls.n	80038e0 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	68fa      	ldr	r2, [r7, #12]
 80038cc:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80038ce:	4b19      	ldr	r3, [pc, #100]	; (8003934 <prvSwitchTimerLists+0xc0>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	3304      	adds	r3, #4
 80038d6:	4619      	mov	r1, r3
 80038d8:	4610      	mov	r0, r2
 80038da:	f7fe f8d2 	bl	8001a82 <vListInsert>
 80038de:	e016      	b.n	800390e <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80038e0:	2300      	movs	r3, #0
 80038e2:	9300      	str	r3, [sp, #0]
 80038e4:	2300      	movs	r3, #0
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	2100      	movs	r1, #0
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f7ff fd7c 	bl	80033e8 <xTimerGenericCommand>
 80038f0:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10a      	bne.n	800390e <prvSwitchTimerLists+0x9a>
        __asm volatile
 80038f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038fc:	f383 8811 	msr	BASEPRI, r3
 8003900:	f3bf 8f6f 	isb	sy
 8003904:	f3bf 8f4f 	dsb	sy
 8003908:	603b      	str	r3, [r7, #0]
    }
 800390a:	bf00      	nop
 800390c:	e7fe      	b.n	800390c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800390e:	4b09      	ldr	r3, [pc, #36]	; (8003934 <prvSwitchTimerLists+0xc0>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1b1      	bne.n	800387c <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8003918:	4b06      	ldr	r3, [pc, #24]	; (8003934 <prvSwitchTimerLists+0xc0>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800391e:	4b06      	ldr	r3, [pc, #24]	; (8003938 <prvSwitchTimerLists+0xc4>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a04      	ldr	r2, [pc, #16]	; (8003934 <prvSwitchTimerLists+0xc0>)
 8003924:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003926:	4a04      	ldr	r2, [pc, #16]	; (8003938 <prvSwitchTimerLists+0xc4>)
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	6013      	str	r3, [r2, #0]
    }
 800392c:	bf00      	nop
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	200001c0 	.word	0x200001c0
 8003938:	200001c4 	.word	0x200001c4

0800393c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8003940:	f000 f9e0 	bl	8003d04 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8003944:	4b12      	ldr	r3, [pc, #72]	; (8003990 <prvCheckForValidListAndQueue+0x54>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d11d      	bne.n	8003988 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800394c:	4811      	ldr	r0, [pc, #68]	; (8003994 <prvCheckForValidListAndQueue+0x58>)
 800394e:	f7fe f847 	bl	80019e0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8003952:	4811      	ldr	r0, [pc, #68]	; (8003998 <prvCheckForValidListAndQueue+0x5c>)
 8003954:	f7fe f844 	bl	80019e0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8003958:	4b10      	ldr	r3, [pc, #64]	; (800399c <prvCheckForValidListAndQueue+0x60>)
 800395a:	4a0e      	ldr	r2, [pc, #56]	; (8003994 <prvCheckForValidListAndQueue+0x58>)
 800395c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800395e:	4b10      	ldr	r3, [pc, #64]	; (80039a0 <prvCheckForValidListAndQueue+0x64>)
 8003960:	4a0d      	ldr	r2, [pc, #52]	; (8003998 <prvCheckForValidListAndQueue+0x5c>)
 8003962:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8003964:	2200      	movs	r2, #0
 8003966:	210c      	movs	r1, #12
 8003968:	200a      	movs	r0, #10
 800396a:	f7fe f955 	bl	8001c18 <xQueueGenericCreate>
 800396e:	4603      	mov	r3, r0
 8003970:	4a07      	ldr	r2, [pc, #28]	; (8003990 <prvCheckForValidListAndQueue+0x54>)
 8003972:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8003974:	4b06      	ldr	r3, [pc, #24]	; (8003990 <prvCheckForValidListAndQueue+0x54>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d005      	beq.n	8003988 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800397c:	4b04      	ldr	r3, [pc, #16]	; (8003990 <prvCheckForValidListAndQueue+0x54>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4908      	ldr	r1, [pc, #32]	; (80039a4 <prvCheckForValidListAndQueue+0x68>)
 8003982:	4618      	mov	r0, r3
 8003984:	f7fe fdd4 	bl	8002530 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003988:	f000 f9ec 	bl	8003d64 <vPortExitCritical>
    }
 800398c:	bf00      	nop
 800398e:	bd80      	pop	{r7, pc}
 8003990:	200001c8 	.word	0x200001c8
 8003994:	20000198 	.word	0x20000198
 8003998:	200001ac 	.word	0x200001ac
 800399c:	200001c0 	.word	0x200001c0
 80039a0:	200001c4 	.word	0x200001c4
 80039a4:	08006a7c 	.word	0x08006a7c

080039a8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	3b04      	subs	r3, #4
 80039b8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80039c0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	3b04      	subs	r3, #4
 80039c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	f023 0201 	bic.w	r2, r3, #1
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3b04      	subs	r3, #4
 80039d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80039d8:	4a0c      	ldr	r2, [pc, #48]	; (8003a0c <pxPortInitialiseStack+0x64>)
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	3b14      	subs	r3, #20
 80039e2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	3b04      	subs	r3, #4
 80039ee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f06f 0202 	mvn.w	r2, #2
 80039f6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	3b20      	subs	r3, #32
 80039fc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80039fe:	68fb      	ldr	r3, [r7, #12]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	08003a11 	.word	0x08003a11

08003a10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003a16:	2300      	movs	r3, #0
 8003a18:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003a1a:	4b12      	ldr	r3, [pc, #72]	; (8003a64 <prvTaskExitError+0x54>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a22:	d00a      	beq.n	8003a3a <prvTaskExitError+0x2a>
        __asm volatile
 8003a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a28:	f383 8811 	msr	BASEPRI, r3
 8003a2c:	f3bf 8f6f 	isb	sy
 8003a30:	f3bf 8f4f 	dsb	sy
 8003a34:	60fb      	str	r3, [r7, #12]
    }
 8003a36:	bf00      	nop
 8003a38:	e7fe      	b.n	8003a38 <prvTaskExitError+0x28>
        __asm volatile
 8003a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a3e:	f383 8811 	msr	BASEPRI, r3
 8003a42:	f3bf 8f6f 	isb	sy
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	60bb      	str	r3, [r7, #8]
    }
 8003a4c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003a4e:	bf00      	nop
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0fc      	beq.n	8003a50 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003a56:	bf00      	nop
 8003a58:	bf00      	nop
 8003a5a:	3714      	adds	r7, #20
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr
 8003a64:	20000010 	.word	0x20000010
	...

08003a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003a70:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <pxCurrentTCBConst2>)
 8003a72:	6819      	ldr	r1, [r3, #0]
 8003a74:	6808      	ldr	r0, [r1, #0]
 8003a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a7a:	f380 8809 	msr	PSP, r0
 8003a7e:	f3bf 8f6f 	isb	sy
 8003a82:	f04f 0000 	mov.w	r0, #0
 8003a86:	f380 8811 	msr	BASEPRI, r0
 8003a8a:	4770      	bx	lr
 8003a8c:	f3af 8000 	nop.w

08003a90 <pxCurrentTCBConst2>:
 8003a90:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003a94:	bf00      	nop
 8003a96:	bf00      	nop

08003a98 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003a98:	4808      	ldr	r0, [pc, #32]	; (8003abc <prvPortStartFirstTask+0x24>)
 8003a9a:	6800      	ldr	r0, [r0, #0]
 8003a9c:	6800      	ldr	r0, [r0, #0]
 8003a9e:	f380 8808 	msr	MSP, r0
 8003aa2:	f04f 0000 	mov.w	r0, #0
 8003aa6:	f380 8814 	msr	CONTROL, r0
 8003aaa:	b662      	cpsie	i
 8003aac:	b661      	cpsie	f
 8003aae:	f3bf 8f4f 	dsb	sy
 8003ab2:	f3bf 8f6f 	isb	sy
 8003ab6:	df00      	svc	0
 8003ab8:	bf00      	nop
 8003aba:	0000      	.short	0x0000
 8003abc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003ac0:	bf00      	nop
 8003ac2:	bf00      	nop

08003ac4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b086      	sub	sp, #24
 8003ac8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003aca:	4b46      	ldr	r3, [pc, #280]	; (8003be4 <xPortStartScheduler+0x120>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a46      	ldr	r2, [pc, #280]	; (8003be8 <xPortStartScheduler+0x124>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d10a      	bne.n	8003aea <xPortStartScheduler+0x26>
        __asm volatile
 8003ad4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad8:	f383 8811 	msr	BASEPRI, r3
 8003adc:	f3bf 8f6f 	isb	sy
 8003ae0:	f3bf 8f4f 	dsb	sy
 8003ae4:	613b      	str	r3, [r7, #16]
    }
 8003ae6:	bf00      	nop
 8003ae8:	e7fe      	b.n	8003ae8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003aea:	4b3e      	ldr	r3, [pc, #248]	; (8003be4 <xPortStartScheduler+0x120>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a3f      	ldr	r2, [pc, #252]	; (8003bec <xPortStartScheduler+0x128>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d10a      	bne.n	8003b0a <xPortStartScheduler+0x46>
        __asm volatile
 8003af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af8:	f383 8811 	msr	BASEPRI, r3
 8003afc:	f3bf 8f6f 	isb	sy
 8003b00:	f3bf 8f4f 	dsb	sy
 8003b04:	60fb      	str	r3, [r7, #12]
    }
 8003b06:	bf00      	nop
 8003b08:	e7fe      	b.n	8003b08 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003b0a:	4b39      	ldr	r3, [pc, #228]	; (8003bf0 <xPortStartScheduler+0x12c>)
 8003b0c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	22ff      	movs	r2, #255	; 0xff
 8003b1a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003b24:	78fb      	ldrb	r3, [r7, #3]
 8003b26:	b2db      	uxtb	r3, r3
 8003b28:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003b2c:	b2da      	uxtb	r2, r3
 8003b2e:	4b31      	ldr	r3, [pc, #196]	; (8003bf4 <xPortStartScheduler+0x130>)
 8003b30:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003b32:	4b31      	ldr	r3, [pc, #196]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b34:	2207      	movs	r2, #7
 8003b36:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b38:	e009      	b.n	8003b4e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8003b3a:	4b2f      	ldr	r3, [pc, #188]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	4a2d      	ldr	r2, [pc, #180]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b42:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003b44:	78fb      	ldrb	r3, [r7, #3]
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b56:	2b80      	cmp	r3, #128	; 0x80
 8003b58:	d0ef      	beq.n	8003b3a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003b5a:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f1c3 0307 	rsb	r3, r3, #7
 8003b62:	2b04      	cmp	r3, #4
 8003b64:	d00a      	beq.n	8003b7c <xPortStartScheduler+0xb8>
        __asm volatile
 8003b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b6a:	f383 8811 	msr	BASEPRI, r3
 8003b6e:	f3bf 8f6f 	isb	sy
 8003b72:	f3bf 8f4f 	dsb	sy
 8003b76:	60bb      	str	r3, [r7, #8]
    }
 8003b78:	bf00      	nop
 8003b7a:	e7fe      	b.n	8003b7a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003b7c:	4b1e      	ldr	r3, [pc, #120]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	021b      	lsls	r3, r3, #8
 8003b82:	4a1d      	ldr	r2, [pc, #116]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b84:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003b86:	4b1c      	ldr	r3, [pc, #112]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003b8e:	4a1a      	ldr	r2, [pc, #104]	; (8003bf8 <xPortStartScheduler+0x134>)
 8003b90:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	b2da      	uxtb	r2, r3
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003b9a:	4b18      	ldr	r3, [pc, #96]	; (8003bfc <xPortStartScheduler+0x138>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a17      	ldr	r2, [pc, #92]	; (8003bfc <xPortStartScheduler+0x138>)
 8003ba0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ba4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003ba6:	4b15      	ldr	r3, [pc, #84]	; (8003bfc <xPortStartScheduler+0x138>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a14      	ldr	r2, [pc, #80]	; (8003bfc <xPortStartScheduler+0x138>)
 8003bac:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003bb0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003bb2:	f000 f963 	bl	8003e7c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003bb6:	4b12      	ldr	r3, [pc, #72]	; (8003c00 <xPortStartScheduler+0x13c>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8003bbc:	f000 f982 	bl	8003ec4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003bc0:	4b10      	ldr	r3, [pc, #64]	; (8003c04 <xPortStartScheduler+0x140>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a0f      	ldr	r2, [pc, #60]	; (8003c04 <xPortStartScheduler+0x140>)
 8003bc6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003bca:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8003bcc:	f7ff ff64 	bl	8003a98 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003bd0:	f7ff f866 	bl	8002ca0 <vTaskSwitchContext>
    prvTaskExitError();
 8003bd4:	f7ff ff1c 	bl	8003a10 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3718      	adds	r7, #24
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	e000ed00 	.word	0xe000ed00
 8003be8:	410fc271 	.word	0x410fc271
 8003bec:	410fc270 	.word	0x410fc270
 8003bf0:	e000e400 	.word	0xe000e400
 8003bf4:	200001d4 	.word	0x200001d4
 8003bf8:	200001d8 	.word	0x200001d8
 8003bfc:	e000ed20 	.word	0xe000ed20
 8003c00:	20000010 	.word	0x20000010
 8003c04:	e000ef34 	.word	0xe000ef34

08003c08 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b087      	sub	sp, #28
 8003c0c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003c0e:	4b37      	ldr	r3, [pc, #220]	; (8003cec <vInitPrioGroupValue+0xe4>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a37      	ldr	r2, [pc, #220]	; (8003cf0 <vInitPrioGroupValue+0xe8>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d10a      	bne.n	8003c2e <vInitPrioGroupValue+0x26>
        __asm volatile
 8003c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c1c:	f383 8811 	msr	BASEPRI, r3
 8003c20:	f3bf 8f6f 	isb	sy
 8003c24:	f3bf 8f4f 	dsb	sy
 8003c28:	613b      	str	r3, [r7, #16]
    }
 8003c2a:	bf00      	nop
 8003c2c:	e7fe      	b.n	8003c2c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003c2e:	4b2f      	ldr	r3, [pc, #188]	; (8003cec <vInitPrioGroupValue+0xe4>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a30      	ldr	r2, [pc, #192]	; (8003cf4 <vInitPrioGroupValue+0xec>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d10a      	bne.n	8003c4e <vInitPrioGroupValue+0x46>
        __asm volatile
 8003c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3c:	f383 8811 	msr	BASEPRI, r3
 8003c40:	f3bf 8f6f 	isb	sy
 8003c44:	f3bf 8f4f 	dsb	sy
 8003c48:	60fb      	str	r3, [r7, #12]
    }
 8003c4a:	bf00      	nop
 8003c4c:	e7fe      	b.n	8003c4c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003c4e:	4b2a      	ldr	r3, [pc, #168]	; (8003cf8 <vInitPrioGroupValue+0xf0>)
 8003c50:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	22ff      	movs	r2, #255	; 0xff
 8003c5e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003c68:	78fb      	ldrb	r3, [r7, #3]
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	4b22      	ldr	r3, [pc, #136]	; (8003cfc <vInitPrioGroupValue+0xf4>)
 8003c74:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003c76:	4b22      	ldr	r3, [pc, #136]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003c78:	2207      	movs	r2, #7
 8003c7a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c7c:	e009      	b.n	8003c92 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8003c7e:	4b20      	ldr	r3, [pc, #128]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	4a1e      	ldr	r2, [pc, #120]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003c86:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003c88:	78fb      	ldrb	r3, [r7, #3]
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c92:	78fb      	ldrb	r3, [r7, #3]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c9a:	2b80      	cmp	r3, #128	; 0x80
 8003c9c:	d0ef      	beq.n	8003c7e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003c9e:	4b18      	ldr	r3, [pc, #96]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f1c3 0307 	rsb	r3, r3, #7
 8003ca6:	2b04      	cmp	r3, #4
 8003ca8:	d00a      	beq.n	8003cc0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8003caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cae:	f383 8811 	msr	BASEPRI, r3
 8003cb2:	f3bf 8f6f 	isb	sy
 8003cb6:	f3bf 8f4f 	dsb	sy
 8003cba:	60bb      	str	r3, [r7, #8]
    }
 8003cbc:	bf00      	nop
 8003cbe:	e7fe      	b.n	8003cbe <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003cc0:	4b0f      	ldr	r3, [pc, #60]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	021b      	lsls	r3, r3, #8
 8003cc6:	4a0e      	ldr	r2, [pc, #56]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003cc8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003cca:	4b0d      	ldr	r3, [pc, #52]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003cd2:	4a0b      	ldr	r2, [pc, #44]	; (8003d00 <vInitPrioGroupValue+0xf8>)
 8003cd4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	b2da      	uxtb	r2, r3
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8003cde:	bf00      	nop
 8003ce0:	371c      	adds	r7, #28
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	e000ed00 	.word	0xe000ed00
 8003cf0:	410fc271 	.word	0x410fc271
 8003cf4:	410fc270 	.word	0x410fc270
 8003cf8:	e000e400 	.word	0xe000e400
 8003cfc:	200001d4 	.word	0x200001d4
 8003d00:	200001d8 	.word	0x200001d8

08003d04 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
        __asm volatile
 8003d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d0e:	f383 8811 	msr	BASEPRI, r3
 8003d12:	f3bf 8f6f 	isb	sy
 8003d16:	f3bf 8f4f 	dsb	sy
 8003d1a:	607b      	str	r3, [r7, #4]
    }
 8003d1c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003d1e:	4b0f      	ldr	r3, [pc, #60]	; (8003d5c <vPortEnterCritical+0x58>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	3301      	adds	r3, #1
 8003d24:	4a0d      	ldr	r2, [pc, #52]	; (8003d5c <vPortEnterCritical+0x58>)
 8003d26:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003d28:	4b0c      	ldr	r3, [pc, #48]	; (8003d5c <vPortEnterCritical+0x58>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d10f      	bne.n	8003d50 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d30:	4b0b      	ldr	r3, [pc, #44]	; (8003d60 <vPortEnterCritical+0x5c>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00a      	beq.n	8003d50 <vPortEnterCritical+0x4c>
        __asm volatile
 8003d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d3e:	f383 8811 	msr	BASEPRI, r3
 8003d42:	f3bf 8f6f 	isb	sy
 8003d46:	f3bf 8f4f 	dsb	sy
 8003d4a:	603b      	str	r3, [r7, #0]
    }
 8003d4c:	bf00      	nop
 8003d4e:	e7fe      	b.n	8003d4e <vPortEnterCritical+0x4a>
    }
}
 8003d50:	bf00      	nop
 8003d52:	370c      	adds	r7, #12
 8003d54:	46bd      	mov	sp, r7
 8003d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5a:	4770      	bx	lr
 8003d5c:	20000010 	.word	0x20000010
 8003d60:	e000ed04 	.word	0xe000ed04

08003d64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003d6a:	4b12      	ldr	r3, [pc, #72]	; (8003db4 <vPortExitCritical+0x50>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d10a      	bne.n	8003d88 <vPortExitCritical+0x24>
        __asm volatile
 8003d72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d76:	f383 8811 	msr	BASEPRI, r3
 8003d7a:	f3bf 8f6f 	isb	sy
 8003d7e:	f3bf 8f4f 	dsb	sy
 8003d82:	607b      	str	r3, [r7, #4]
    }
 8003d84:	bf00      	nop
 8003d86:	e7fe      	b.n	8003d86 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003d88:	4b0a      	ldr	r3, [pc, #40]	; (8003db4 <vPortExitCritical+0x50>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	4a09      	ldr	r2, [pc, #36]	; (8003db4 <vPortExitCritical+0x50>)
 8003d90:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003d92:	4b08      	ldr	r3, [pc, #32]	; (8003db4 <vPortExitCritical+0x50>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d105      	bne.n	8003da6 <vPortExitCritical+0x42>
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	f383 8811 	msr	BASEPRI, r3
    }
 8003da4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003da6:	bf00      	nop
 8003da8:	370c      	adds	r7, #12
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	20000010 	.word	0x20000010
	...

08003dc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003dc0:	f3ef 8009 	mrs	r0, PSP
 8003dc4:	f3bf 8f6f 	isb	sy
 8003dc8:	4b15      	ldr	r3, [pc, #84]	; (8003e20 <pxCurrentTCBConst>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	f01e 0f10 	tst.w	lr, #16
 8003dd0:	bf08      	it	eq
 8003dd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003dd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dda:	6010      	str	r0, [r2, #0]
 8003ddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003de0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003de4:	f380 8811 	msr	BASEPRI, r0
 8003de8:	f3bf 8f4f 	dsb	sy
 8003dec:	f3bf 8f6f 	isb	sy
 8003df0:	f7fe ff56 	bl	8002ca0 <vTaskSwitchContext>
 8003df4:	f04f 0000 	mov.w	r0, #0
 8003df8:	f380 8811 	msr	BASEPRI, r0
 8003dfc:	bc09      	pop	{r0, r3}
 8003dfe:	6819      	ldr	r1, [r3, #0]
 8003e00:	6808      	ldr	r0, [r1, #0]
 8003e02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e06:	f01e 0f10 	tst.w	lr, #16
 8003e0a:	bf08      	it	eq
 8003e0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003e10:	f380 8809 	msr	PSP, r0
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	f3af 8000 	nop.w

08003e20 <pxCurrentTCBConst>:
 8003e20:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003e24:	bf00      	nop
 8003e26:	bf00      	nop

08003e28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
        __asm volatile
 8003e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e32:	f383 8811 	msr	BASEPRI, r3
 8003e36:	f3bf 8f6f 	isb	sy
 8003e3a:	f3bf 8f4f 	dsb	sy
 8003e3e:	607b      	str	r3, [r7, #4]
    }
 8003e40:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003e42:	f001 fdc7 	bl	80059d4 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003e46:	f7fe fe6f 	bl	8002b28 <xTaskIncrementTick>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d006      	beq.n	8003e5e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003e50:	f001 fe1e 	bl	8005a90 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003e54:	4b08      	ldr	r3, [pc, #32]	; (8003e78 <SysTick_Handler+0x50>)
 8003e56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	e001      	b.n	8003e62 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 8003e5e:	f001 fdfb 	bl	8005a58 <SEGGER_SYSVIEW_RecordExitISR>
 8003e62:	2300      	movs	r3, #0
 8003e64:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	f383 8811 	msr	BASEPRI, r3
    }
 8003e6c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 8003e6e:	bf00      	nop
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	e000ed04 	.word	0xe000ed04

08003e7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003e80:	4b0b      	ldr	r3, [pc, #44]	; (8003eb0 <vPortSetupTimerInterrupt+0x34>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003e86:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <vPortSetupTimerInterrupt+0x38>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003e8c:	4b0a      	ldr	r3, [pc, #40]	; (8003eb8 <vPortSetupTimerInterrupt+0x3c>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a0a      	ldr	r2, [pc, #40]	; (8003ebc <vPortSetupTimerInterrupt+0x40>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	099b      	lsrs	r3, r3, #6
 8003e98:	4a09      	ldr	r2, [pc, #36]	; (8003ec0 <vPortSetupTimerInterrupt+0x44>)
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003e9e:	4b04      	ldr	r3, [pc, #16]	; (8003eb0 <vPortSetupTimerInterrupt+0x34>)
 8003ea0:	2207      	movs	r2, #7
 8003ea2:	601a      	str	r2, [r3, #0]
}
 8003ea4:	bf00      	nop
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	e000e010 	.word	0xe000e010
 8003eb4:	e000e018 	.word	0xe000e018
 8003eb8:	20000000 	.word	0x20000000
 8003ebc:	10624dd3 	.word	0x10624dd3
 8003ec0:	e000e014 	.word	0xe000e014

08003ec4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003ec4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003ed4 <vPortEnableVFP+0x10>
 8003ec8:	6801      	ldr	r1, [r0, #0]
 8003eca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003ece:	6001      	str	r1, [r0, #0]
 8003ed0:	4770      	bx	lr
 8003ed2:	0000      	.short	0x0000
 8003ed4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003ed8:	bf00      	nop
 8003eda:	bf00      	nop

08003edc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8003edc:	b480      	push	{r7}
 8003ede:	b085      	sub	sp, #20
 8003ee0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8003ee2:	f3ef 8305 	mrs	r3, IPSR
 8003ee6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b0f      	cmp	r3, #15
 8003eec:	d914      	bls.n	8003f18 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003eee:	4a17      	ldr	r2, [pc, #92]	; (8003f4c <vPortValidateInterruptPriority+0x70>)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003ef8:	4b15      	ldr	r3, [pc, #84]	; (8003f50 <vPortValidateInterruptPriority+0x74>)
 8003efa:	781b      	ldrb	r3, [r3, #0]
 8003efc:	7afa      	ldrb	r2, [r7, #11]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d20a      	bcs.n	8003f18 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8003f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f06:	f383 8811 	msr	BASEPRI, r3
 8003f0a:	f3bf 8f6f 	isb	sy
 8003f0e:	f3bf 8f4f 	dsb	sy
 8003f12:	607b      	str	r3, [r7, #4]
    }
 8003f14:	bf00      	nop
 8003f16:	e7fe      	b.n	8003f16 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behavior. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003f18:	4b0e      	ldr	r3, [pc, #56]	; (8003f54 <vPortValidateInterruptPriority+0x78>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003f20:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <vPortValidateInterruptPriority+0x7c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d90a      	bls.n	8003f3e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2c:	f383 8811 	msr	BASEPRI, r3
 8003f30:	f3bf 8f6f 	isb	sy
 8003f34:	f3bf 8f4f 	dsb	sy
 8003f38:	603b      	str	r3, [r7, #0]
    }
 8003f3a:	bf00      	nop
 8003f3c:	e7fe      	b.n	8003f3c <vPortValidateInterruptPriority+0x60>
    }
 8003f3e:	bf00      	nop
 8003f40:	3714      	adds	r7, #20
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	e000e3f0 	.word	0xe000e3f0
 8003f50:	200001d4 	.word	0x200001d4
 8003f54:	e000ed0c 	.word	0xe000ed0c
 8003f58:	200001d8 	.word	0x200001d8

08003f5c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b08a      	sub	sp, #40	; 0x28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003f64:	2300      	movs	r3, #0
 8003f66:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003f68:	f7fe fd0e 	bl	8002988 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8003f6c:	4b65      	ldr	r3, [pc, #404]	; (8004104 <pvPortMalloc+0x1a8>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d101      	bne.n	8003f78 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003f74:	f000 f934 	bl	80041e0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003f78:	4b63      	ldr	r3, [pc, #396]	; (8004108 <pvPortMalloc+0x1ac>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f040 80a7 	bne.w	80040d4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d02d      	beq.n	8003fe8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8003f8c:	2208      	movs	r2, #8
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d227      	bcs.n	8003fe8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003f98:	2208      	movs	r2, #8
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4413      	add	r3, r2
 8003f9e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f003 0307 	and.w	r3, r3, #7
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d021      	beq.n	8003fee <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f023 0307 	bic.w	r3, r3, #7
 8003fb0:	3308      	adds	r3, #8
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d214      	bcs.n	8003fe2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f023 0307 	bic.w	r3, r3, #7
 8003fbe:	3308      	adds	r3, #8
 8003fc0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f003 0307 	and.w	r3, r3, #7
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d010      	beq.n	8003fee <pvPortMalloc+0x92>
        __asm volatile
 8003fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd0:	f383 8811 	msr	BASEPRI, r3
 8003fd4:	f3bf 8f6f 	isb	sy
 8003fd8:	f3bf 8f4f 	dsb	sy
 8003fdc:	617b      	str	r3, [r7, #20]
    }
 8003fde:	bf00      	nop
 8003fe0:	e7fe      	b.n	8003fe0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003fe6:	e002      	b.n	8003fee <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	607b      	str	r3, [r7, #4]
 8003fec:	e000      	b.n	8003ff0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003fee:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d06e      	beq.n	80040d4 <pvPortMalloc+0x178>
 8003ff6:	4b45      	ldr	r3, [pc, #276]	; (800410c <pvPortMalloc+0x1b0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	d869      	bhi.n	80040d4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004000:	4b43      	ldr	r3, [pc, #268]	; (8004110 <pvPortMalloc+0x1b4>)
 8004002:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004004:	4b42      	ldr	r3, [pc, #264]	; (8004110 <pvPortMalloc+0x1b4>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800400a:	e004      	b.n	8004016 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800400c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800400e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	429a      	cmp	r2, r3
 800401e:	d903      	bls.n	8004028 <pvPortMalloc+0xcc>
 8004020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d1f1      	bne.n	800400c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004028:	4b36      	ldr	r3, [pc, #216]	; (8004104 <pvPortMalloc+0x1a8>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800402e:	429a      	cmp	r2, r3
 8004030:	d050      	beq.n	80040d4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2208      	movs	r2, #8
 8004038:	4413      	add	r3, r2
 800403a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800403c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	6a3b      	ldr	r3, [r7, #32]
 8004042:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004046:	685a      	ldr	r2, [r3, #4]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	1ad2      	subs	r2, r2, r3
 800404c:	2308      	movs	r3, #8
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	429a      	cmp	r2, r3
 8004052:	d91f      	bls.n	8004094 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004054:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4413      	add	r3, r2
 800405a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	f003 0307 	and.w	r3, r3, #7
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00a      	beq.n	800407c <pvPortMalloc+0x120>
        __asm volatile
 8004066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800406a:	f383 8811 	msr	BASEPRI, r3
 800406e:	f3bf 8f6f 	isb	sy
 8004072:	f3bf 8f4f 	dsb	sy
 8004076:	613b      	str	r3, [r7, #16]
    }
 8004078:	bf00      	nop
 800407a:	e7fe      	b.n	800407a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800407c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	1ad2      	subs	r2, r2, r3
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800408e:	69b8      	ldr	r0, [r7, #24]
 8004090:	f000 f908 	bl	80042a4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004094:	4b1d      	ldr	r3, [pc, #116]	; (800410c <pvPortMalloc+0x1b0>)
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	4a1b      	ldr	r2, [pc, #108]	; (800410c <pvPortMalloc+0x1b0>)
 80040a0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80040a2:	4b1a      	ldr	r3, [pc, #104]	; (800410c <pvPortMalloc+0x1b0>)
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	4b1b      	ldr	r3, [pc, #108]	; (8004114 <pvPortMalloc+0x1b8>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d203      	bcs.n	80040b6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80040ae:	4b17      	ldr	r3, [pc, #92]	; (800410c <pvPortMalloc+0x1b0>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a18      	ldr	r2, [pc, #96]	; (8004114 <pvPortMalloc+0x1b8>)
 80040b4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80040b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	4b13      	ldr	r3, [pc, #76]	; (8004108 <pvPortMalloc+0x1ac>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	431a      	orrs	r2, r3
 80040c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80040c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80040ca:	4b13      	ldr	r3, [pc, #76]	; (8004118 <pvPortMalloc+0x1bc>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	3301      	adds	r3, #1
 80040d0:	4a11      	ldr	r2, [pc, #68]	; (8004118 <pvPortMalloc+0x1bc>)
 80040d2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80040d4:	f7fe fc66 	bl	80029a4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80040d8:	69fb      	ldr	r3, [r7, #28]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <pvPortMalloc+0x19c>
        __asm volatile
 80040e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e6:	f383 8811 	msr	BASEPRI, r3
 80040ea:	f3bf 8f6f 	isb	sy
 80040ee:	f3bf 8f4f 	dsb	sy
 80040f2:	60fb      	str	r3, [r7, #12]
    }
 80040f4:	bf00      	nop
 80040f6:	e7fe      	b.n	80040f6 <pvPortMalloc+0x19a>
    return pvReturn;
 80040f8:	69fb      	ldr	r3, [r7, #28]
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3728      	adds	r7, #40	; 0x28
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	20012de4 	.word	0x20012de4
 8004108:	20012df8 	.word	0x20012df8
 800410c:	20012de8 	.word	0x20012de8
 8004110:	20012ddc 	.word	0x20012ddc
 8004114:	20012dec 	.word	0x20012dec
 8004118:	20012df0 	.word	0x20012df0

0800411c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d04d      	beq.n	80041ca <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800412e:	2308      	movs	r3, #8
 8004130:	425b      	negs	r3, r3
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	4413      	add	r3, r2
 8004136:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	4b24      	ldr	r3, [pc, #144]	; (80041d4 <vPortFree+0xb8>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4013      	ands	r3, r2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10a      	bne.n	8004160 <vPortFree+0x44>
        __asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	60fb      	str	r3, [r7, #12]
    }
 800415c:	bf00      	nop
 800415e:	e7fe      	b.n	800415e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00a      	beq.n	800417e <vPortFree+0x62>
        __asm volatile
 8004168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800416c:	f383 8811 	msr	BASEPRI, r3
 8004170:	f3bf 8f6f 	isb	sy
 8004174:	f3bf 8f4f 	dsb	sy
 8004178:	60bb      	str	r3, [r7, #8]
    }
 800417a:	bf00      	nop
 800417c:	e7fe      	b.n	800417c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	685a      	ldr	r2, [r3, #4]
 8004182:	4b14      	ldr	r3, [pc, #80]	; (80041d4 <vPortFree+0xb8>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4013      	ands	r3, r2
 8004188:	2b00      	cmp	r3, #0
 800418a:	d01e      	beq.n	80041ca <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d11a      	bne.n	80041ca <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	4b0e      	ldr	r3, [pc, #56]	; (80041d4 <vPortFree+0xb8>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	43db      	mvns	r3, r3
 800419e:	401a      	ands	r2, r3
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80041a4:	f7fe fbf0 	bl	8002988 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	685a      	ldr	r2, [r3, #4]
 80041ac:	4b0a      	ldr	r3, [pc, #40]	; (80041d8 <vPortFree+0xbc>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4413      	add	r3, r2
 80041b2:	4a09      	ldr	r2, [pc, #36]	; (80041d8 <vPortFree+0xbc>)
 80041b4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80041b6:	6938      	ldr	r0, [r7, #16]
 80041b8:	f000 f874 	bl	80042a4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80041bc:	4b07      	ldr	r3, [pc, #28]	; (80041dc <vPortFree+0xc0>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	3301      	adds	r3, #1
 80041c2:	4a06      	ldr	r2, [pc, #24]	; (80041dc <vPortFree+0xc0>)
 80041c4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80041c6:	f7fe fbed 	bl	80029a4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80041ca:	bf00      	nop
 80041cc:	3718      	adds	r7, #24
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
 80041d2:	bf00      	nop
 80041d4:	20012df8 	.word	0x20012df8
 80041d8:	20012de8 	.word	0x20012de8
 80041dc:	20012df4 	.word	0x20012df4

080041e0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80041e0:	b480      	push	{r7}
 80041e2:	b085      	sub	sp, #20
 80041e4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80041e6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80041ea:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80041ec:	4b27      	ldr	r3, [pc, #156]	; (800428c <prvHeapInit+0xac>)
 80041ee:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00c      	beq.n	8004214 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3307      	adds	r3, #7
 80041fe:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	f023 0307 	bic.w	r3, r3, #7
 8004206:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004208:	68ba      	ldr	r2, [r7, #8]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	4a1f      	ldr	r2, [pc, #124]	; (800428c <prvHeapInit+0xac>)
 8004210:	4413      	add	r3, r2
 8004212:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004218:	4a1d      	ldr	r2, [pc, #116]	; (8004290 <prvHeapInit+0xb0>)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800421e:	4b1c      	ldr	r3, [pc, #112]	; (8004290 <prvHeapInit+0xb0>)
 8004220:	2200      	movs	r2, #0
 8004222:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	4413      	add	r3, r2
 800422a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800422c:	2208      	movs	r2, #8
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f023 0307 	bic.w	r3, r3, #7
 800423a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4a15      	ldr	r2, [pc, #84]	; (8004294 <prvHeapInit+0xb4>)
 8004240:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004242:	4b14      	ldr	r3, [pc, #80]	; (8004294 <prvHeapInit+0xb4>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2200      	movs	r2, #0
 8004248:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800424a:	4b12      	ldr	r3, [pc, #72]	; (8004294 <prvHeapInit+0xb4>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2200      	movs	r2, #0
 8004250:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	1ad2      	subs	r2, r2, r3
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004260:	4b0c      	ldr	r3, [pc, #48]	; (8004294 <prvHeapInit+0xb4>)
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	4a0a      	ldr	r2, [pc, #40]	; (8004298 <prvHeapInit+0xb8>)
 800426e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	4a09      	ldr	r2, [pc, #36]	; (800429c <prvHeapInit+0xbc>)
 8004276:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004278:	4b09      	ldr	r3, [pc, #36]	; (80042a0 <prvHeapInit+0xc0>)
 800427a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800427e:	601a      	str	r2, [r3, #0]
}
 8004280:	bf00      	nop
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr
 800428c:	200001dc 	.word	0x200001dc
 8004290:	20012ddc 	.word	0x20012ddc
 8004294:	20012de4 	.word	0x20012de4
 8004298:	20012dec 	.word	0x20012dec
 800429c:	20012de8 	.word	0x20012de8
 80042a0:	20012df8 	.word	0x20012df8

080042a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80042ac:	4b28      	ldr	r3, [pc, #160]	; (8004350 <prvInsertBlockIntoFreeList+0xac>)
 80042ae:	60fb      	str	r3, [r7, #12]
 80042b0:	e002      	b.n	80042b8 <prvInsertBlockIntoFreeList+0x14>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	60fb      	str	r3, [r7, #12]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d8f7      	bhi.n	80042b2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	68ba      	ldr	r2, [r7, #8]
 80042cc:	4413      	add	r3, r2
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d108      	bne.n	80042e6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	685a      	ldr	r2, [r3, #4]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	441a      	add	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	441a      	add	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d118      	bne.n	800432c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4b15      	ldr	r3, [pc, #84]	; (8004354 <prvInsertBlockIntoFreeList+0xb0>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d00d      	beq.n	8004322 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	441a      	add	r2, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	601a      	str	r2, [r3, #0]
 8004320:	e008      	b.n	8004334 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004322:	4b0c      	ldr	r3, [pc, #48]	; (8004354 <prvInsertBlockIntoFreeList+0xb0>)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	e003      	b.n	8004334 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004334:	68fa      	ldr	r2, [r7, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	429a      	cmp	r2, r3
 800433a:	d002      	beq.n	8004342 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004342:	bf00      	nop
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	20012ddc 	.word	0x20012ddc
 8004354:	20012de4 	.word	0x20012de4

08004358 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800435c:	4803      	ldr	r0, [pc, #12]	; (800436c <_cbSendSystemDesc+0x14>)
 800435e:	f001 fae3 	bl	8005928 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004362:	4803      	ldr	r0, [pc, #12]	; (8004370 <_cbSendSystemDesc+0x18>)
 8004364:	f001 fae0 	bl	8005928 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004368:	bf00      	nop
 800436a:	bd80      	pop	{r7, pc}
 800436c:	08006a84 	.word	0x08006a84
 8004370:	08006ac8 	.word	0x08006ac8

08004374 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004378:	4b06      	ldr	r3, [pc, #24]	; (8004394 <SEGGER_SYSVIEW_Conf+0x20>)
 800437a:	6818      	ldr	r0, [r3, #0]
 800437c:	4b05      	ldr	r3, [pc, #20]	; (8004394 <SEGGER_SYSVIEW_Conf+0x20>)
 800437e:	6819      	ldr	r1, [r3, #0]
 8004380:	4b05      	ldr	r3, [pc, #20]	; (8004398 <SEGGER_SYSVIEW_Conf+0x24>)
 8004382:	4a06      	ldr	r2, [pc, #24]	; (800439c <SEGGER_SYSVIEW_Conf+0x28>)
 8004384:	f000 fe4e 	bl	8005024 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004388:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800438c:	f000 fe8e 	bl	80050ac <SEGGER_SYSVIEW_SetRAMBase>
}
 8004390:	bf00      	nop
 8004392:	bd80      	pop	{r7, pc}
 8004394:	20000000 	.word	0x20000000
 8004398:	08004359 	.word	0x08004359
 800439c:	08006b68 	.word	0x08006b68

080043a0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80043a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80043a6:	2300      	movs	r3, #0
 80043a8:	607b      	str	r3, [r7, #4]
 80043aa:	e033      	b.n	8004414 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80043ac:	491e      	ldr	r1, [pc, #120]	; (8004428 <_cbSendTaskList+0x88>)
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	4613      	mov	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	440b      	add	r3, r1
 80043ba:	6818      	ldr	r0, [r3, #0]
 80043bc:	491a      	ldr	r1, [pc, #104]	; (8004428 <_cbSendTaskList+0x88>)
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	4613      	mov	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	3304      	adds	r3, #4
 80043cc:	6819      	ldr	r1, [r3, #0]
 80043ce:	4c16      	ldr	r4, [pc, #88]	; (8004428 <_cbSendTaskList+0x88>)
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	4423      	add	r3, r4
 80043dc:	3308      	adds	r3, #8
 80043de:	681c      	ldr	r4, [r3, #0]
 80043e0:	4d11      	ldr	r5, [pc, #68]	; (8004428 <_cbSendTaskList+0x88>)
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	4413      	add	r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	442b      	add	r3, r5
 80043ee:	330c      	adds	r3, #12
 80043f0:	681d      	ldr	r5, [r3, #0]
 80043f2:	4e0d      	ldr	r6, [pc, #52]	; (8004428 <_cbSendTaskList+0x88>)
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	4613      	mov	r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	4413      	add	r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	4433      	add	r3, r6
 8004400:	3310      	adds	r3, #16
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	462b      	mov	r3, r5
 8004408:	4622      	mov	r2, r4
 800440a:	f000 f8b5 	bl	8004578 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3301      	adds	r3, #1
 8004412:	607b      	str	r3, [r7, #4]
 8004414:	4b05      	ldr	r3, [pc, #20]	; (800442c <_cbSendTaskList+0x8c>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	429a      	cmp	r2, r3
 800441c:	d3c6      	bcc.n	80043ac <_cbSendTaskList+0xc>
  }
}
 800441e:	bf00      	nop
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004428:	20012dfc 	.word	0x20012dfc
 800442c:	20012e9c 	.word	0x20012e9c

08004430 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004430:	b5b0      	push	{r4, r5, r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004436:	f7fe fb65 	bl	8002b04 <xTaskGetTickCountFromISR>
 800443a:	4603      	mov	r3, r0
 800443c:	461a      	mov	r2, r3
 800443e:	f04f 0300 	mov.w	r3, #0
 8004442:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004446:	e9d7 0100 	ldrd	r0, r1, [r7]
 800444a:	4602      	mov	r2, r0
 800444c:	460b      	mov	r3, r1
 800444e:	f04f 0400 	mov.w	r4, #0
 8004452:	f04f 0500 	mov.w	r5, #0
 8004456:	015d      	lsls	r5, r3, #5
 8004458:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800445c:	0154      	lsls	r4, r2, #5
 800445e:	4622      	mov	r2, r4
 8004460:	462b      	mov	r3, r5
 8004462:	1a12      	subs	r2, r2, r0
 8004464:	eb63 0301 	sbc.w	r3, r3, r1
 8004468:	f04f 0400 	mov.w	r4, #0
 800446c:	f04f 0500 	mov.w	r5, #0
 8004470:	009d      	lsls	r5, r3, #2
 8004472:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8004476:	0094      	lsls	r4, r2, #2
 8004478:	4622      	mov	r2, r4
 800447a:	462b      	mov	r3, r5
 800447c:	1812      	adds	r2, r2, r0
 800447e:	eb41 0303 	adc.w	r3, r1, r3
 8004482:	f04f 0000 	mov.w	r0, #0
 8004486:	f04f 0100 	mov.w	r1, #0
 800448a:	00d9      	lsls	r1, r3, #3
 800448c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004490:	00d0      	lsls	r0, r2, #3
 8004492:	4602      	mov	r2, r0
 8004494:	460b      	mov	r3, r1
 8004496:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 800449a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800449e:	4610      	mov	r0, r2
 80044a0:	4619      	mov	r1, r3
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bdb0      	pop	{r4, r5, r7, pc}

080044a8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af02      	add	r7, sp, #8
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
 80044b4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80044b6:	2205      	movs	r2, #5
 80044b8:	492b      	ldr	r1, [pc, #172]	; (8004568 <SYSVIEW_AddTask+0xc0>)
 80044ba:	68b8      	ldr	r0, [r7, #8]
 80044bc:	f001 fdc4 	bl	8006048 <memcmp>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d04b      	beq.n	800455e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80044c6:	4b29      	ldr	r3, [pc, #164]	; (800456c <SYSVIEW_AddTask+0xc4>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2b07      	cmp	r3, #7
 80044cc:	d903      	bls.n	80044d6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80044ce:	4828      	ldr	r0, [pc, #160]	; (8004570 <SYSVIEW_AddTask+0xc8>)
 80044d0:	f001 fd28 	bl	8005f24 <SEGGER_SYSVIEW_Warn>
    return;
 80044d4:	e044      	b.n	8004560 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80044d6:	4b25      	ldr	r3, [pc, #148]	; (800456c <SYSVIEW_AddTask+0xc4>)
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	4926      	ldr	r1, [pc, #152]	; (8004574 <SYSVIEW_AddTask+0xcc>)
 80044dc:	4613      	mov	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4413      	add	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	440b      	add	r3, r1
 80044e6:	68fa      	ldr	r2, [r7, #12]
 80044e8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80044ea:	4b20      	ldr	r3, [pc, #128]	; (800456c <SYSVIEW_AddTask+0xc4>)
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	4921      	ldr	r1, [pc, #132]	; (8004574 <SYSVIEW_AddTask+0xcc>)
 80044f0:	4613      	mov	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4413      	add	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	3304      	adds	r3, #4
 80044fc:	68ba      	ldr	r2, [r7, #8]
 80044fe:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004500:	4b1a      	ldr	r3, [pc, #104]	; (800456c <SYSVIEW_AddTask+0xc4>)
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	491b      	ldr	r1, [pc, #108]	; (8004574 <SYSVIEW_AddTask+0xcc>)
 8004506:	4613      	mov	r3, r2
 8004508:	009b      	lsls	r3, r3, #2
 800450a:	4413      	add	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	440b      	add	r3, r1
 8004510:	3308      	adds	r3, #8
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004516:	4b15      	ldr	r3, [pc, #84]	; (800456c <SYSVIEW_AddTask+0xc4>)
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	4916      	ldr	r1, [pc, #88]	; (8004574 <SYSVIEW_AddTask+0xcc>)
 800451c:	4613      	mov	r3, r2
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	4413      	add	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	330c      	adds	r3, #12
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800452c:	4b0f      	ldr	r3, [pc, #60]	; (800456c <SYSVIEW_AddTask+0xc4>)
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	4910      	ldr	r1, [pc, #64]	; (8004574 <SYSVIEW_AddTask+0xcc>)
 8004532:	4613      	mov	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	3310      	adds	r3, #16
 800453e:	69ba      	ldr	r2, [r7, #24]
 8004540:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004542:	4b0a      	ldr	r3, [pc, #40]	; (800456c <SYSVIEW_AddTask+0xc4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	3301      	adds	r3, #1
 8004548:	4a08      	ldr	r2, [pc, #32]	; (800456c <SYSVIEW_AddTask+0xc4>)
 800454a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	68b9      	ldr	r1, [r7, #8]
 8004556:	68f8      	ldr	r0, [r7, #12]
 8004558:	f000 f80e 	bl	8004578 <SYSVIEW_SendTaskInfo>
 800455c:	e000      	b.n	8004560 <SYSVIEW_AddTask+0xb8>
    return;
 800455e:	bf00      	nop

}
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	08006ad8 	.word	0x08006ad8
 800456c:	20012e9c 	.word	0x20012e9c
 8004570:	08006ae0 	.word	0x08006ae0
 8004574:	20012dfc 	.word	0x20012dfc

08004578 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004578:	b580      	push	{r7, lr}
 800457a:	b08a      	sub	sp, #40	; 0x28
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004586:	f107 0314 	add.w	r3, r7, #20
 800458a:	2214      	movs	r2, #20
 800458c:	2100      	movs	r1, #0
 800458e:	4618      	mov	r0, r3
 8004590:	f001 fd76 	bl	8006080 <memset>
  TaskInfo.TaskID     = TaskID;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80045a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045a6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80045a8:	f107 0314 	add.w	r3, r7, #20
 80045ac:	4618      	mov	r0, r3
 80045ae:	f001 f8c3 	bl	8005738 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80045b2:	bf00      	nop
 80045b4:	3728      	adds	r7, #40	; 0x28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
	...

080045bc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80045c2:	4b24      	ldr	r3, [pc, #144]	; (8004654 <_DoInit+0x98>)
 80045c4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2203      	movs	r2, #3
 80045ca:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2203      	movs	r2, #3
 80045d0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a20      	ldr	r2, [pc, #128]	; (8004658 <_DoInit+0x9c>)
 80045d6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a20      	ldr	r2, [pc, #128]	; (800465c <_DoInit+0xa0>)
 80045dc:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045e4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	4a17      	ldr	r2, [pc, #92]	; (8004658 <_DoInit+0x9c>)
 80045fc:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a17      	ldr	r2, [pc, #92]	; (8004660 <_DoInit+0xa4>)
 8004602:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2210      	movs	r2, #16
 8004608:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3307      	adds	r3, #7
 8004620:	4a10      	ldr	r2, [pc, #64]	; (8004664 <_DoInit+0xa8>)
 8004622:	6810      	ldr	r0, [r2, #0]
 8004624:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004626:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a0e      	ldr	r2, [pc, #56]	; (8004668 <_DoInit+0xac>)
 800462e:	6810      	ldr	r0, [r2, #0]
 8004630:	6018      	str	r0, [r3, #0]
 8004632:	8891      	ldrh	r1, [r2, #4]
 8004634:	7992      	ldrb	r2, [r2, #6]
 8004636:	8099      	strh	r1, [r3, #4]
 8004638:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800463a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004644:	f3bf 8f5f 	dmb	sy
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	20014464 	.word	0x20014464
 8004658:	08006b30 	.word	0x08006b30
 800465c:	20012ea0 	.word	0x20012ea0
 8004660:	200132a0 	.word	0x200132a0
 8004664:	08006b3c 	.word	0x08006b3c
 8004668:	08006b40 	.word	0x08006b40

0800466c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 800466c:	b580      	push	{r7, lr}
 800466e:	b08a      	sub	sp, #40	; 0x28
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004678:	2300      	movs	r3, #0
 800467a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	429a      	cmp	r2, r3
 800468e:	d905      	bls.n	800469c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	3b01      	subs	r3, #1
 8004698:	627b      	str	r3, [r7, #36]	; 0x24
 800469a:	e007      	b.n	80046ac <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	69b9      	ldr	r1, [r7, #24]
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	1acb      	subs	r3, r1, r3
 80046a6:	4413      	add	r3, r2
 80046a8:	3b01      	subs	r3, #1
 80046aa:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	1ad3      	subs	r3, r2, r3
 80046b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046b6:	4293      	cmp	r3, r2
 80046b8:	bf28      	it	cs
 80046ba:	4613      	movcs	r3, r2
 80046bc:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80046be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4293      	cmp	r3, r2
 80046c4:	bf28      	it	cs
 80046c6:	4613      	movcs	r3, r2
 80046c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	4413      	add	r3, r2
 80046d2:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80046d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	6978      	ldr	r0, [r7, #20]
 80046da:	f001 fcc3 	bl	8006064 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80046de:	6a3a      	ldr	r2, [r7, #32]
 80046e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e2:	4413      	add	r3, r2
 80046e4:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ea:	4413      	add	r3, r2
 80046ec:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80046f6:	69fa      	ldr	r2, [r7, #28]
 80046f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fa:	4413      	add	r3, r2
 80046fc:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	69fa      	ldr	r2, [r7, #28]
 8004704:	429a      	cmp	r2, r3
 8004706:	d101      	bne.n	800470c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004708:	2300      	movs	r3, #0
 800470a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800470c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	69fa      	ldr	r2, [r7, #28]
 8004714:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1b2      	bne.n	8004682 <_WriteBlocking+0x16>
  return NumBytesWritten;
 800471c:	6a3b      	ldr	r3, [r7, #32]
}
 800471e:	4618      	mov	r0, r3
 8004720:	3728      	adds	r7, #40	; 0x28
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}

08004726 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004726:	b580      	push	{r7, lr}
 8004728:	b088      	sub	sp, #32
 800472a:	af00      	add	r7, sp, #0
 800472c:	60f8      	str	r0, [r7, #12]
 800472e:	60b9      	str	r1, [r7, #8]
 8004730:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004742:	69ba      	ldr	r2, [r7, #24]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	d911      	bls.n	800476e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	685a      	ldr	r2, [r3, #4]
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	4413      	add	r3, r2
 8004752:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	68b9      	ldr	r1, [r7, #8]
 8004758:	6938      	ldr	r0, [r7, #16]
 800475a:	f001 fc83 	bl	8006064 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800475e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004762:	69fa      	ldr	r2, [r7, #28]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	441a      	add	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 800476c:	e01f      	b.n	80047ae <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	685a      	ldr	r2, [r3, #4]
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	4413      	add	r3, r2
 800477a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	68b9      	ldr	r1, [r7, #8]
 8004780:	6938      	ldr	r0, [r7, #16]
 8004782:	f001 fc6f 	bl	8006064 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	4413      	add	r3, r2
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	4619      	mov	r1, r3
 800479e:	6938      	ldr	r0, [r7, #16]
 80047a0:	f001 fc60 	bl	8006064 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80047a4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	60da      	str	r2, [r3, #12]
}
 80047ae:	bf00      	nop
 80047b0:	3720      	adds	r7, #32
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}

080047b6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80047b6:	b480      	push	{r7}
 80047b8:	b087      	sub	sp, #28
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d808      	bhi.n	80047e4 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	689a      	ldr	r2, [r3, #8]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	1ad2      	subs	r2, r2, r3
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	4413      	add	r3, r2
 80047de:	3b01      	subs	r3, #1
 80047e0:	617b      	str	r3, [r7, #20]
 80047e2:	e004      	b.n	80047ee <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	3b01      	subs	r3, #1
 80047ec:	617b      	str	r3, [r7, #20]
  }
  return r;
 80047ee:	697b      	ldr	r3, [r7, #20]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	371c      	adds	r7, #28
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b08c      	sub	sp, #48	; 0x30
 8004800:	af00      	add	r7, sp, #0
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	60b9      	str	r1, [r7, #8]
 8004806:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004808:	4b3e      	ldr	r3, [pc, #248]	; (8004904 <SEGGER_RTT_ReadNoLock+0x108>)
 800480a:	623b      	str	r3, [r7, #32]
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <SEGGER_RTT_ReadNoLock+0x1e>
 8004816:	f7ff fed1 	bl	80045bc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800481a:	68fa      	ldr	r2, [r7, #12]
 800481c:	4613      	mov	r3, r2
 800481e:	005b      	lsls	r3, r3, #1
 8004820:	4413      	add	r3, r2
 8004822:	00db      	lsls	r3, r3, #3
 8004824:	3360      	adds	r3, #96	; 0x60
 8004826:	4a37      	ldr	r2, [pc, #220]	; (8004904 <SEGGER_RTT_ReadNoLock+0x108>)
 8004828:	4413      	add	r3, r2
 800482a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800483c:	2300      	movs	r3, #0
 800483e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004840:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	429a      	cmp	r2, r3
 8004846:	d92b      	bls.n	80048a0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4293      	cmp	r3, r2
 8004858:	bf28      	it	cs
 800485a:	4613      	movcs	r3, r2
 800485c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	685a      	ldr	r2, [r3, #4]
 8004862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004864:	4413      	add	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004868:	697a      	ldr	r2, [r7, #20]
 800486a:	6939      	ldr	r1, [r7, #16]
 800486c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800486e:	f001 fbf9 	bl	8006064 <memcpy>
    NumBytesRead += NumBytesRem;
 8004872:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	4413      	add	r3, r2
 8004878:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800487a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	4413      	add	r3, r2
 8004880:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800488a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	4413      	add	r3, r2
 8004890:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004898:	429a      	cmp	r2, r3
 800489a:	d101      	bne.n	80048a0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800489c:	2300      	movs	r3, #0
 800489e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4293      	cmp	r3, r2
 80048ae:	bf28      	it	cs
 80048b0:	4613      	movcs	r3, r2
 80048b2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d019      	beq.n	80048ee <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c0:	4413      	add	r3, r2
 80048c2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	6939      	ldr	r1, [r7, #16]
 80048c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80048ca:	f001 fbcb 	bl	8006064 <memcpy>
    NumBytesRead += NumBytesRem;
 80048ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	4413      	add	r3, r2
 80048d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80048d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	4413      	add	r3, r2
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80048e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	4413      	add	r3, r2
 80048ec:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 80048ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d002      	beq.n	80048fa <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80048f4:	69fb      	ldr	r3, [r7, #28]
 80048f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048f8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80048fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3730      	adds	r7, #48	; 0x30
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	20014464 	.word	0x20014464

08004908 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004908:	b580      	push	{r7, lr}
 800490a:	b088      	sub	sp, #32
 800490c:	af00      	add	r7, sp, #0
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	60b9      	str	r1, [r7, #8]
 8004912:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	4613      	mov	r3, r2
 800491e:	005b      	lsls	r3, r3, #1
 8004920:	4413      	add	r3, r2
 8004922:	00db      	lsls	r3, r3, #3
 8004924:	4a1f      	ldr	r2, [pc, #124]	; (80049a4 <SEGGER_RTT_WriteNoLock+0x9c>)
 8004926:	4413      	add	r3, r2
 8004928:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	695b      	ldr	r3, [r3, #20]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d029      	beq.n	8004986 <SEGGER_RTT_WriteNoLock+0x7e>
 8004932:	2b02      	cmp	r3, #2
 8004934:	d82e      	bhi.n	8004994 <SEGGER_RTT_WriteNoLock+0x8c>
 8004936:	2b00      	cmp	r3, #0
 8004938:	d002      	beq.n	8004940 <SEGGER_RTT_WriteNoLock+0x38>
 800493a:	2b01      	cmp	r3, #1
 800493c:	d013      	beq.n	8004966 <SEGGER_RTT_WriteNoLock+0x5e>
 800493e:	e029      	b.n	8004994 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004940:	6978      	ldr	r0, [r7, #20]
 8004942:	f7ff ff38 	bl	80047b6 <_GetAvailWriteSpace>
 8004946:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	429a      	cmp	r2, r3
 800494e:	d202      	bcs.n	8004956 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8004950:	2300      	movs	r3, #0
 8004952:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8004954:	e021      	b.n	800499a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	69b9      	ldr	r1, [r7, #24]
 800495e:	6978      	ldr	r0, [r7, #20]
 8004960:	f7ff fee1 	bl	8004726 <_WriteNoCheck>
    break;
 8004964:	e019      	b.n	800499a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004966:	6978      	ldr	r0, [r7, #20]
 8004968:	f7ff ff25 	bl	80047b6 <_GetAvailWriteSpace>
 800496c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	4293      	cmp	r3, r2
 8004974:	bf28      	it	cs
 8004976:	4613      	movcs	r3, r2
 8004978:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800497a:	69fa      	ldr	r2, [r7, #28]
 800497c:	69b9      	ldr	r1, [r7, #24]
 800497e:	6978      	ldr	r0, [r7, #20]
 8004980:	f7ff fed1 	bl	8004726 <_WriteNoCheck>
    break;
 8004984:	e009      	b.n	800499a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	69b9      	ldr	r1, [r7, #24]
 800498a:	6978      	ldr	r0, [r7, #20]
 800498c:	f7ff fe6e 	bl	800466c <_WriteBlocking>
 8004990:	61f8      	str	r0, [r7, #28]
    break;
 8004992:	e002      	b.n	800499a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8004994:	2300      	movs	r3, #0
 8004996:	61fb      	str	r3, [r7, #28]
    break;
 8004998:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800499a:	69fb      	ldr	r3, [r7, #28]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3720      	adds	r7, #32
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	20014464 	.word	0x20014464

080049a8 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80049b4:	4b0e      	ldr	r3, [pc, #56]	; (80049f0 <SEGGER_RTT_Write+0x48>)
 80049b6:	61fb      	str	r3, [r7, #28]
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <SEGGER_RTT_Write+0x1e>
 80049c2:	f7ff fdfb 	bl	80045bc <_DoInit>
  SEGGER_RTT_LOCK();
 80049c6:	f3ef 8311 	mrs	r3, BASEPRI
 80049ca:	f04f 0120 	mov.w	r1, #32
 80049ce:	f381 8811 	msr	BASEPRI, r1
 80049d2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	68b9      	ldr	r1, [r7, #8]
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f7ff ff95 	bl	8004908 <SEGGER_RTT_WriteNoLock>
 80049de:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80049e6:	697b      	ldr	r3, [r7, #20]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3720      	adds	r7, #32
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	20014464 	.word	0x20014464

080049f4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b088      	sub	sp, #32
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	60f8      	str	r0, [r7, #12]
 80049fc:	60b9      	str	r1, [r7, #8]
 80049fe:	607a      	str	r2, [r7, #4]
 8004a00:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004a02:	4b3d      	ldr	r3, [pc, #244]	; (8004af8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004a04:	61bb      	str	r3, [r7, #24]
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <SEGGER_RTT_AllocUpBuffer+0x20>
 8004a10:	f7ff fdd4 	bl	80045bc <_DoInit>
  SEGGER_RTT_LOCK();
 8004a14:	f3ef 8311 	mrs	r3, BASEPRI
 8004a18:	f04f 0120 	mov.w	r1, #32
 8004a1c:	f381 8811 	msr	BASEPRI, r1
 8004a20:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004a22:	4b35      	ldr	r3, [pc, #212]	; (8004af8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004a24:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004a26:	2300      	movs	r3, #0
 8004a28:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004a2a:	6939      	ldr	r1, [r7, #16]
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	1c5a      	adds	r2, r3, #1
 8004a30:	4613      	mov	r3, r2
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	4413      	add	r3, r2
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	440b      	add	r3, r1
 8004a3a:	3304      	adds	r3, #4
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d008      	beq.n	8004a54 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	3301      	adds	r3, #1
 8004a46:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	69fa      	ldr	r2, [r7, #28]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	dbeb      	blt.n	8004a2a <SEGGER_RTT_AllocUpBuffer+0x36>
 8004a52:	e000      	b.n	8004a56 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004a54:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	69fa      	ldr	r2, [r7, #28]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	da3f      	bge.n	8004ae0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8004a60:	6939      	ldr	r1, [r7, #16]
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	4613      	mov	r3, r2
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	4413      	add	r3, r2
 8004a6c:	00db      	lsls	r3, r3, #3
 8004a6e:	440b      	add	r3, r1
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004a74:	6939      	ldr	r1, [r7, #16]
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	1c5a      	adds	r2, r3, #1
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	4413      	add	r3, r2
 8004a80:	00db      	lsls	r3, r3, #3
 8004a82:	440b      	add	r3, r1
 8004a84:	3304      	adds	r3, #4
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8004a8a:	6939      	ldr	r1, [r7, #16]
 8004a8c:	69fa      	ldr	r2, [r7, #28]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	005b      	lsls	r3, r3, #1
 8004a92:	4413      	add	r3, r2
 8004a94:	00db      	lsls	r3, r3, #3
 8004a96:	440b      	add	r3, r1
 8004a98:	3320      	adds	r3, #32
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8004a9e:	6939      	ldr	r1, [r7, #16]
 8004aa0:	69fa      	ldr	r2, [r7, #28]
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	005b      	lsls	r3, r3, #1
 8004aa6:	4413      	add	r3, r2
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	440b      	add	r3, r1
 8004aac:	3328      	adds	r3, #40	; 0x28
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8004ab2:	6939      	ldr	r1, [r7, #16]
 8004ab4:	69fa      	ldr	r2, [r7, #28]
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	005b      	lsls	r3, r3, #1
 8004aba:	4413      	add	r3, r2
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	440b      	add	r3, r1
 8004ac0:	3324      	adds	r3, #36	; 0x24
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8004ac6:	6939      	ldr	r1, [r7, #16]
 8004ac8:	69fa      	ldr	r2, [r7, #28]
 8004aca:	4613      	mov	r3, r2
 8004acc:	005b      	lsls	r3, r3, #1
 8004ace:	4413      	add	r3, r2
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	440b      	add	r3, r1
 8004ad4:	332c      	adds	r3, #44	; 0x2c
 8004ad6:	683a      	ldr	r2, [r7, #0]
 8004ad8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004ada:	f3bf 8f5f 	dmb	sy
 8004ade:	e002      	b.n	8004ae6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8004ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ae4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004aec:	69fb      	ldr	r3, [r7, #28]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3720      	adds	r7, #32
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20014464 	.word	0x20014464

08004afc <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
 8004b08:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004b0a:	4b33      	ldr	r3, [pc, #204]	; (8004bd8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004b0c:	61bb      	str	r3, [r7, #24]
 8004b0e:	69bb      	ldr	r3, [r7, #24]
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d101      	bne.n	8004b1c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004b18:	f7ff fd50 	bl	80045bc <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004b1c:	4b2e      	ldr	r3, [pc, #184]	; (8004bd8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004b1e:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	461a      	mov	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d24d      	bcs.n	8004bc8 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004b2c:	f3ef 8311 	mrs	r3, BASEPRI
 8004b30:	f04f 0120 	mov.w	r1, #32
 8004b34:	f381 8811 	msr	BASEPRI, r1
 8004b38:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d031      	beq.n	8004ba4 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8004b40:	6979      	ldr	r1, [r7, #20]
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	4613      	mov	r3, r2
 8004b46:	005b      	lsls	r3, r3, #1
 8004b48:	4413      	add	r3, r2
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	440b      	add	r3, r1
 8004b4e:	3360      	adds	r3, #96	; 0x60
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8004b54:	6979      	ldr	r1, [r7, #20]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4613      	mov	r3, r2
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	4413      	add	r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	440b      	add	r3, r1
 8004b62:	3364      	adds	r3, #100	; 0x64
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004b68:	6979      	ldr	r1, [r7, #20]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	005b      	lsls	r3, r3, #1
 8004b70:	4413      	add	r3, r2
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	440b      	add	r3, r1
 8004b76:	3368      	adds	r3, #104	; 0x68
 8004b78:	683a      	ldr	r2, [r7, #0]
 8004b7a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004b7c:	6979      	ldr	r1, [r7, #20]
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	4613      	mov	r3, r2
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	4413      	add	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	440b      	add	r3, r1
 8004b8a:	3370      	adds	r3, #112	; 0x70
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8004b90:	6979      	ldr	r1, [r7, #20]
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	4613      	mov	r3, r2
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	4413      	add	r3, r2
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	440b      	add	r3, r1
 8004b9e:	336c      	adds	r3, #108	; 0x6c
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8004ba4:	6979      	ldr	r1, [r7, #20]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	005b      	lsls	r3, r3, #1
 8004bac:	4413      	add	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	440b      	add	r3, r1
 8004bb2:	3374      	adds	r3, #116	; 0x74
 8004bb4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bb6:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004bb8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	61fb      	str	r3, [r7, #28]
 8004bc6:	e002      	b.n	8004bce <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8004bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8004bcc:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8004bce:	69fb      	ldr	r3, [r7, #28]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3720      	adds	r7, #32
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	20014464 	.word	0x20014464

08004bdc <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004be8:	2300      	movs	r3, #0
 8004bea:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004bec:	e002      	b.n	8004bf4 <_EncodeStr+0x18>
    Len++;
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1f6      	bne.n	8004bee <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d901      	bls.n	8004c0c <_EncodeStr+0x30>
    Len = Limit;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	2bfe      	cmp	r3, #254	; 0xfe
 8004c10:	d806      	bhi.n	8004c20 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	1c5a      	adds	r2, r3, #1
 8004c16:	60fa      	str	r2, [r7, #12]
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	b2d2      	uxtb	r2, r2
 8004c1c:	701a      	strb	r2, [r3, #0]
 8004c1e:	e011      	b.n	8004c44 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	1c5a      	adds	r2, r3, #1
 8004c24:	60fa      	str	r2, [r7, #12]
 8004c26:	22ff      	movs	r2, #255	; 0xff
 8004c28:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	60fa      	str	r2, [r7, #12]
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	b2d2      	uxtb	r2, r2
 8004c34:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	0a19      	lsrs	r1, r3, #8
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	60fa      	str	r2, [r7, #12]
 8004c40:	b2ca      	uxtb	r2, r1
 8004c42:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004c48:	e00a      	b.n	8004c60 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	1c53      	adds	r3, r2, #1
 8004c4e:	60bb      	str	r3, [r7, #8]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	1c59      	adds	r1, r3, #1
 8004c54:	60f9      	str	r1, [r7, #12]
 8004c56:	7812      	ldrb	r2, [r2, #0]
 8004c58:	701a      	strb	r2, [r3, #0]
    n++;
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004c60:	697a      	ldr	r2, [r7, #20]
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d3f0      	bcc.n	8004c4a <_EncodeStr+0x6e>
  }
  return pPayload;
 8004c68:	68fb      	ldr	r3, [r7, #12]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	371c      	adds	r7, #28
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004c76:	b480      	push	{r7}
 8004c78:	b083      	sub	sp, #12
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	3304      	adds	r3, #4
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
	...

08004c90 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b082      	sub	sp, #8
 8004c94:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004c96:	4b36      	ldr	r3, [pc, #216]	; (8004d70 <_HandleIncomingPacket+0xe0>)
 8004c98:	7e1b      	ldrb	r3, [r3, #24]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	1cfb      	adds	r3, r7, #3
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	f7ff fdab 	bl	80047fc <SEGGER_RTT_ReadNoLock>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	dd54      	ble.n	8004d5a <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8004cb0:	78fb      	ldrb	r3, [r7, #3]
 8004cb2:	2b80      	cmp	r3, #128	; 0x80
 8004cb4:	d032      	beq.n	8004d1c <_HandleIncomingPacket+0x8c>
 8004cb6:	2b80      	cmp	r3, #128	; 0x80
 8004cb8:	dc42      	bgt.n	8004d40 <_HandleIncomingPacket+0xb0>
 8004cba:	2b07      	cmp	r3, #7
 8004cbc:	dc16      	bgt.n	8004cec <_HandleIncomingPacket+0x5c>
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	dd3e      	ble.n	8004d40 <_HandleIncomingPacket+0xb0>
 8004cc2:	3b01      	subs	r3, #1
 8004cc4:	2b06      	cmp	r3, #6
 8004cc6:	d83b      	bhi.n	8004d40 <_HandleIncomingPacket+0xb0>
 8004cc8:	a201      	add	r2, pc, #4	; (adr r2, 8004cd0 <_HandleIncomingPacket+0x40>)
 8004cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cce:	bf00      	nop
 8004cd0:	08004cf3 	.word	0x08004cf3
 8004cd4:	08004cf9 	.word	0x08004cf9
 8004cd8:	08004cff 	.word	0x08004cff
 8004cdc:	08004d05 	.word	0x08004d05
 8004ce0:	08004d0b 	.word	0x08004d0b
 8004ce4:	08004d11 	.word	0x08004d11
 8004ce8:	08004d17 	.word	0x08004d17
 8004cec:	2b7f      	cmp	r3, #127	; 0x7f
 8004cee:	d036      	beq.n	8004d5e <_HandleIncomingPacket+0xce>
 8004cf0:	e026      	b.n	8004d40 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8004cf2:	f000 fba7 	bl	8005444 <SEGGER_SYSVIEW_Start>
      break;
 8004cf6:	e037      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004cf8:	f000 fc5e 	bl	80055b8 <SEGGER_SYSVIEW_Stop>
      break;
 8004cfc:	e034      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8004cfe:	f000 fe37 	bl	8005970 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8004d02:	e031      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004d04:	f000 fdfc 	bl	8005900 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004d08:	e02e      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004d0a:	f000 fc7b 	bl	8005604 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8004d0e:	e02b      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8004d10:	f001 f8ca 	bl	8005ea8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004d14:	e028      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004d16:	f001 f8a9 	bl	8005e6c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004d1a:	e025      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004d1c:	4b14      	ldr	r3, [pc, #80]	; (8004d70 <_HandleIncomingPacket+0xe0>)
 8004d1e:	7e1b      	ldrb	r3, [r3, #24]
 8004d20:	4618      	mov	r0, r3
 8004d22:	1cfb      	adds	r3, r7, #3
 8004d24:	2201      	movs	r2, #1
 8004d26:	4619      	mov	r1, r3
 8004d28:	f7ff fd68 	bl	80047fc <SEGGER_RTT_ReadNoLock>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	dd15      	ble.n	8004d62 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004d36:	78fb      	ldrb	r3, [r7, #3]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f001 f817 	bl	8005d6c <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8004d3e:	e010      	b.n	8004d62 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8004d40:	78fb      	ldrb	r3, [r7, #3]
 8004d42:	b25b      	sxtb	r3, r3
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	da0e      	bge.n	8004d66 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004d48:	4b09      	ldr	r3, [pc, #36]	; (8004d70 <_HandleIncomingPacket+0xe0>)
 8004d4a:	7e1b      	ldrb	r3, [r3, #24]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	1cfb      	adds	r3, r7, #3
 8004d50:	2201      	movs	r2, #1
 8004d52:	4619      	mov	r1, r3
 8004d54:	f7ff fd52 	bl	80047fc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004d58:	e005      	b.n	8004d66 <_HandleIncomingPacket+0xd6>
    }
  }
 8004d5a:	bf00      	nop
 8004d5c:	e004      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
      break;
 8004d5e:	bf00      	nop
 8004d60:	e002      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
      break;
 8004d62:	bf00      	nop
 8004d64:	e000      	b.n	8004d68 <_HandleIncomingPacket+0xd8>
      break;
 8004d66:	bf00      	nop
}
 8004d68:	bf00      	nop
 8004d6a:	3708      	adds	r7, #8
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	200142b8 	.word	0x200142b8

08004d74 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b08c      	sub	sp, #48	; 0x30
 8004d78:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8004d7e:	1d3b      	adds	r3, r7, #4
 8004d80:	3301      	adds	r3, #1
 8004d82:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d88:	4b31      	ldr	r3, [pc, #196]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d8e:	e00b      	b.n	8004da8 <_TrySendOverflowPacket+0x34>
 8004d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d96:	1c59      	adds	r1, r3, #1
 8004d98:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004d9a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d9e:	b2d2      	uxtb	r2, r2
 8004da0:	701a      	strb	r2, [r3, #0]
 8004da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da4:	09db      	lsrs	r3, r3, #7
 8004da6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004daa:	2b7f      	cmp	r3, #127	; 0x7f
 8004dac:	d8f0      	bhi.n	8004d90 <_TrySendOverflowPacket+0x1c>
 8004dae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004db0:	1c5a      	adds	r2, r3, #1
 8004db2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004db4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004db6:	b2d2      	uxtb	r2, r2
 8004db8:	701a      	strb	r2, [r3, #0]
 8004dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dbc:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004dbe:	4b25      	ldr	r3, [pc, #148]	; (8004e54 <_TrySendOverflowPacket+0xe0>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004dc4:	4b22      	ldr	r3, [pc, #136]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	623b      	str	r3, [r7, #32]
 8004dd6:	e00b      	b.n	8004df0 <_TrySendOverflowPacket+0x7c>
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dde:	1c59      	adds	r1, r3, #1
 8004de0:	6279      	str	r1, [r7, #36]	; 0x24
 8004de2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	701a      	strb	r2, [r3, #0]
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	09db      	lsrs	r3, r3, #7
 8004dee:	623b      	str	r3, [r7, #32]
 8004df0:	6a3b      	ldr	r3, [r7, #32]
 8004df2:	2b7f      	cmp	r3, #127	; 0x7f
 8004df4:	d8f0      	bhi.n	8004dd8 <_TrySendOverflowPacket+0x64>
 8004df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df8:	1c5a      	adds	r2, r3, #1
 8004dfa:	627a      	str	r2, [r7, #36]	; 0x24
 8004dfc:	6a3a      	ldr	r2, [r7, #32]
 8004dfe:	b2d2      	uxtb	r2, r2
 8004e00:	701a      	strb	r2, [r3, #0]
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004e06:	4b12      	ldr	r3, [pc, #72]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004e08:	785b      	ldrb	r3, [r3, #1]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	1d3b      	adds	r3, r7, #4
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	461a      	mov	r2, r3
 8004e14:	1d3b      	adds	r3, r7, #4
 8004e16:	4619      	mov	r1, r3
 8004e18:	f7fb f9da 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d009      	beq.n	8004e3a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004e26:	4a0a      	ldr	r2, [pc, #40]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8004e2c:	4b08      	ldr	r3, [pc, #32]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004e2e:	781b      	ldrb	r3, [r3, #0]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b2da      	uxtb	r2, r3
 8004e34:	4b06      	ldr	r3, [pc, #24]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004e36:	701a      	strb	r2, [r3, #0]
 8004e38:	e004      	b.n	8004e44 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8004e3a:	4b05      	ldr	r3, [pc, #20]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	3301      	adds	r3, #1
 8004e40:	4a03      	ldr	r2, [pc, #12]	; (8004e50 <_TrySendOverflowPacket+0xdc>)
 8004e42:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004e44:	693b      	ldr	r3, [r7, #16]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3730      	adds	r7, #48	; 0x30
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	200142b8 	.word	0x200142b8
 8004e54:	e0001004 	.word	0xe0001004

08004e58 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b08a      	sub	sp, #40	; 0x28
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	60b9      	str	r1, [r7, #8]
 8004e62:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004e64:	4b6c      	ldr	r3, [pc, #432]	; (8005018 <_SendPacket+0x1c0>)
 8004e66:	781b      	ldrb	r3, [r3, #0]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d010      	beq.n	8004e8e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8004e6c:	4b6a      	ldr	r3, [pc, #424]	; (8005018 <_SendPacket+0x1c0>)
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	f000 80a3 	beq.w	8004fbc <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004e76:	4b68      	ldr	r3, [pc, #416]	; (8005018 <_SendPacket+0x1c0>)
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d109      	bne.n	8004e92 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8004e7e:	f7ff ff79 	bl	8004d74 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8004e82:	4b65      	ldr	r3, [pc, #404]	; (8005018 <_SendPacket+0x1c0>)
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	f040 809a 	bne.w	8004fc0 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 8004e8c:	e001      	b.n	8004e92 <_SendPacket+0x3a>
    goto Send;
 8004e8e:	bf00      	nop
 8004e90:	e000      	b.n	8004e94 <_SendPacket+0x3c>
Send:
 8004e92:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b1f      	cmp	r3, #31
 8004e98:	d809      	bhi.n	8004eae <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8004e9a:	4b5f      	ldr	r3, [pc, #380]	; (8005018 <_SendPacket+0x1c0>)
 8004e9c:	69da      	ldr	r2, [r3, #28]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f040 808b 	bne.w	8004fc4 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2b17      	cmp	r3, #23
 8004eb2:	d807      	bhi.n	8004ec4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	3b01      	subs	r3, #1
 8004eb8:	60fb      	str	r3, [r7, #12]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	b2da      	uxtb	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	e03d      	b.n	8004f40 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	2b7f      	cmp	r3, #127	; 0x7f
 8004ed0:	d912      	bls.n	8004ef8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	09da      	lsrs	r2, r3, #7
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	b2d2      	uxtb	r2, r2
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	3a01      	subs	r2, #1
 8004eea:	60fa      	str	r2, [r7, #12]
 8004eec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	701a      	strb	r2, [r3, #0]
 8004ef6:	e006      	b.n	8004f06 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	3b01      	subs	r3, #1
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	b2da      	uxtb	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2b7f      	cmp	r3, #127	; 0x7f
 8004f0a:	d912      	bls.n	8004f32 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	09da      	lsrs	r2, r3, #7
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	b2d2      	uxtb	r2, r2
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	3a01      	subs	r2, #1
 8004f24:	60fa      	str	r2, [r7, #12]
 8004f26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f2a:	b2da      	uxtb	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	701a      	strb	r2, [r3, #0]
 8004f30:	e006      	b.n	8004f40 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004f40:	4b36      	ldr	r3, [pc, #216]	; (800501c <_SendPacket+0x1c4>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004f46:	4b34      	ldr	r3, [pc, #208]	; (8005018 <_SendPacket+0x1c0>)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	627b      	str	r3, [r7, #36]	; 0x24
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	623b      	str	r3, [r7, #32]
 8004f58:	e00b      	b.n	8004f72 <_SendPacket+0x11a>
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	b2da      	uxtb	r2, r3
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	1c59      	adds	r1, r3, #1
 8004f62:	6279      	str	r1, [r7, #36]	; 0x24
 8004f64:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f68:	b2d2      	uxtb	r2, r2
 8004f6a:	701a      	strb	r2, [r3, #0]
 8004f6c:	6a3b      	ldr	r3, [r7, #32]
 8004f6e:	09db      	lsrs	r3, r3, #7
 8004f70:	623b      	str	r3, [r7, #32]
 8004f72:	6a3b      	ldr	r3, [r7, #32]
 8004f74:	2b7f      	cmp	r3, #127	; 0x7f
 8004f76:	d8f0      	bhi.n	8004f5a <_SendPacket+0x102>
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	1c5a      	adds	r2, r3, #1
 8004f7c:	627a      	str	r2, [r7, #36]	; 0x24
 8004f7e:	6a3a      	ldr	r2, [r7, #32]
 8004f80:	b2d2      	uxtb	r2, r2
 8004f82:	701a      	strb	r2, [r3, #0]
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8004f88:	4b23      	ldr	r3, [pc, #140]	; (8005018 <_SendPacket+0x1c0>)
 8004f8a:	785b      	ldrb	r3, [r3, #1]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	461a      	mov	r2, r3
 8004f96:	68f9      	ldr	r1, [r7, #12]
 8004f98:	f7fb f91a 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004fa6:	4a1c      	ldr	r2, [pc, #112]	; (8005018 <_SendPacket+0x1c0>)
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	60d3      	str	r3, [r2, #12]
 8004fac:	e00b      	b.n	8004fc6 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8004fae:	4b1a      	ldr	r3, [pc, #104]	; (8005018 <_SendPacket+0x1c0>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	b2da      	uxtb	r2, r3
 8004fb6:	4b18      	ldr	r3, [pc, #96]	; (8005018 <_SendPacket+0x1c0>)
 8004fb8:	701a      	strb	r2, [r3, #0]
 8004fba:	e004      	b.n	8004fc6 <_SendPacket+0x16e>
    goto SendDone;
 8004fbc:	bf00      	nop
 8004fbe:	e002      	b.n	8004fc6 <_SendPacket+0x16e>
      goto SendDone;
 8004fc0:	bf00      	nop
 8004fc2:	e000      	b.n	8004fc6 <_SendPacket+0x16e>
      goto SendDone;
 8004fc4:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004fc6:	4b14      	ldr	r3, [pc, #80]	; (8005018 <_SendPacket+0x1c0>)
 8004fc8:	7e1b      	ldrb	r3, [r3, #24]
 8004fca:	4619      	mov	r1, r3
 8004fcc:	4a14      	ldr	r2, [pc, #80]	; (8005020 <_SendPacket+0x1c8>)
 8004fce:	460b      	mov	r3, r1
 8004fd0:	005b      	lsls	r3, r3, #1
 8004fd2:	440b      	add	r3, r1
 8004fd4:	00db      	lsls	r3, r3, #3
 8004fd6:	4413      	add	r3, r2
 8004fd8:	336c      	adds	r3, #108	; 0x6c
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	4b0e      	ldr	r3, [pc, #56]	; (8005018 <_SendPacket+0x1c0>)
 8004fde:	7e1b      	ldrb	r3, [r3, #24]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	490f      	ldr	r1, [pc, #60]	; (8005020 <_SendPacket+0x1c8>)
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	4403      	add	r3, r0
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	440b      	add	r3, r1
 8004fee:	3370      	adds	r3, #112	; 0x70
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d00b      	beq.n	800500e <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004ff6:	4b08      	ldr	r3, [pc, #32]	; (8005018 <_SendPacket+0x1c0>)
 8004ff8:	789b      	ldrb	r3, [r3, #2]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d107      	bne.n	800500e <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004ffe:	4b06      	ldr	r3, [pc, #24]	; (8005018 <_SendPacket+0x1c0>)
 8005000:	2201      	movs	r2, #1
 8005002:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005004:	f7ff fe44 	bl	8004c90 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005008:	4b03      	ldr	r3, [pc, #12]	; (8005018 <_SendPacket+0x1c0>)
 800500a:	2200      	movs	r2, #0
 800500c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800500e:	bf00      	nop
 8005010:	3728      	adds	r7, #40	; 0x28
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	200142b8 	.word	0x200142b8
 800501c:	e0001004 	.word	0xe0001004
 8005020:	20014464 	.word	0x20014464

08005024 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005032:	2300      	movs	r3, #0
 8005034:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005038:	4917      	ldr	r1, [pc, #92]	; (8005098 <SEGGER_SYSVIEW_Init+0x74>)
 800503a:	4818      	ldr	r0, [pc, #96]	; (800509c <SEGGER_SYSVIEW_Init+0x78>)
 800503c:	f7ff fcda 	bl	80049f4 <SEGGER_RTT_AllocUpBuffer>
 8005040:	4603      	mov	r3, r0
 8005042:	b2da      	uxtb	r2, r3
 8005044:	4b16      	ldr	r3, [pc, #88]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005046:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005048:	4b15      	ldr	r3, [pc, #84]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800504a:	785a      	ldrb	r2, [r3, #1]
 800504c:	4b14      	ldr	r3, [pc, #80]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800504e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005050:	4b13      	ldr	r3, [pc, #76]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005052:	7e1b      	ldrb	r3, [r3, #24]
 8005054:	4618      	mov	r0, r3
 8005056:	2300      	movs	r3, #0
 8005058:	9300      	str	r3, [sp, #0]
 800505a:	2308      	movs	r3, #8
 800505c:	4a11      	ldr	r2, [pc, #68]	; (80050a4 <SEGGER_SYSVIEW_Init+0x80>)
 800505e:	490f      	ldr	r1, [pc, #60]	; (800509c <SEGGER_SYSVIEW_Init+0x78>)
 8005060:	f7ff fd4c 	bl	8004afc <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8005064:	4b0e      	ldr	r3, [pc, #56]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005066:	2200      	movs	r2, #0
 8005068:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800506a:	4b0f      	ldr	r3, [pc, #60]	; (80050a8 <SEGGER_SYSVIEW_Init+0x84>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a0c      	ldr	r2, [pc, #48]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005070:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8005072:	4a0b      	ldr	r2, [pc, #44]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8005078:	4a09      	ldr	r2, [pc, #36]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800507e:	4a08      	ldr	r2, [pc, #32]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8005084:	4a06      	ldr	r2, [pc, #24]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800508a:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <SEGGER_SYSVIEW_Init+0x7c>)
 800508c:	2200      	movs	r2, #0
 800508e:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8005090:	bf00      	nop
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	200132b0 	.word	0x200132b0
 800509c:	08006b48 	.word	0x08006b48
 80050a0:	200142b8 	.word	0x200142b8
 80050a4:	200142b0 	.word	0x200142b0
 80050a8:	e0001004 	.word	0xe0001004

080050ac <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80050b4:	4a04      	ldr	r2, [pc, #16]	; (80050c8 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6113      	str	r3, [r2, #16]
}
 80050ba:	bf00      	nop
 80050bc:	370c      	adds	r7, #12
 80050be:	46bd      	mov	sp, r7
 80050c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	200142b8 	.word	0x200142b8

080050cc <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80050d4:	f3ef 8311 	mrs	r3, BASEPRI
 80050d8:	f04f 0120 	mov.w	r1, #32
 80050dc:	f381 8811 	msr	BASEPRI, r1
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	4808      	ldr	r0, [pc, #32]	; (8005104 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80050e4:	f7ff fdc7 	bl	8004c76 <_PreparePacket>
 80050e8:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	68b9      	ldr	r1, [r7, #8]
 80050ee:	68b8      	ldr	r0, [r7, #8]
 80050f0:	f7ff feb2 	bl	8004e58 <_SendPacket>
  RECORD_END();
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f383 8811 	msr	BASEPRI, r3
}
 80050fa:	bf00      	nop
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	200142e8 	.word	0x200142e8

08005108 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005108:	b580      	push	{r7, lr}
 800510a:	b088      	sub	sp, #32
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005112:	f3ef 8311 	mrs	r3, BASEPRI
 8005116:	f04f 0120 	mov.w	r1, #32
 800511a:	f381 8811 	msr	BASEPRI, r1
 800511e:	617b      	str	r3, [r7, #20]
 8005120:	4816      	ldr	r0, [pc, #88]	; (800517c <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005122:	f7ff fda8 	bl	8004c76 <_PreparePacket>
 8005126:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	61fb      	str	r3, [r7, #28]
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	61bb      	str	r3, [r7, #24]
 8005134:	e00b      	b.n	800514e <SEGGER_SYSVIEW_RecordU32+0x46>
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	b2da      	uxtb	r2, r3
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	1c59      	adds	r1, r3, #1
 800513e:	61f9      	str	r1, [r7, #28]
 8005140:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	701a      	strb	r2, [r3, #0]
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	09db      	lsrs	r3, r3, #7
 800514c:	61bb      	str	r3, [r7, #24]
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	2b7f      	cmp	r3, #127	; 0x7f
 8005152:	d8f0      	bhi.n	8005136 <SEGGER_SYSVIEW_RecordU32+0x2e>
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	1c5a      	adds	r2, r3, #1
 8005158:	61fa      	str	r2, [r7, #28]
 800515a:	69ba      	ldr	r2, [r7, #24]
 800515c:	b2d2      	uxtb	r2, r2
 800515e:	701a      	strb	r2, [r3, #0]
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	68f9      	ldr	r1, [r7, #12]
 8005168:	6938      	ldr	r0, [r7, #16]
 800516a:	f7ff fe75 	bl	8004e58 <_SendPacket>
  RECORD_END();
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f383 8811 	msr	BASEPRI, r3
}
 8005174:	bf00      	nop
 8005176:	3720      	adds	r7, #32
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	200142e8 	.word	0x200142e8

08005180 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8005180:	b580      	push	{r7, lr}
 8005182:	b08c      	sub	sp, #48	; 0x30
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800518c:	f3ef 8311 	mrs	r3, BASEPRI
 8005190:	f04f 0120 	mov.w	r1, #32
 8005194:	f381 8811 	msr	BASEPRI, r1
 8005198:	61fb      	str	r3, [r7, #28]
 800519a:	4825      	ldr	r0, [pc, #148]	; (8005230 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800519c:	f7ff fd6b 	bl	8004c76 <_PreparePacket>
 80051a0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ae:	e00b      	b.n	80051c8 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80051b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b6:	1c59      	adds	r1, r3, #1
 80051b8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80051ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051be:	b2d2      	uxtb	r2, r2
 80051c0:	701a      	strb	r2, [r3, #0]
 80051c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c4:	09db      	lsrs	r3, r3, #7
 80051c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80051c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ca:	2b7f      	cmp	r3, #127	; 0x7f
 80051cc:	d8f0      	bhi.n	80051b0 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80051ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d0:	1c5a      	adds	r2, r3, #1
 80051d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051d6:	b2d2      	uxtb	r2, r2
 80051d8:	701a      	strb	r2, [r3, #0]
 80051da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051dc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	627b      	str	r3, [r7, #36]	; 0x24
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	623b      	str	r3, [r7, #32]
 80051e6:	e00b      	b.n	8005200 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ee:	1c59      	adds	r1, r3, #1
 80051f0:	6279      	str	r1, [r7, #36]	; 0x24
 80051f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051f6:	b2d2      	uxtb	r2, r2
 80051f8:	701a      	strb	r2, [r3, #0]
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	09db      	lsrs	r3, r3, #7
 80051fe:	623b      	str	r3, [r7, #32]
 8005200:	6a3b      	ldr	r3, [r7, #32]
 8005202:	2b7f      	cmp	r3, #127	; 0x7f
 8005204:	d8f0      	bhi.n	80051e8 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	627a      	str	r2, [r7, #36]	; 0x24
 800520c:	6a3a      	ldr	r2, [r7, #32]
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	701a      	strb	r2, [r3, #0]
 8005212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005214:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005216:	68fa      	ldr	r2, [r7, #12]
 8005218:	6979      	ldr	r1, [r7, #20]
 800521a:	69b8      	ldr	r0, [r7, #24]
 800521c:	f7ff fe1c 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005220:	69fb      	ldr	r3, [r7, #28]
 8005222:	f383 8811 	msr	BASEPRI, r3
}
 8005226:	bf00      	nop
 8005228:	3730      	adds	r7, #48	; 0x30
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	200142e8 	.word	0x200142e8

08005234 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005234:	b580      	push	{r7, lr}
 8005236:	b08e      	sub	sp, #56	; 0x38
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	607a      	str	r2, [r7, #4]
 8005240:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005242:	f3ef 8311 	mrs	r3, BASEPRI
 8005246:	f04f 0120 	mov.w	r1, #32
 800524a:	f381 8811 	msr	BASEPRI, r1
 800524e:	61fb      	str	r3, [r7, #28]
 8005250:	4832      	ldr	r0, [pc, #200]	; (800531c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8005252:	f7ff fd10 	bl	8004c76 <_PreparePacket>
 8005256:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	637b      	str	r3, [r7, #52]	; 0x34
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	633b      	str	r3, [r7, #48]	; 0x30
 8005264:	e00b      	b.n	800527e <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8005266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005268:	b2da      	uxtb	r2, r3
 800526a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800526c:	1c59      	adds	r1, r3, #1
 800526e:	6379      	str	r1, [r7, #52]	; 0x34
 8005270:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005274:	b2d2      	uxtb	r2, r2
 8005276:	701a      	strb	r2, [r3, #0]
 8005278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527a:	09db      	lsrs	r3, r3, #7
 800527c:	633b      	str	r3, [r7, #48]	; 0x30
 800527e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005280:	2b7f      	cmp	r3, #127	; 0x7f
 8005282:	d8f0      	bhi.n	8005266 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8005284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005286:	1c5a      	adds	r2, r3, #1
 8005288:	637a      	str	r2, [r7, #52]	; 0x34
 800528a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	701a      	strb	r2, [r3, #0]
 8005290:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005292:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	62bb      	str	r3, [r7, #40]	; 0x28
 800529c:	e00b      	b.n	80052b6 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800529e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a4:	1c59      	adds	r1, r3, #1
 80052a6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80052a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052ac:	b2d2      	uxtb	r2, r2
 80052ae:	701a      	strb	r2, [r3, #0]
 80052b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b2:	09db      	lsrs	r3, r3, #7
 80052b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80052b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b8:	2b7f      	cmp	r3, #127	; 0x7f
 80052ba:	d8f0      	bhi.n	800529e <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80052bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c4:	b2d2      	uxtb	r2, r2
 80052c6:	701a      	strb	r2, [r3, #0]
 80052c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ca:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	627b      	str	r3, [r7, #36]	; 0x24
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	623b      	str	r3, [r7, #32]
 80052d4:	e00b      	b.n	80052ee <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80052d6:	6a3b      	ldr	r3, [r7, #32]
 80052d8:	b2da      	uxtb	r2, r3
 80052da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052dc:	1c59      	adds	r1, r3, #1
 80052de:	6279      	str	r1, [r7, #36]	; 0x24
 80052e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052e4:	b2d2      	uxtb	r2, r2
 80052e6:	701a      	strb	r2, [r3, #0]
 80052e8:	6a3b      	ldr	r3, [r7, #32]
 80052ea:	09db      	lsrs	r3, r3, #7
 80052ec:	623b      	str	r3, [r7, #32]
 80052ee:	6a3b      	ldr	r3, [r7, #32]
 80052f0:	2b7f      	cmp	r3, #127	; 0x7f
 80052f2:	d8f0      	bhi.n	80052d6 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80052f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f6:	1c5a      	adds	r2, r3, #1
 80052f8:	627a      	str	r2, [r7, #36]	; 0x24
 80052fa:	6a3a      	ldr	r2, [r7, #32]
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	701a      	strb	r2, [r3, #0]
 8005300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005302:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	6979      	ldr	r1, [r7, #20]
 8005308:	69b8      	ldr	r0, [r7, #24]
 800530a:	f7ff fda5 	bl	8004e58 <_SendPacket>
  RECORD_END();
 800530e:	69fb      	ldr	r3, [r7, #28]
 8005310:	f383 8811 	msr	BASEPRI, r3
}
 8005314:	bf00      	nop
 8005316:	3738      	adds	r7, #56	; 0x38
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	200142e8 	.word	0x200142e8

08005320 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005320:	b580      	push	{r7, lr}
 8005322:	b090      	sub	sp, #64	; 0x40
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
 800532c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800532e:	f3ef 8311 	mrs	r3, BASEPRI
 8005332:	f04f 0120 	mov.w	r1, #32
 8005336:	f381 8811 	msr	BASEPRI, r1
 800533a:	61fb      	str	r3, [r7, #28]
 800533c:	4840      	ldr	r0, [pc, #256]	; (8005440 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800533e:	f7ff fc9a 	bl	8004c76 <_PreparePacket>
 8005342:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005350:	e00b      	b.n	800536a <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005354:	b2da      	uxtb	r2, r3
 8005356:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005358:	1c59      	adds	r1, r3, #1
 800535a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800535c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	701a      	strb	r2, [r3, #0]
 8005364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005366:	09db      	lsrs	r3, r3, #7
 8005368:	63bb      	str	r3, [r7, #56]	; 0x38
 800536a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800536c:	2b7f      	cmp	r3, #127	; 0x7f
 800536e:	d8f0      	bhi.n	8005352 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005376:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	701a      	strb	r2, [r3, #0]
 800537c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800537e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	637b      	str	r3, [r7, #52]	; 0x34
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	633b      	str	r3, [r7, #48]	; 0x30
 8005388:	e00b      	b.n	80053a2 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800538a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538c:	b2da      	uxtb	r2, r3
 800538e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005390:	1c59      	adds	r1, r3, #1
 8005392:	6379      	str	r1, [r7, #52]	; 0x34
 8005394:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	701a      	strb	r2, [r3, #0]
 800539c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539e:	09db      	lsrs	r3, r3, #7
 80053a0:	633b      	str	r3, [r7, #48]	; 0x30
 80053a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a4:	2b7f      	cmp	r3, #127	; 0x7f
 80053a6:	d8f0      	bhi.n	800538a <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 80053a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	637a      	str	r2, [r7, #52]	; 0x34
 80053ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053b0:	b2d2      	uxtb	r2, r2
 80053b2:	701a      	strb	r2, [r3, #0]
 80053b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053b6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	62bb      	str	r3, [r7, #40]	; 0x28
 80053c0:	e00b      	b.n	80053da <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80053c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053c8:	1c59      	adds	r1, r3, #1
 80053ca:	62f9      	str	r1, [r7, #44]	; 0x2c
 80053cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053d0:	b2d2      	uxtb	r2, r2
 80053d2:	701a      	strb	r2, [r3, #0]
 80053d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d6:	09db      	lsrs	r3, r3, #7
 80053d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80053da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053dc:	2b7f      	cmp	r3, #127	; 0x7f
 80053de:	d8f0      	bhi.n	80053c2 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 80053e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e2:	1c5a      	adds	r2, r3, #1
 80053e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80053e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053e8:	b2d2      	uxtb	r2, r2
 80053ea:	701a      	strb	r2, [r3, #0]
 80053ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ee:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	627b      	str	r3, [r7, #36]	; 0x24
 80053f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053f6:	623b      	str	r3, [r7, #32]
 80053f8:	e00b      	b.n	8005412 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 80053fa:	6a3b      	ldr	r3, [r7, #32]
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005400:	1c59      	adds	r1, r3, #1
 8005402:	6279      	str	r1, [r7, #36]	; 0x24
 8005404:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005408:	b2d2      	uxtb	r2, r2
 800540a:	701a      	strb	r2, [r3, #0]
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	09db      	lsrs	r3, r3, #7
 8005410:	623b      	str	r3, [r7, #32]
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	2b7f      	cmp	r3, #127	; 0x7f
 8005416:	d8f0      	bhi.n	80053fa <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800541a:	1c5a      	adds	r2, r3, #1
 800541c:	627a      	str	r2, [r7, #36]	; 0x24
 800541e:	6a3a      	ldr	r2, [r7, #32]
 8005420:	b2d2      	uxtb	r2, r2
 8005422:	701a      	strb	r2, [r3, #0]
 8005424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005426:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	6979      	ldr	r1, [r7, #20]
 800542c:	69b8      	ldr	r0, [r7, #24]
 800542e:	f7ff fd13 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	f383 8811 	msr	BASEPRI, r3
}
 8005438:	bf00      	nop
 800543a:	3740      	adds	r7, #64	; 0x40
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}
 8005440:	200142e8 	.word	0x200142e8

08005444 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005444:	b580      	push	{r7, lr}
 8005446:	b08c      	sub	sp, #48	; 0x30
 8005448:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800544a:	4b58      	ldr	r3, [pc, #352]	; (80055ac <SEGGER_SYSVIEW_Start+0x168>)
 800544c:	2201      	movs	r2, #1
 800544e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005450:	f3ef 8311 	mrs	r3, BASEPRI
 8005454:	f04f 0120 	mov.w	r1, #32
 8005458:	f381 8811 	msr	BASEPRI, r1
 800545c:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800545e:	4b53      	ldr	r3, [pc, #332]	; (80055ac <SEGGER_SYSVIEW_Start+0x168>)
 8005460:	785b      	ldrb	r3, [r3, #1]
 8005462:	220a      	movs	r2, #10
 8005464:	4952      	ldr	r1, [pc, #328]	; (80055b0 <SEGGER_SYSVIEW_Start+0x16c>)
 8005466:	4618      	mov	r0, r3
 8005468:	f7fa feb2 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005472:	200a      	movs	r0, #10
 8005474:	f7ff fe2a 	bl	80050cc <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005478:	f3ef 8311 	mrs	r3, BASEPRI
 800547c:	f04f 0120 	mov.w	r1, #32
 8005480:	f381 8811 	msr	BASEPRI, r1
 8005484:	60bb      	str	r3, [r7, #8]
 8005486:	484b      	ldr	r0, [pc, #300]	; (80055b4 <SEGGER_SYSVIEW_Start+0x170>)
 8005488:	f7ff fbf5 	bl	8004c76 <_PreparePacket>
 800548c:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005496:	4b45      	ldr	r3, [pc, #276]	; (80055ac <SEGGER_SYSVIEW_Start+0x168>)
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	62bb      	str	r3, [r7, #40]	; 0x28
 800549c:	e00b      	b.n	80054b6 <SEGGER_SYSVIEW_Start+0x72>
 800549e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a0:	b2da      	uxtb	r2, r3
 80054a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a4:	1c59      	adds	r1, r3, #1
 80054a6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80054a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054ac:	b2d2      	uxtb	r2, r2
 80054ae:	701a      	strb	r2, [r3, #0]
 80054b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b2:	09db      	lsrs	r3, r3, #7
 80054b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80054b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b8:	2b7f      	cmp	r3, #127	; 0x7f
 80054ba:	d8f0      	bhi.n	800549e <SEGGER_SYSVIEW_Start+0x5a>
 80054bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054be:	1c5a      	adds	r2, r3, #1
 80054c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	701a      	strb	r2, [r3, #0]
 80054c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ca:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	627b      	str	r3, [r7, #36]	; 0x24
 80054d0:	4b36      	ldr	r3, [pc, #216]	; (80055ac <SEGGER_SYSVIEW_Start+0x168>)
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	623b      	str	r3, [r7, #32]
 80054d6:	e00b      	b.n	80054f0 <SEGGER_SYSVIEW_Start+0xac>
 80054d8:	6a3b      	ldr	r3, [r7, #32]
 80054da:	b2da      	uxtb	r2, r3
 80054dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054de:	1c59      	adds	r1, r3, #1
 80054e0:	6279      	str	r1, [r7, #36]	; 0x24
 80054e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054e6:	b2d2      	uxtb	r2, r2
 80054e8:	701a      	strb	r2, [r3, #0]
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	09db      	lsrs	r3, r3, #7
 80054ee:	623b      	str	r3, [r7, #32]
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	2b7f      	cmp	r3, #127	; 0x7f
 80054f4:	d8f0      	bhi.n	80054d8 <SEGGER_SYSVIEW_Start+0x94>
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	627a      	str	r2, [r7, #36]	; 0x24
 80054fc:	6a3a      	ldr	r2, [r7, #32]
 80054fe:	b2d2      	uxtb	r2, r2
 8005500:	701a      	strb	r2, [r3, #0]
 8005502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005504:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	61fb      	str	r3, [r7, #28]
 800550a:	4b28      	ldr	r3, [pc, #160]	; (80055ac <SEGGER_SYSVIEW_Start+0x168>)
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	61bb      	str	r3, [r7, #24]
 8005510:	e00b      	b.n	800552a <SEGGER_SYSVIEW_Start+0xe6>
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	b2da      	uxtb	r2, r3
 8005516:	69fb      	ldr	r3, [r7, #28]
 8005518:	1c59      	adds	r1, r3, #1
 800551a:	61f9      	str	r1, [r7, #28]
 800551c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005520:	b2d2      	uxtb	r2, r2
 8005522:	701a      	strb	r2, [r3, #0]
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	09db      	lsrs	r3, r3, #7
 8005528:	61bb      	str	r3, [r7, #24]
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	2b7f      	cmp	r3, #127	; 0x7f
 800552e:	d8f0      	bhi.n	8005512 <SEGGER_SYSVIEW_Start+0xce>
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	1c5a      	adds	r2, r3, #1
 8005534:	61fa      	str	r2, [r7, #28]
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	b2d2      	uxtb	r2, r2
 800553a:	701a      	strb	r2, [r3, #0]
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	617b      	str	r3, [r7, #20]
 8005544:	2300      	movs	r3, #0
 8005546:	613b      	str	r3, [r7, #16]
 8005548:	e00b      	b.n	8005562 <SEGGER_SYSVIEW_Start+0x11e>
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	b2da      	uxtb	r2, r3
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	1c59      	adds	r1, r3, #1
 8005552:	6179      	str	r1, [r7, #20]
 8005554:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005558:	b2d2      	uxtb	r2, r2
 800555a:	701a      	strb	r2, [r3, #0]
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	09db      	lsrs	r3, r3, #7
 8005560:	613b      	str	r3, [r7, #16]
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	2b7f      	cmp	r3, #127	; 0x7f
 8005566:	d8f0      	bhi.n	800554a <SEGGER_SYSVIEW_Start+0x106>
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	1c5a      	adds	r2, r3, #1
 800556c:	617a      	str	r2, [r7, #20]
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	b2d2      	uxtb	r2, r2
 8005572:	701a      	strb	r2, [r3, #0]
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005578:	2218      	movs	r2, #24
 800557a:	6839      	ldr	r1, [r7, #0]
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f7ff fc6b 	bl	8004e58 <_SendPacket>
      RECORD_END();
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005588:	4b08      	ldr	r3, [pc, #32]	; (80055ac <SEGGER_SYSVIEW_Start+0x168>)
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005590:	4b06      	ldr	r3, [pc, #24]	; (80055ac <SEGGER_SYSVIEW_Start+0x168>)
 8005592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005594:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005596:	f000 f9eb 	bl	8005970 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800559a:	f000 f9b1 	bl	8005900 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800559e:	f000 fc83 	bl	8005ea8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80055a2:	bf00      	nop
 80055a4:	3730      	adds	r7, #48	; 0x30
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	200142b8 	.word	0x200142b8
 80055b0:	08006b70 	.word	0x08006b70
 80055b4:	200142e8 	.word	0x200142e8

080055b8 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80055be:	f3ef 8311 	mrs	r3, BASEPRI
 80055c2:	f04f 0120 	mov.w	r1, #32
 80055c6:	f381 8811 	msr	BASEPRI, r1
 80055ca:	607b      	str	r3, [r7, #4]
 80055cc:	480b      	ldr	r0, [pc, #44]	; (80055fc <SEGGER_SYSVIEW_Stop+0x44>)
 80055ce:	f7ff fb52 	bl	8004c76 <_PreparePacket>
 80055d2:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80055d4:	4b0a      	ldr	r3, [pc, #40]	; (8005600 <SEGGER_SYSVIEW_Stop+0x48>)
 80055d6:	781b      	ldrb	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d007      	beq.n	80055ec <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80055dc:	220b      	movs	r2, #11
 80055de:	6839      	ldr	r1, [r7, #0]
 80055e0:	6838      	ldr	r0, [r7, #0]
 80055e2:	f7ff fc39 	bl	8004e58 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80055e6:	4b06      	ldr	r3, [pc, #24]	; (8005600 <SEGGER_SYSVIEW_Stop+0x48>)
 80055e8:	2200      	movs	r2, #0
 80055ea:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f383 8811 	msr	BASEPRI, r3
}
 80055f2:	bf00      	nop
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	200142e8 	.word	0x200142e8
 8005600:	200142b8 	.word	0x200142b8

08005604 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005604:	b580      	push	{r7, lr}
 8005606:	b08c      	sub	sp, #48	; 0x30
 8005608:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800560a:	f3ef 8311 	mrs	r3, BASEPRI
 800560e:	f04f 0120 	mov.w	r1, #32
 8005612:	f381 8811 	msr	BASEPRI, r1
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	4845      	ldr	r0, [pc, #276]	; (8005730 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800561a:	f7ff fb2c 	bl	8004c76 <_PreparePacket>
 800561e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005628:	4b42      	ldr	r3, [pc, #264]	; (8005734 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	62bb      	str	r3, [r7, #40]	; 0x28
 800562e:	e00b      	b.n	8005648 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005632:	b2da      	uxtb	r2, r3
 8005634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005636:	1c59      	adds	r1, r3, #1
 8005638:	62f9      	str	r1, [r7, #44]	; 0x2c
 800563a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	701a      	strb	r2, [r3, #0]
 8005642:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005644:	09db      	lsrs	r3, r3, #7
 8005646:	62bb      	str	r3, [r7, #40]	; 0x28
 8005648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800564a:	2b7f      	cmp	r3, #127	; 0x7f
 800564c:	d8f0      	bhi.n	8005630 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800564e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005654:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	701a      	strb	r2, [r3, #0]
 800565a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800565c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	627b      	str	r3, [r7, #36]	; 0x24
 8005662:	4b34      	ldr	r3, [pc, #208]	; (8005734 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005664:	689b      	ldr	r3, [r3, #8]
 8005666:	623b      	str	r3, [r7, #32]
 8005668:	e00b      	b.n	8005682 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800566a:	6a3b      	ldr	r3, [r7, #32]
 800566c:	b2da      	uxtb	r2, r3
 800566e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005670:	1c59      	adds	r1, r3, #1
 8005672:	6279      	str	r1, [r7, #36]	; 0x24
 8005674:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005678:	b2d2      	uxtb	r2, r2
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	09db      	lsrs	r3, r3, #7
 8005680:	623b      	str	r3, [r7, #32]
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	2b7f      	cmp	r3, #127	; 0x7f
 8005686:	d8f0      	bhi.n	800566a <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	1c5a      	adds	r2, r3, #1
 800568c:	627a      	str	r2, [r7, #36]	; 0x24
 800568e:	6a3a      	ldr	r2, [r7, #32]
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]
 8005694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005696:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	61fb      	str	r3, [r7, #28]
 800569c:	4b25      	ldr	r3, [pc, #148]	; (8005734 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800569e:	691b      	ldr	r3, [r3, #16]
 80056a0:	61bb      	str	r3, [r7, #24]
 80056a2:	e00b      	b.n	80056bc <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	1c59      	adds	r1, r3, #1
 80056ac:	61f9      	str	r1, [r7, #28]
 80056ae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	701a      	strb	r2, [r3, #0]
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	09db      	lsrs	r3, r3, #7
 80056ba:	61bb      	str	r3, [r7, #24]
 80056bc:	69bb      	ldr	r3, [r7, #24]
 80056be:	2b7f      	cmp	r3, #127	; 0x7f
 80056c0:	d8f0      	bhi.n	80056a4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	61fa      	str	r2, [r7, #28]
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	b2d2      	uxtb	r2, r2
 80056cc:	701a      	strb	r2, [r3, #0]
 80056ce:	69fb      	ldr	r3, [r7, #28]
 80056d0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	617b      	str	r3, [r7, #20]
 80056d6:	2300      	movs	r3, #0
 80056d8:	613b      	str	r3, [r7, #16]
 80056da:	e00b      	b.n	80056f4 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	1c59      	adds	r1, r3, #1
 80056e4:	6179      	str	r1, [r7, #20]
 80056e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056ea:	b2d2      	uxtb	r2, r2
 80056ec:	701a      	strb	r2, [r3, #0]
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	09db      	lsrs	r3, r3, #7
 80056f2:	613b      	str	r3, [r7, #16]
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	2b7f      	cmp	r3, #127	; 0x7f
 80056f8:	d8f0      	bhi.n	80056dc <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	617a      	str	r2, [r7, #20]
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	b2d2      	uxtb	r2, r2
 8005704:	701a      	strb	r2, [r3, #0]
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800570a:	2218      	movs	r2, #24
 800570c:	6879      	ldr	r1, [r7, #4]
 800570e:	68b8      	ldr	r0, [r7, #8]
 8005710:	f7ff fba2 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800571a:	4b06      	ldr	r3, [pc, #24]	; (8005734 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800571c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571e:	2b00      	cmp	r3, #0
 8005720:	d002      	beq.n	8005728 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005722:	4b04      	ldr	r3, [pc, #16]	; (8005734 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005726:	4798      	blx	r3
  }
}
 8005728:	bf00      	nop
 800572a:	3730      	adds	r7, #48	; 0x30
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	200142e8 	.word	0x200142e8
 8005734:	200142b8 	.word	0x200142b8

08005738 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005738:	b580      	push	{r7, lr}
 800573a:	b092      	sub	sp, #72	; 0x48
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005740:	f3ef 8311 	mrs	r3, BASEPRI
 8005744:	f04f 0120 	mov.w	r1, #32
 8005748:	f381 8811 	msr	BASEPRI, r1
 800574c:	617b      	str	r3, [r7, #20]
 800574e:	486a      	ldr	r0, [pc, #424]	; (80058f8 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005750:	f7ff fa91 	bl	8004c76 <_PreparePacket>
 8005754:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	647b      	str	r3, [r7, #68]	; 0x44
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	4b66      	ldr	r3, [pc, #408]	; (80058fc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	1ad3      	subs	r3, r2, r3
 8005768:	643b      	str	r3, [r7, #64]	; 0x40
 800576a:	e00b      	b.n	8005784 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800576c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800576e:	b2da      	uxtb	r2, r3
 8005770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005772:	1c59      	adds	r1, r3, #1
 8005774:	6479      	str	r1, [r7, #68]	; 0x44
 8005776:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800577a:	b2d2      	uxtb	r2, r2
 800577c:	701a      	strb	r2, [r3, #0]
 800577e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005780:	09db      	lsrs	r3, r3, #7
 8005782:	643b      	str	r3, [r7, #64]	; 0x40
 8005784:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005786:	2b7f      	cmp	r3, #127	; 0x7f
 8005788:	d8f0      	bhi.n	800576c <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800578a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	647a      	str	r2, [r7, #68]	; 0x44
 8005790:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005792:	b2d2      	uxtb	r2, r2
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005798:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	63bb      	str	r3, [r7, #56]	; 0x38
 80057a4:	e00b      	b.n	80057be <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80057a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a8:	b2da      	uxtb	r2, r3
 80057aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057ac:	1c59      	adds	r1, r3, #1
 80057ae:	63f9      	str	r1, [r7, #60]	; 0x3c
 80057b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80057b4:	b2d2      	uxtb	r2, r2
 80057b6:	701a      	strb	r2, [r3, #0]
 80057b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ba:	09db      	lsrs	r3, r3, #7
 80057bc:	63bb      	str	r3, [r7, #56]	; 0x38
 80057be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057c0:	2b7f      	cmp	r3, #127	; 0x7f
 80057c2:	d8f0      	bhi.n	80057a6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80057c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80057ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057cc:	b2d2      	uxtb	r2, r2
 80057ce:	701a      	strb	r2, [r3, #0]
 80057d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057d2:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	2220      	movs	r2, #32
 80057da:	4619      	mov	r1, r3
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f7ff f9fd 	bl	8004bdc <_EncodeStr>
 80057e2:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80057e4:	2209      	movs	r2, #9
 80057e6:	68f9      	ldr	r1, [r7, #12]
 80057e8:	6938      	ldr	r0, [r7, #16]
 80057ea:	f7ff fb35 	bl	8004e58 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	637b      	str	r3, [r7, #52]	; 0x34
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	4b40      	ldr	r3, [pc, #256]	; (80058fc <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	633b      	str	r3, [r7, #48]	; 0x30
 8005802:	e00b      	b.n	800581c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005806:	b2da      	uxtb	r2, r3
 8005808:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800580a:	1c59      	adds	r1, r3, #1
 800580c:	6379      	str	r1, [r7, #52]	; 0x34
 800580e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005812:	b2d2      	uxtb	r2, r2
 8005814:	701a      	strb	r2, [r3, #0]
 8005816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005818:	09db      	lsrs	r3, r3, #7
 800581a:	633b      	str	r3, [r7, #48]	; 0x30
 800581c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800581e:	2b7f      	cmp	r3, #127	; 0x7f
 8005820:	d8f0      	bhi.n	8005804 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005822:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005824:	1c5a      	adds	r2, r3, #1
 8005826:	637a      	str	r2, [r7, #52]	; 0x34
 8005828:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800582a:	b2d2      	uxtb	r2, r2
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005830:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	62bb      	str	r3, [r7, #40]	; 0x28
 800583c:	e00b      	b.n	8005856 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800583e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005840:	b2da      	uxtb	r2, r3
 8005842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005844:	1c59      	adds	r1, r3, #1
 8005846:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005848:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800584c:	b2d2      	uxtb	r2, r2
 800584e:	701a      	strb	r2, [r3, #0]
 8005850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005852:	09db      	lsrs	r3, r3, #7
 8005854:	62bb      	str	r3, [r7, #40]	; 0x28
 8005856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005858:	2b7f      	cmp	r3, #127	; 0x7f
 800585a:	d8f0      	bhi.n	800583e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800585c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800585e:	1c5a      	adds	r2, r3, #1
 8005860:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005862:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005864:	b2d2      	uxtb	r2, r2
 8005866:	701a      	strb	r2, [r3, #0]
 8005868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800586a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	627b      	str	r3, [r7, #36]	; 0x24
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	691b      	ldr	r3, [r3, #16]
 8005874:	623b      	str	r3, [r7, #32]
 8005876:	e00b      	b.n	8005890 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	b2da      	uxtb	r2, r3
 800587c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587e:	1c59      	adds	r1, r3, #1
 8005880:	6279      	str	r1, [r7, #36]	; 0x24
 8005882:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005886:	b2d2      	uxtb	r2, r2
 8005888:	701a      	strb	r2, [r3, #0]
 800588a:	6a3b      	ldr	r3, [r7, #32]
 800588c:	09db      	lsrs	r3, r3, #7
 800588e:	623b      	str	r3, [r7, #32]
 8005890:	6a3b      	ldr	r3, [r7, #32]
 8005892:	2b7f      	cmp	r3, #127	; 0x7f
 8005894:	d8f0      	bhi.n	8005878 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005898:	1c5a      	adds	r2, r3, #1
 800589a:	627a      	str	r2, [r7, #36]	; 0x24
 800589c:	6a3a      	ldr	r2, [r7, #32]
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	701a      	strb	r2, [r3, #0]
 80058a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	61fb      	str	r3, [r7, #28]
 80058aa:	2300      	movs	r3, #0
 80058ac:	61bb      	str	r3, [r7, #24]
 80058ae:	e00b      	b.n	80058c8 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	b2da      	uxtb	r2, r3
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	1c59      	adds	r1, r3, #1
 80058b8:	61f9      	str	r1, [r7, #28]
 80058ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80058be:	b2d2      	uxtb	r2, r2
 80058c0:	701a      	strb	r2, [r3, #0]
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	09db      	lsrs	r3, r3, #7
 80058c6:	61bb      	str	r3, [r7, #24]
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	2b7f      	cmp	r3, #127	; 0x7f
 80058cc:	d8f0      	bhi.n	80058b0 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	1c5a      	adds	r2, r3, #1
 80058d2:	61fa      	str	r2, [r7, #28]
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	b2d2      	uxtb	r2, r2
 80058d8:	701a      	strb	r2, [r3, #0]
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80058de:	2215      	movs	r2, #21
 80058e0:	68f9      	ldr	r1, [r7, #12]
 80058e2:	6938      	ldr	r0, [r7, #16]
 80058e4:	f7ff fab8 	bl	8004e58 <_SendPacket>
  RECORD_END();
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f383 8811 	msr	BASEPRI, r3
}
 80058ee:	bf00      	nop
 80058f0:	3748      	adds	r7, #72	; 0x48
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	200142e8 	.word	0x200142e8
 80058fc:	200142b8 	.word	0x200142b8

08005900 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8005900:	b580      	push	{r7, lr}
 8005902:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005904:	4b07      	ldr	r3, [pc, #28]	; (8005924 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d008      	beq.n	800591e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800590c:	4b05      	ldr	r3, [pc, #20]	; (8005924 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800590e:	6a1b      	ldr	r3, [r3, #32]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d003      	beq.n	800591e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8005916:	4b03      	ldr	r3, [pc, #12]	; (8005924 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	4798      	blx	r3
  }
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	200142b8 	.word	0x200142b8

08005928 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005930:	f3ef 8311 	mrs	r3, BASEPRI
 8005934:	f04f 0120 	mov.w	r1, #32
 8005938:	f381 8811 	msr	BASEPRI, r1
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	480b      	ldr	r0, [pc, #44]	; (800596c <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8005940:	f7ff f999 	bl	8004c76 <_PreparePacket>
 8005944:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005946:	2280      	movs	r2, #128	; 0x80
 8005948:	6879      	ldr	r1, [r7, #4]
 800594a:	6938      	ldr	r0, [r7, #16]
 800594c:	f7ff f946 	bl	8004bdc <_EncodeStr>
 8005950:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 8005952:	220e      	movs	r2, #14
 8005954:	68f9      	ldr	r1, [r7, #12]
 8005956:	6938      	ldr	r0, [r7, #16]
 8005958:	f7ff fa7e 	bl	8004e58 <_SendPacket>
  RECORD_END();
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f383 8811 	msr	BASEPRI, r3
}
 8005962:	bf00      	nop
 8005964:	3718      	adds	r7, #24
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	200142e8 	.word	0x200142e8

08005970 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8005970:	b590      	push	{r4, r7, lr}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d01a      	beq.n	80059b4 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800597e:	4b13      	ldr	r3, [pc, #76]	; (80059cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d015      	beq.n	80059b4 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8005988:	4b10      	ldr	r3, [pc, #64]	; (80059cc <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800598a:	6a1b      	ldr	r3, [r3, #32]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4798      	blx	r3
 8005990:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 8005994:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 8005996:	e9d7 0100 	ldrd	r0, r1, [r7]
 800599a:	f04f 0200 	mov.w	r2, #0
 800599e:	f04f 0300 	mov.w	r3, #0
 80059a2:	000a      	movs	r2, r1
 80059a4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80059a6:	4613      	mov	r3, r2
 80059a8:	461a      	mov	r2, r3
 80059aa:	4621      	mov	r1, r4
 80059ac:	200d      	movs	r0, #13
 80059ae:	f7ff fbe7 	bl	8005180 <SEGGER_SYSVIEW_RecordU32x2>
 80059b2:	e006      	b.n	80059c2 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80059b4:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4619      	mov	r1, r3
 80059ba:	200c      	movs	r0, #12
 80059bc:	f7ff fba4 	bl	8005108 <SEGGER_SYSVIEW_RecordU32>
  }
}
 80059c0:	bf00      	nop
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd90      	pop	{r4, r7, pc}
 80059ca:	bf00      	nop
 80059cc:	200142b8 	.word	0x200142b8
 80059d0:	e0001004 	.word	0xe0001004

080059d4 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80059da:	f3ef 8311 	mrs	r3, BASEPRI
 80059de:	f04f 0120 	mov.w	r1, #32
 80059e2:	f381 8811 	msr	BASEPRI, r1
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	4819      	ldr	r0, [pc, #100]	; (8005a50 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80059ea:	f7ff f944 	bl	8004c76 <_PreparePacket>
 80059ee:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80059f4:	4b17      	ldr	r3, [pc, #92]	; (8005a54 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059fc:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	617b      	str	r3, [r7, #20]
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	613b      	str	r3, [r7, #16]
 8005a06:	e00b      	b.n	8005a20 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	b2da      	uxtb	r2, r3
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	1c59      	adds	r1, r3, #1
 8005a10:	6179      	str	r1, [r7, #20]
 8005a12:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a16:	b2d2      	uxtb	r2, r2
 8005a18:	701a      	strb	r2, [r3, #0]
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	09db      	lsrs	r3, r3, #7
 8005a1e:	613b      	str	r3, [r7, #16]
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	2b7f      	cmp	r3, #127	; 0x7f
 8005a24:	d8f0      	bhi.n	8005a08 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	1c5a      	adds	r2, r3, #1
 8005a2a:	617a      	str	r2, [r7, #20]
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	b2d2      	uxtb	r2, r2
 8005a30:	701a      	strb	r2, [r3, #0]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8005a36:	2202      	movs	r2, #2
 8005a38:	6879      	ldr	r1, [r7, #4]
 8005a3a:	68b8      	ldr	r0, [r7, #8]
 8005a3c:	f7ff fa0c 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	f383 8811 	msr	BASEPRI, r3
}
 8005a46:	bf00      	nop
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	200142e8 	.word	0x200142e8
 8005a54:	e000ed04 	.word	0xe000ed04

08005a58 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005a5e:	f3ef 8311 	mrs	r3, BASEPRI
 8005a62:	f04f 0120 	mov.w	r1, #32
 8005a66:	f381 8811 	msr	BASEPRI, r1
 8005a6a:	607b      	str	r3, [r7, #4]
 8005a6c:	4807      	ldr	r0, [pc, #28]	; (8005a8c <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8005a6e:	f7ff f902 	bl	8004c76 <_PreparePacket>
 8005a72:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8005a74:	2203      	movs	r2, #3
 8005a76:	6839      	ldr	r1, [r7, #0]
 8005a78:	6838      	ldr	r0, [r7, #0]
 8005a7a:	f7ff f9ed 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f383 8811 	msr	BASEPRI, r3
}
 8005a84:	bf00      	nop
 8005a86:	3708      	adds	r7, #8
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	200142e8 	.word	0x200142e8

08005a90 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005a96:	f3ef 8311 	mrs	r3, BASEPRI
 8005a9a:	f04f 0120 	mov.w	r1, #32
 8005a9e:	f381 8811 	msr	BASEPRI, r1
 8005aa2:	607b      	str	r3, [r7, #4]
 8005aa4:	4807      	ldr	r0, [pc, #28]	; (8005ac4 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8005aa6:	f7ff f8e6 	bl	8004c76 <_PreparePacket>
 8005aaa:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8005aac:	2212      	movs	r2, #18
 8005aae:	6839      	ldr	r1, [r7, #0]
 8005ab0:	6838      	ldr	r0, [r7, #0]
 8005ab2:	f7ff f9d1 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f383 8811 	msr	BASEPRI, r3
}
 8005abc:	bf00      	nop
 8005abe:	3708      	adds	r7, #8
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	200142e8 	.word	0x200142e8

08005ac8 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005ace:	f3ef 8311 	mrs	r3, BASEPRI
 8005ad2:	f04f 0120 	mov.w	r1, #32
 8005ad6:	f381 8811 	msr	BASEPRI, r1
 8005ada:	607b      	str	r3, [r7, #4]
 8005adc:	4807      	ldr	r0, [pc, #28]	; (8005afc <SEGGER_SYSVIEW_OnIdle+0x34>)
 8005ade:	f7ff f8ca 	bl	8004c76 <_PreparePacket>
 8005ae2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005ae4:	2211      	movs	r2, #17
 8005ae6:	6839      	ldr	r1, [r7, #0]
 8005ae8:	6838      	ldr	r0, [r7, #0]
 8005aea:	f7ff f9b5 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f383 8811 	msr	BASEPRI, r3
}
 8005af4:	bf00      	nop
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	200142e8 	.word	0x200142e8

08005b00 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b088      	sub	sp, #32
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005b08:	f3ef 8311 	mrs	r3, BASEPRI
 8005b0c:	f04f 0120 	mov.w	r1, #32
 8005b10:	f381 8811 	msr	BASEPRI, r1
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	4819      	ldr	r0, [pc, #100]	; (8005b7c <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005b18:	f7ff f8ad 	bl	8004c76 <_PreparePacket>
 8005b1c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005b22:	4b17      	ldr	r3, [pc, #92]	; (8005b80 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	61fb      	str	r3, [r7, #28]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	61bb      	str	r3, [r7, #24]
 8005b34:	e00b      	b.n	8005b4e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	b2da      	uxtb	r2, r3
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	1c59      	adds	r1, r3, #1
 8005b3e:	61f9      	str	r1, [r7, #28]
 8005b40:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b44:	b2d2      	uxtb	r2, r2
 8005b46:	701a      	strb	r2, [r3, #0]
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	09db      	lsrs	r3, r3, #7
 8005b4c:	61bb      	str	r3, [r7, #24]
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	2b7f      	cmp	r3, #127	; 0x7f
 8005b52:	d8f0      	bhi.n	8005b36 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	61fa      	str	r2, [r7, #28]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	b2d2      	uxtb	r2, r2
 8005b5e:	701a      	strb	r2, [r3, #0]
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8005b64:	2208      	movs	r2, #8
 8005b66:	68f9      	ldr	r1, [r7, #12]
 8005b68:	6938      	ldr	r0, [r7, #16]
 8005b6a:	f7ff f975 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f383 8811 	msr	BASEPRI, r3
}
 8005b74:	bf00      	nop
 8005b76:	3720      	adds	r7, #32
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}
 8005b7c:	200142e8 	.word	0x200142e8
 8005b80:	200142b8 	.word	0x200142b8

08005b84 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b088      	sub	sp, #32
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005b8c:	f3ef 8311 	mrs	r3, BASEPRI
 8005b90:	f04f 0120 	mov.w	r1, #32
 8005b94:	f381 8811 	msr	BASEPRI, r1
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	4819      	ldr	r0, [pc, #100]	; (8005c00 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8005b9c:	f7ff f86b 	bl	8004c76 <_PreparePacket>
 8005ba0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005ba6:	4b17      	ldr	r3, [pc, #92]	; (8005c04 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	61fb      	str	r3, [r7, #28]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	61bb      	str	r3, [r7, #24]
 8005bb8:	e00b      	b.n	8005bd2 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	b2da      	uxtb	r2, r3
 8005bbe:	69fb      	ldr	r3, [r7, #28]
 8005bc0:	1c59      	adds	r1, r3, #1
 8005bc2:	61f9      	str	r1, [r7, #28]
 8005bc4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bc8:	b2d2      	uxtb	r2, r2
 8005bca:	701a      	strb	r2, [r3, #0]
 8005bcc:	69bb      	ldr	r3, [r7, #24]
 8005bce:	09db      	lsrs	r3, r3, #7
 8005bd0:	61bb      	str	r3, [r7, #24]
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	2b7f      	cmp	r3, #127	; 0x7f
 8005bd6:	d8f0      	bhi.n	8005bba <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	1c5a      	adds	r2, r3, #1
 8005bdc:	61fa      	str	r2, [r7, #28]
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	b2d2      	uxtb	r2, r2
 8005be2:	701a      	strb	r2, [r3, #0]
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005be8:	2204      	movs	r2, #4
 8005bea:	68f9      	ldr	r1, [r7, #12]
 8005bec:	6938      	ldr	r0, [r7, #16]
 8005bee:	f7ff f933 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f383 8811 	msr	BASEPRI, r3
}
 8005bf8:	bf00      	nop
 8005bfa:	3720      	adds	r7, #32
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	200142e8 	.word	0x200142e8
 8005c04:	200142b8 	.word	0x200142b8

08005c08 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b088      	sub	sp, #32
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005c10:	f3ef 8311 	mrs	r3, BASEPRI
 8005c14:	f04f 0120 	mov.w	r1, #32
 8005c18:	f381 8811 	msr	BASEPRI, r1
 8005c1c:	617b      	str	r3, [r7, #20]
 8005c1e:	4819      	ldr	r0, [pc, #100]	; (8005c84 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8005c20:	f7ff f829 	bl	8004c76 <_PreparePacket>
 8005c24:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005c2a:	4b17      	ldr	r3, [pc, #92]	; (8005c88 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	61fb      	str	r3, [r7, #28]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	61bb      	str	r3, [r7, #24]
 8005c3c:	e00b      	b.n	8005c56 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	1c59      	adds	r1, r3, #1
 8005c46:	61f9      	str	r1, [r7, #28]
 8005c48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c4c:	b2d2      	uxtb	r2, r2
 8005c4e:	701a      	strb	r2, [r3, #0]
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	09db      	lsrs	r3, r3, #7
 8005c54:	61bb      	str	r3, [r7, #24]
 8005c56:	69bb      	ldr	r3, [r7, #24]
 8005c58:	2b7f      	cmp	r3, #127	; 0x7f
 8005c5a:	d8f0      	bhi.n	8005c3e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	61fa      	str	r2, [r7, #28]
 8005c62:	69ba      	ldr	r2, [r7, #24]
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	701a      	strb	r2, [r3, #0]
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8005c6c:	2206      	movs	r2, #6
 8005c6e:	68f9      	ldr	r1, [r7, #12]
 8005c70:	6938      	ldr	r0, [r7, #16]
 8005c72:	f7ff f8f1 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	f383 8811 	msr	BASEPRI, r3
}
 8005c7c:	bf00      	nop
 8005c7e:	3720      	adds	r7, #32
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	200142e8 	.word	0x200142e8
 8005c88:	200142b8 	.word	0x200142b8

08005c8c <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	; 0x28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8005c96:	f3ef 8311 	mrs	r3, BASEPRI
 8005c9a:	f04f 0120 	mov.w	r1, #32
 8005c9e:	f381 8811 	msr	BASEPRI, r1
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	4827      	ldr	r0, [pc, #156]	; (8005d44 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8005ca6:	f7fe ffe6 	bl	8004c76 <_PreparePacket>
 8005caa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005cb0:	4b25      	ldr	r3, [pc, #148]	; (8005d48 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8005cb2:	691b      	ldr	r3, [r3, #16]
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	627b      	str	r3, [r7, #36]	; 0x24
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	623b      	str	r3, [r7, #32]
 8005cc2:	e00b      	b.n	8005cdc <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005cc4:	6a3b      	ldr	r3, [r7, #32]
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	1c59      	adds	r1, r3, #1
 8005ccc:	6279      	str	r1, [r7, #36]	; 0x24
 8005cce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	701a      	strb	r2, [r3, #0]
 8005cd6:	6a3b      	ldr	r3, [r7, #32]
 8005cd8:	09db      	lsrs	r3, r3, #7
 8005cda:	623b      	str	r3, [r7, #32]
 8005cdc:	6a3b      	ldr	r3, [r7, #32]
 8005cde:	2b7f      	cmp	r3, #127	; 0x7f
 8005ce0:	d8f0      	bhi.n	8005cc4 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce4:	1c5a      	adds	r2, r3, #1
 8005ce6:	627a      	str	r2, [r7, #36]	; 0x24
 8005ce8:	6a3a      	ldr	r2, [r7, #32]
 8005cea:	b2d2      	uxtb	r2, r2
 8005cec:	701a      	strb	r2, [r3, #0]
 8005cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	61fb      	str	r3, [r7, #28]
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	61bb      	str	r3, [r7, #24]
 8005cfa:	e00b      	b.n	8005d14 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8005cfc:	69bb      	ldr	r3, [r7, #24]
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	69fb      	ldr	r3, [r7, #28]
 8005d02:	1c59      	adds	r1, r3, #1
 8005d04:	61f9      	str	r1, [r7, #28]
 8005d06:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	701a      	strb	r2, [r3, #0]
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	09db      	lsrs	r3, r3, #7
 8005d12:	61bb      	str	r3, [r7, #24]
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	2b7f      	cmp	r3, #127	; 0x7f
 8005d18:	d8f0      	bhi.n	8005cfc <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	1c5a      	adds	r2, r3, #1
 8005d1e:	61fa      	str	r2, [r7, #28]
 8005d20:	69ba      	ldr	r2, [r7, #24]
 8005d22:	b2d2      	uxtb	r2, r2
 8005d24:	701a      	strb	r2, [r3, #0]
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8005d2a:	2207      	movs	r2, #7
 8005d2c:	68f9      	ldr	r1, [r7, #12]
 8005d2e:	6938      	ldr	r0, [r7, #16]
 8005d30:	f7ff f892 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f383 8811 	msr	BASEPRI, r3
}
 8005d3a:	bf00      	nop
 8005d3c:	3728      	adds	r7, #40	; 0x28
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
 8005d42:	bf00      	nop
 8005d44:	200142e8 	.word	0x200142e8
 8005d48:	200142b8 	.word	0x200142b8

08005d4c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8005d54:	4b04      	ldr	r3, [pc, #16]	; (8005d68 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	1ad3      	subs	r3, r2, r3
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr
 8005d68:	200142b8 	.word	0x200142b8

08005d6c <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b08c      	sub	sp, #48	; 0x30
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	4603      	mov	r3, r0
 8005d74:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8005d76:	4b3b      	ldr	r3, [pc, #236]	; (8005e64 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d06d      	beq.n	8005e5a <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8005d7e:	4b39      	ldr	r3, [pc, #228]	; (8005e64 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8005d84:	2300      	movs	r3, #0
 8005d86:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d88:	e008      	b.n	8005d9c <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8005d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8005d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d007      	beq.n	8005da6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8005d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d98:	3301      	adds	r3, #1
 8005d9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d9c:	79fb      	ldrb	r3, [r7, #7]
 8005d9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d3f2      	bcc.n	8005d8a <SEGGER_SYSVIEW_SendModule+0x1e>
 8005da4:	e000      	b.n	8005da8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8005da6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8005da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d055      	beq.n	8005e5a <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005dae:	f3ef 8311 	mrs	r3, BASEPRI
 8005db2:	f04f 0120 	mov.w	r1, #32
 8005db6:	f381 8811 	msr	BASEPRI, r1
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	482a      	ldr	r0, [pc, #168]	; (8005e68 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8005dbe:	f7fe ff5a 	bl	8004c76 <_PreparePacket>
 8005dc2:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	627b      	str	r3, [r7, #36]	; 0x24
 8005dcc:	79fb      	ldrb	r3, [r7, #7]
 8005dce:	623b      	str	r3, [r7, #32]
 8005dd0:	e00b      	b.n	8005dea <SEGGER_SYSVIEW_SendModule+0x7e>
 8005dd2:	6a3b      	ldr	r3, [r7, #32]
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd8:	1c59      	adds	r1, r3, #1
 8005dda:	6279      	str	r1, [r7, #36]	; 0x24
 8005ddc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005de0:	b2d2      	uxtb	r2, r2
 8005de2:	701a      	strb	r2, [r3, #0]
 8005de4:	6a3b      	ldr	r3, [r7, #32]
 8005de6:	09db      	lsrs	r3, r3, #7
 8005de8:	623b      	str	r3, [r7, #32]
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	2b7f      	cmp	r3, #127	; 0x7f
 8005dee:	d8f0      	bhi.n	8005dd2 <SEGGER_SYSVIEW_SendModule+0x66>
 8005df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df2:	1c5a      	adds	r2, r3, #1
 8005df4:	627a      	str	r2, [r7, #36]	; 0x24
 8005df6:	6a3a      	ldr	r2, [r7, #32]
 8005df8:	b2d2      	uxtb	r2, r2
 8005dfa:	701a      	strb	r2, [r3, #0]
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	61fb      	str	r3, [r7, #28]
 8005e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	61bb      	str	r3, [r7, #24]
 8005e0a:	e00b      	b.n	8005e24 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	b2da      	uxtb	r2, r3
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	1c59      	adds	r1, r3, #1
 8005e14:	61f9      	str	r1, [r7, #28]
 8005e16:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	69bb      	ldr	r3, [r7, #24]
 8005e20:	09db      	lsrs	r3, r3, #7
 8005e22:	61bb      	str	r3, [r7, #24]
 8005e24:	69bb      	ldr	r3, [r7, #24]
 8005e26:	2b7f      	cmp	r3, #127	; 0x7f
 8005e28:	d8f0      	bhi.n	8005e0c <SEGGER_SYSVIEW_SendModule+0xa0>
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	1c5a      	adds	r2, r3, #1
 8005e2e:	61fa      	str	r2, [r7, #28]
 8005e30:	69ba      	ldr	r2, [r7, #24]
 8005e32:	b2d2      	uxtb	r2, r2
 8005e34:	701a      	strb	r2, [r3, #0]
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2280      	movs	r2, #128	; 0x80
 8005e40:	4619      	mov	r1, r3
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f7fe feca 	bl	8004bdc <_EncodeStr>
 8005e48:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005e4a:	2216      	movs	r2, #22
 8005e4c:	68f9      	ldr	r1, [r7, #12]
 8005e4e:	6938      	ldr	r0, [r7, #16]
 8005e50:	f7ff f802 	bl	8004e58 <_SendPacket>
      RECORD_END();
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8005e5a:	bf00      	nop
 8005e5c:	3730      	adds	r7, #48	; 0x30
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	200142e0 	.word	0x200142e0
 8005e68:	200142e8 	.word	0x200142e8

08005e6c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8005e72:	4b0c      	ldr	r3, [pc, #48]	; (8005ea4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d00f      	beq.n	8005e9a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8005e7a:	4b0a      	ldr	r3, [pc, #40]	; (8005ea4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d002      	beq.n	8005e8e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d1f2      	bne.n	8005e80 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8005e9a:	bf00      	nop
 8005e9c:	3708      	adds	r7, #8
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	200142e0 	.word	0x200142e0

08005ea8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8005eae:	f3ef 8311 	mrs	r3, BASEPRI
 8005eb2:	f04f 0120 	mov.w	r1, #32
 8005eb6:	f381 8811 	msr	BASEPRI, r1
 8005eba:	60fb      	str	r3, [r7, #12]
 8005ebc:	4817      	ldr	r0, [pc, #92]	; (8005f1c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8005ebe:	f7fe feda 	bl	8004c76 <_PreparePacket>
 8005ec2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	617b      	str	r3, [r7, #20]
 8005ecc:	4b14      	ldr	r3, [pc, #80]	; (8005f20 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	613b      	str	r3, [r7, #16]
 8005ed2:	e00b      	b.n	8005eec <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	b2da      	uxtb	r2, r3
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	1c59      	adds	r1, r3, #1
 8005edc:	6179      	str	r1, [r7, #20]
 8005ede:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	701a      	strb	r2, [r3, #0]
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	09db      	lsrs	r3, r3, #7
 8005eea:	613b      	str	r3, [r7, #16]
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	2b7f      	cmp	r3, #127	; 0x7f
 8005ef0:	d8f0      	bhi.n	8005ed4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	1c5a      	adds	r2, r3, #1
 8005ef6:	617a      	str	r2, [r7, #20]
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005f02:	221b      	movs	r2, #27
 8005f04:	6879      	ldr	r1, [r7, #4]
 8005f06:	68b8      	ldr	r0, [r7, #8]
 8005f08:	f7fe ffa6 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f383 8811 	msr	BASEPRI, r3
}
 8005f12:	bf00      	nop
 8005f14:	3718      	adds	r7, #24
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	200142e8 	.word	0x200142e8
 8005f20:	200142e4 	.word	0x200142e4

08005f24 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b08a      	sub	sp, #40	; 0x28
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f2c:	f3ef 8311 	mrs	r3, BASEPRI
 8005f30:	f04f 0120 	mov.w	r1, #32
 8005f34:	f381 8811 	msr	BASEPRI, r1
 8005f38:	617b      	str	r3, [r7, #20]
 8005f3a:	4827      	ldr	r0, [pc, #156]	; (8005fd8 <SEGGER_SYSVIEW_Warn+0xb4>)
 8005f3c:	f7fe fe9b 	bl	8004c76 <_PreparePacket>
 8005f40:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005f42:	2280      	movs	r2, #128	; 0x80
 8005f44:	6879      	ldr	r1, [r7, #4]
 8005f46:	6938      	ldr	r0, [r7, #16]
 8005f48:	f7fe fe48 	bl	8004bdc <_EncodeStr>
 8005f4c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	627b      	str	r3, [r7, #36]	; 0x24
 8005f52:	2301      	movs	r3, #1
 8005f54:	623b      	str	r3, [r7, #32]
 8005f56:	e00b      	b.n	8005f70 <SEGGER_SYSVIEW_Warn+0x4c>
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	b2da      	uxtb	r2, r3
 8005f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5e:	1c59      	adds	r1, r3, #1
 8005f60:	6279      	str	r1, [r7, #36]	; 0x24
 8005f62:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f66:	b2d2      	uxtb	r2, r2
 8005f68:	701a      	strb	r2, [r3, #0]
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	09db      	lsrs	r3, r3, #7
 8005f6e:	623b      	str	r3, [r7, #32]
 8005f70:	6a3b      	ldr	r3, [r7, #32]
 8005f72:	2b7f      	cmp	r3, #127	; 0x7f
 8005f74:	d8f0      	bhi.n	8005f58 <SEGGER_SYSVIEW_Warn+0x34>
 8005f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	627a      	str	r2, [r7, #36]	; 0x24
 8005f7c:	6a3a      	ldr	r2, [r7, #32]
 8005f7e:	b2d2      	uxtb	r2, r2
 8005f80:	701a      	strb	r2, [r3, #0]
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	61bb      	str	r3, [r7, #24]
 8005f8e:	e00b      	b.n	8005fa8 <SEGGER_SYSVIEW_Warn+0x84>
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	1c59      	adds	r1, r3, #1
 8005f98:	61f9      	str	r1, [r7, #28]
 8005f9a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f9e:	b2d2      	uxtb	r2, r2
 8005fa0:	701a      	strb	r2, [r3, #0]
 8005fa2:	69bb      	ldr	r3, [r7, #24]
 8005fa4:	09db      	lsrs	r3, r3, #7
 8005fa6:	61bb      	str	r3, [r7, #24]
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	2b7f      	cmp	r3, #127	; 0x7f
 8005fac:	d8f0      	bhi.n	8005f90 <SEGGER_SYSVIEW_Warn+0x6c>
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	61fa      	str	r2, [r7, #28]
 8005fb4:	69ba      	ldr	r2, [r7, #24]
 8005fb6:	b2d2      	uxtb	r2, r2
 8005fb8:	701a      	strb	r2, [r3, #0]
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005fbe:	221a      	movs	r2, #26
 8005fc0:	68f9      	ldr	r1, [r7, #12]
 8005fc2:	6938      	ldr	r0, [r7, #16]
 8005fc4:	f7fe ff48 	bl	8004e58 <_SendPacket>
  RECORD_END();
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	f383 8811 	msr	BASEPRI, r3
}
 8005fce:	bf00      	nop
 8005fd0:	3728      	adds	r7, #40	; 0x28
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	200142e8 	.word	0x200142e8

08005fdc <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
 8005fe8:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8005fea:	683a      	ldr	r2, [r7, #0]
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	2000      	movs	r0, #0
 8005ff0:	f7fe fcda 	bl	80049a8 <SEGGER_RTT_Write>
  return len;
 8005ff4:	683b      	ldr	r3, [r7, #0]
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
	...

08006000 <__libc_init_array>:
 8006000:	b570      	push	{r4, r5, r6, lr}
 8006002:	4d0d      	ldr	r5, [pc, #52]	; (8006038 <__libc_init_array+0x38>)
 8006004:	4c0d      	ldr	r4, [pc, #52]	; (800603c <__libc_init_array+0x3c>)
 8006006:	1b64      	subs	r4, r4, r5
 8006008:	10a4      	asrs	r4, r4, #2
 800600a:	2600      	movs	r6, #0
 800600c:	42a6      	cmp	r6, r4
 800600e:	d109      	bne.n	8006024 <__libc_init_array+0x24>
 8006010:	4d0b      	ldr	r5, [pc, #44]	; (8006040 <__libc_init_array+0x40>)
 8006012:	4c0c      	ldr	r4, [pc, #48]	; (8006044 <__libc_init_array+0x44>)
 8006014:	f000 fcfe 	bl	8006a14 <_init>
 8006018:	1b64      	subs	r4, r4, r5
 800601a:	10a4      	asrs	r4, r4, #2
 800601c:	2600      	movs	r6, #0
 800601e:	42a6      	cmp	r6, r4
 8006020:	d105      	bne.n	800602e <__libc_init_array+0x2e>
 8006022:	bd70      	pop	{r4, r5, r6, pc}
 8006024:	f855 3b04 	ldr.w	r3, [r5], #4
 8006028:	4798      	blx	r3
 800602a:	3601      	adds	r6, #1
 800602c:	e7ee      	b.n	800600c <__libc_init_array+0xc>
 800602e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006032:	4798      	blx	r3
 8006034:	3601      	adds	r6, #1
 8006036:	e7f2      	b.n	800601e <__libc_init_array+0x1e>
 8006038:	08006be8 	.word	0x08006be8
 800603c:	08006be8 	.word	0x08006be8
 8006040:	08006be8 	.word	0x08006be8
 8006044:	08006bec 	.word	0x08006bec

08006048 <memcmp>:
 8006048:	b530      	push	{r4, r5, lr}
 800604a:	3901      	subs	r1, #1
 800604c:	2400      	movs	r4, #0
 800604e:	42a2      	cmp	r2, r4
 8006050:	d101      	bne.n	8006056 <memcmp+0xe>
 8006052:	2000      	movs	r0, #0
 8006054:	e005      	b.n	8006062 <memcmp+0x1a>
 8006056:	5d03      	ldrb	r3, [r0, r4]
 8006058:	3401      	adds	r4, #1
 800605a:	5d0d      	ldrb	r5, [r1, r4]
 800605c:	42ab      	cmp	r3, r5
 800605e:	d0f6      	beq.n	800604e <memcmp+0x6>
 8006060:	1b58      	subs	r0, r3, r5
 8006062:	bd30      	pop	{r4, r5, pc}

08006064 <memcpy>:
 8006064:	440a      	add	r2, r1
 8006066:	4291      	cmp	r1, r2
 8006068:	f100 33ff 	add.w	r3, r0, #4294967295
 800606c:	d100      	bne.n	8006070 <memcpy+0xc>
 800606e:	4770      	bx	lr
 8006070:	b510      	push	{r4, lr}
 8006072:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006076:	f803 4f01 	strb.w	r4, [r3, #1]!
 800607a:	4291      	cmp	r1, r2
 800607c:	d1f9      	bne.n	8006072 <memcpy+0xe>
 800607e:	bd10      	pop	{r4, pc}

08006080 <memset>:
 8006080:	4402      	add	r2, r0
 8006082:	4603      	mov	r3, r0
 8006084:	4293      	cmp	r3, r2
 8006086:	d100      	bne.n	800608a <memset+0xa>
 8006088:	4770      	bx	lr
 800608a:	f803 1b01 	strb.w	r1, [r3], #1
 800608e:	e7f9      	b.n	8006084 <memset+0x4>

08006090 <_puts_r>:
 8006090:	b570      	push	{r4, r5, r6, lr}
 8006092:	460e      	mov	r6, r1
 8006094:	4605      	mov	r5, r0
 8006096:	b118      	cbz	r0, 80060a0 <_puts_r+0x10>
 8006098:	6983      	ldr	r3, [r0, #24]
 800609a:	b90b      	cbnz	r3, 80060a0 <_puts_r+0x10>
 800609c:	f000 fa48 	bl	8006530 <__sinit>
 80060a0:	69ab      	ldr	r3, [r5, #24]
 80060a2:	68ac      	ldr	r4, [r5, #8]
 80060a4:	b913      	cbnz	r3, 80060ac <_puts_r+0x1c>
 80060a6:	4628      	mov	r0, r5
 80060a8:	f000 fa42 	bl	8006530 <__sinit>
 80060ac:	4b2c      	ldr	r3, [pc, #176]	; (8006160 <_puts_r+0xd0>)
 80060ae:	429c      	cmp	r4, r3
 80060b0:	d120      	bne.n	80060f4 <_puts_r+0x64>
 80060b2:	686c      	ldr	r4, [r5, #4]
 80060b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80060b6:	07db      	lsls	r3, r3, #31
 80060b8:	d405      	bmi.n	80060c6 <_puts_r+0x36>
 80060ba:	89a3      	ldrh	r3, [r4, #12]
 80060bc:	0598      	lsls	r0, r3, #22
 80060be:	d402      	bmi.n	80060c6 <_puts_r+0x36>
 80060c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80060c2:	f000 fad3 	bl	800666c <__retarget_lock_acquire_recursive>
 80060c6:	89a3      	ldrh	r3, [r4, #12]
 80060c8:	0719      	lsls	r1, r3, #28
 80060ca:	d51d      	bpl.n	8006108 <_puts_r+0x78>
 80060cc:	6923      	ldr	r3, [r4, #16]
 80060ce:	b1db      	cbz	r3, 8006108 <_puts_r+0x78>
 80060d0:	3e01      	subs	r6, #1
 80060d2:	68a3      	ldr	r3, [r4, #8]
 80060d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80060d8:	3b01      	subs	r3, #1
 80060da:	60a3      	str	r3, [r4, #8]
 80060dc:	bb39      	cbnz	r1, 800612e <_puts_r+0x9e>
 80060de:	2b00      	cmp	r3, #0
 80060e0:	da38      	bge.n	8006154 <_puts_r+0xc4>
 80060e2:	4622      	mov	r2, r4
 80060e4:	210a      	movs	r1, #10
 80060e6:	4628      	mov	r0, r5
 80060e8:	f000 f848 	bl	800617c <__swbuf_r>
 80060ec:	3001      	adds	r0, #1
 80060ee:	d011      	beq.n	8006114 <_puts_r+0x84>
 80060f0:	250a      	movs	r5, #10
 80060f2:	e011      	b.n	8006118 <_puts_r+0x88>
 80060f4:	4b1b      	ldr	r3, [pc, #108]	; (8006164 <_puts_r+0xd4>)
 80060f6:	429c      	cmp	r4, r3
 80060f8:	d101      	bne.n	80060fe <_puts_r+0x6e>
 80060fa:	68ac      	ldr	r4, [r5, #8]
 80060fc:	e7da      	b.n	80060b4 <_puts_r+0x24>
 80060fe:	4b1a      	ldr	r3, [pc, #104]	; (8006168 <_puts_r+0xd8>)
 8006100:	429c      	cmp	r4, r3
 8006102:	bf08      	it	eq
 8006104:	68ec      	ldreq	r4, [r5, #12]
 8006106:	e7d5      	b.n	80060b4 <_puts_r+0x24>
 8006108:	4621      	mov	r1, r4
 800610a:	4628      	mov	r0, r5
 800610c:	f000 f888 	bl	8006220 <__swsetup_r>
 8006110:	2800      	cmp	r0, #0
 8006112:	d0dd      	beq.n	80060d0 <_puts_r+0x40>
 8006114:	f04f 35ff 	mov.w	r5, #4294967295
 8006118:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800611a:	07da      	lsls	r2, r3, #31
 800611c:	d405      	bmi.n	800612a <_puts_r+0x9a>
 800611e:	89a3      	ldrh	r3, [r4, #12]
 8006120:	059b      	lsls	r3, r3, #22
 8006122:	d402      	bmi.n	800612a <_puts_r+0x9a>
 8006124:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006126:	f000 faa2 	bl	800666e <__retarget_lock_release_recursive>
 800612a:	4628      	mov	r0, r5
 800612c:	bd70      	pop	{r4, r5, r6, pc}
 800612e:	2b00      	cmp	r3, #0
 8006130:	da04      	bge.n	800613c <_puts_r+0xac>
 8006132:	69a2      	ldr	r2, [r4, #24]
 8006134:	429a      	cmp	r2, r3
 8006136:	dc06      	bgt.n	8006146 <_puts_r+0xb6>
 8006138:	290a      	cmp	r1, #10
 800613a:	d004      	beq.n	8006146 <_puts_r+0xb6>
 800613c:	6823      	ldr	r3, [r4, #0]
 800613e:	1c5a      	adds	r2, r3, #1
 8006140:	6022      	str	r2, [r4, #0]
 8006142:	7019      	strb	r1, [r3, #0]
 8006144:	e7c5      	b.n	80060d2 <_puts_r+0x42>
 8006146:	4622      	mov	r2, r4
 8006148:	4628      	mov	r0, r5
 800614a:	f000 f817 	bl	800617c <__swbuf_r>
 800614e:	3001      	adds	r0, #1
 8006150:	d1bf      	bne.n	80060d2 <_puts_r+0x42>
 8006152:	e7df      	b.n	8006114 <_puts_r+0x84>
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	250a      	movs	r5, #10
 8006158:	1c5a      	adds	r2, r3, #1
 800615a:	6022      	str	r2, [r4, #0]
 800615c:	701d      	strb	r5, [r3, #0]
 800615e:	e7db      	b.n	8006118 <_puts_r+0x88>
 8006160:	08006ba0 	.word	0x08006ba0
 8006164:	08006bc0 	.word	0x08006bc0
 8006168:	08006b80 	.word	0x08006b80

0800616c <puts>:
 800616c:	4b02      	ldr	r3, [pc, #8]	; (8006178 <puts+0xc>)
 800616e:	4601      	mov	r1, r0
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	f7ff bf8d 	b.w	8006090 <_puts_r>
 8006176:	bf00      	nop
 8006178:	20000014 	.word	0x20000014

0800617c <__swbuf_r>:
 800617c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800617e:	460e      	mov	r6, r1
 8006180:	4614      	mov	r4, r2
 8006182:	4605      	mov	r5, r0
 8006184:	b118      	cbz	r0, 800618e <__swbuf_r+0x12>
 8006186:	6983      	ldr	r3, [r0, #24]
 8006188:	b90b      	cbnz	r3, 800618e <__swbuf_r+0x12>
 800618a:	f000 f9d1 	bl	8006530 <__sinit>
 800618e:	4b21      	ldr	r3, [pc, #132]	; (8006214 <__swbuf_r+0x98>)
 8006190:	429c      	cmp	r4, r3
 8006192:	d12b      	bne.n	80061ec <__swbuf_r+0x70>
 8006194:	686c      	ldr	r4, [r5, #4]
 8006196:	69a3      	ldr	r3, [r4, #24]
 8006198:	60a3      	str	r3, [r4, #8]
 800619a:	89a3      	ldrh	r3, [r4, #12]
 800619c:	071a      	lsls	r2, r3, #28
 800619e:	d52f      	bpl.n	8006200 <__swbuf_r+0x84>
 80061a0:	6923      	ldr	r3, [r4, #16]
 80061a2:	b36b      	cbz	r3, 8006200 <__swbuf_r+0x84>
 80061a4:	6923      	ldr	r3, [r4, #16]
 80061a6:	6820      	ldr	r0, [r4, #0]
 80061a8:	1ac0      	subs	r0, r0, r3
 80061aa:	6963      	ldr	r3, [r4, #20]
 80061ac:	b2f6      	uxtb	r6, r6
 80061ae:	4283      	cmp	r3, r0
 80061b0:	4637      	mov	r7, r6
 80061b2:	dc04      	bgt.n	80061be <__swbuf_r+0x42>
 80061b4:	4621      	mov	r1, r4
 80061b6:	4628      	mov	r0, r5
 80061b8:	f000 f926 	bl	8006408 <_fflush_r>
 80061bc:	bb30      	cbnz	r0, 800620c <__swbuf_r+0x90>
 80061be:	68a3      	ldr	r3, [r4, #8]
 80061c0:	3b01      	subs	r3, #1
 80061c2:	60a3      	str	r3, [r4, #8]
 80061c4:	6823      	ldr	r3, [r4, #0]
 80061c6:	1c5a      	adds	r2, r3, #1
 80061c8:	6022      	str	r2, [r4, #0]
 80061ca:	701e      	strb	r6, [r3, #0]
 80061cc:	6963      	ldr	r3, [r4, #20]
 80061ce:	3001      	adds	r0, #1
 80061d0:	4283      	cmp	r3, r0
 80061d2:	d004      	beq.n	80061de <__swbuf_r+0x62>
 80061d4:	89a3      	ldrh	r3, [r4, #12]
 80061d6:	07db      	lsls	r3, r3, #31
 80061d8:	d506      	bpl.n	80061e8 <__swbuf_r+0x6c>
 80061da:	2e0a      	cmp	r6, #10
 80061dc:	d104      	bne.n	80061e8 <__swbuf_r+0x6c>
 80061de:	4621      	mov	r1, r4
 80061e0:	4628      	mov	r0, r5
 80061e2:	f000 f911 	bl	8006408 <_fflush_r>
 80061e6:	b988      	cbnz	r0, 800620c <__swbuf_r+0x90>
 80061e8:	4638      	mov	r0, r7
 80061ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ec:	4b0a      	ldr	r3, [pc, #40]	; (8006218 <__swbuf_r+0x9c>)
 80061ee:	429c      	cmp	r4, r3
 80061f0:	d101      	bne.n	80061f6 <__swbuf_r+0x7a>
 80061f2:	68ac      	ldr	r4, [r5, #8]
 80061f4:	e7cf      	b.n	8006196 <__swbuf_r+0x1a>
 80061f6:	4b09      	ldr	r3, [pc, #36]	; (800621c <__swbuf_r+0xa0>)
 80061f8:	429c      	cmp	r4, r3
 80061fa:	bf08      	it	eq
 80061fc:	68ec      	ldreq	r4, [r5, #12]
 80061fe:	e7ca      	b.n	8006196 <__swbuf_r+0x1a>
 8006200:	4621      	mov	r1, r4
 8006202:	4628      	mov	r0, r5
 8006204:	f000 f80c 	bl	8006220 <__swsetup_r>
 8006208:	2800      	cmp	r0, #0
 800620a:	d0cb      	beq.n	80061a4 <__swbuf_r+0x28>
 800620c:	f04f 37ff 	mov.w	r7, #4294967295
 8006210:	e7ea      	b.n	80061e8 <__swbuf_r+0x6c>
 8006212:	bf00      	nop
 8006214:	08006ba0 	.word	0x08006ba0
 8006218:	08006bc0 	.word	0x08006bc0
 800621c:	08006b80 	.word	0x08006b80

08006220 <__swsetup_r>:
 8006220:	4b32      	ldr	r3, [pc, #200]	; (80062ec <__swsetup_r+0xcc>)
 8006222:	b570      	push	{r4, r5, r6, lr}
 8006224:	681d      	ldr	r5, [r3, #0]
 8006226:	4606      	mov	r6, r0
 8006228:	460c      	mov	r4, r1
 800622a:	b125      	cbz	r5, 8006236 <__swsetup_r+0x16>
 800622c:	69ab      	ldr	r3, [r5, #24]
 800622e:	b913      	cbnz	r3, 8006236 <__swsetup_r+0x16>
 8006230:	4628      	mov	r0, r5
 8006232:	f000 f97d 	bl	8006530 <__sinit>
 8006236:	4b2e      	ldr	r3, [pc, #184]	; (80062f0 <__swsetup_r+0xd0>)
 8006238:	429c      	cmp	r4, r3
 800623a:	d10f      	bne.n	800625c <__swsetup_r+0x3c>
 800623c:	686c      	ldr	r4, [r5, #4]
 800623e:	89a3      	ldrh	r3, [r4, #12]
 8006240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006244:	0719      	lsls	r1, r3, #28
 8006246:	d42c      	bmi.n	80062a2 <__swsetup_r+0x82>
 8006248:	06dd      	lsls	r5, r3, #27
 800624a:	d411      	bmi.n	8006270 <__swsetup_r+0x50>
 800624c:	2309      	movs	r3, #9
 800624e:	6033      	str	r3, [r6, #0]
 8006250:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006254:	81a3      	strh	r3, [r4, #12]
 8006256:	f04f 30ff 	mov.w	r0, #4294967295
 800625a:	e03e      	b.n	80062da <__swsetup_r+0xba>
 800625c:	4b25      	ldr	r3, [pc, #148]	; (80062f4 <__swsetup_r+0xd4>)
 800625e:	429c      	cmp	r4, r3
 8006260:	d101      	bne.n	8006266 <__swsetup_r+0x46>
 8006262:	68ac      	ldr	r4, [r5, #8]
 8006264:	e7eb      	b.n	800623e <__swsetup_r+0x1e>
 8006266:	4b24      	ldr	r3, [pc, #144]	; (80062f8 <__swsetup_r+0xd8>)
 8006268:	429c      	cmp	r4, r3
 800626a:	bf08      	it	eq
 800626c:	68ec      	ldreq	r4, [r5, #12]
 800626e:	e7e6      	b.n	800623e <__swsetup_r+0x1e>
 8006270:	0758      	lsls	r0, r3, #29
 8006272:	d512      	bpl.n	800629a <__swsetup_r+0x7a>
 8006274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006276:	b141      	cbz	r1, 800628a <__swsetup_r+0x6a>
 8006278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800627c:	4299      	cmp	r1, r3
 800627e:	d002      	beq.n	8006286 <__swsetup_r+0x66>
 8006280:	4630      	mov	r0, r6
 8006282:	f000 fa59 	bl	8006738 <_free_r>
 8006286:	2300      	movs	r3, #0
 8006288:	6363      	str	r3, [r4, #52]	; 0x34
 800628a:	89a3      	ldrh	r3, [r4, #12]
 800628c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006290:	81a3      	strh	r3, [r4, #12]
 8006292:	2300      	movs	r3, #0
 8006294:	6063      	str	r3, [r4, #4]
 8006296:	6923      	ldr	r3, [r4, #16]
 8006298:	6023      	str	r3, [r4, #0]
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	f043 0308 	orr.w	r3, r3, #8
 80062a0:	81a3      	strh	r3, [r4, #12]
 80062a2:	6923      	ldr	r3, [r4, #16]
 80062a4:	b94b      	cbnz	r3, 80062ba <__swsetup_r+0x9a>
 80062a6:	89a3      	ldrh	r3, [r4, #12]
 80062a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80062ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062b0:	d003      	beq.n	80062ba <__swsetup_r+0x9a>
 80062b2:	4621      	mov	r1, r4
 80062b4:	4630      	mov	r0, r6
 80062b6:	f000 f9ff 	bl	80066b8 <__smakebuf_r>
 80062ba:	89a0      	ldrh	r0, [r4, #12]
 80062bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062c0:	f010 0301 	ands.w	r3, r0, #1
 80062c4:	d00a      	beq.n	80062dc <__swsetup_r+0xbc>
 80062c6:	2300      	movs	r3, #0
 80062c8:	60a3      	str	r3, [r4, #8]
 80062ca:	6963      	ldr	r3, [r4, #20]
 80062cc:	425b      	negs	r3, r3
 80062ce:	61a3      	str	r3, [r4, #24]
 80062d0:	6923      	ldr	r3, [r4, #16]
 80062d2:	b943      	cbnz	r3, 80062e6 <__swsetup_r+0xc6>
 80062d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80062d8:	d1ba      	bne.n	8006250 <__swsetup_r+0x30>
 80062da:	bd70      	pop	{r4, r5, r6, pc}
 80062dc:	0781      	lsls	r1, r0, #30
 80062de:	bf58      	it	pl
 80062e0:	6963      	ldrpl	r3, [r4, #20]
 80062e2:	60a3      	str	r3, [r4, #8]
 80062e4:	e7f4      	b.n	80062d0 <__swsetup_r+0xb0>
 80062e6:	2000      	movs	r0, #0
 80062e8:	e7f7      	b.n	80062da <__swsetup_r+0xba>
 80062ea:	bf00      	nop
 80062ec:	20000014 	.word	0x20000014
 80062f0:	08006ba0 	.word	0x08006ba0
 80062f4:	08006bc0 	.word	0x08006bc0
 80062f8:	08006b80 	.word	0x08006b80

080062fc <__sflush_r>:
 80062fc:	898a      	ldrh	r2, [r1, #12]
 80062fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006302:	4605      	mov	r5, r0
 8006304:	0710      	lsls	r0, r2, #28
 8006306:	460c      	mov	r4, r1
 8006308:	d458      	bmi.n	80063bc <__sflush_r+0xc0>
 800630a:	684b      	ldr	r3, [r1, #4]
 800630c:	2b00      	cmp	r3, #0
 800630e:	dc05      	bgt.n	800631c <__sflush_r+0x20>
 8006310:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006312:	2b00      	cmp	r3, #0
 8006314:	dc02      	bgt.n	800631c <__sflush_r+0x20>
 8006316:	2000      	movs	r0, #0
 8006318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800631c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800631e:	2e00      	cmp	r6, #0
 8006320:	d0f9      	beq.n	8006316 <__sflush_r+0x1a>
 8006322:	2300      	movs	r3, #0
 8006324:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006328:	682f      	ldr	r7, [r5, #0]
 800632a:	602b      	str	r3, [r5, #0]
 800632c:	d032      	beq.n	8006394 <__sflush_r+0x98>
 800632e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006330:	89a3      	ldrh	r3, [r4, #12]
 8006332:	075a      	lsls	r2, r3, #29
 8006334:	d505      	bpl.n	8006342 <__sflush_r+0x46>
 8006336:	6863      	ldr	r3, [r4, #4]
 8006338:	1ac0      	subs	r0, r0, r3
 800633a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800633c:	b10b      	cbz	r3, 8006342 <__sflush_r+0x46>
 800633e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006340:	1ac0      	subs	r0, r0, r3
 8006342:	2300      	movs	r3, #0
 8006344:	4602      	mov	r2, r0
 8006346:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006348:	6a21      	ldr	r1, [r4, #32]
 800634a:	4628      	mov	r0, r5
 800634c:	47b0      	blx	r6
 800634e:	1c43      	adds	r3, r0, #1
 8006350:	89a3      	ldrh	r3, [r4, #12]
 8006352:	d106      	bne.n	8006362 <__sflush_r+0x66>
 8006354:	6829      	ldr	r1, [r5, #0]
 8006356:	291d      	cmp	r1, #29
 8006358:	d82c      	bhi.n	80063b4 <__sflush_r+0xb8>
 800635a:	4a2a      	ldr	r2, [pc, #168]	; (8006404 <__sflush_r+0x108>)
 800635c:	40ca      	lsrs	r2, r1
 800635e:	07d6      	lsls	r6, r2, #31
 8006360:	d528      	bpl.n	80063b4 <__sflush_r+0xb8>
 8006362:	2200      	movs	r2, #0
 8006364:	6062      	str	r2, [r4, #4]
 8006366:	04d9      	lsls	r1, r3, #19
 8006368:	6922      	ldr	r2, [r4, #16]
 800636a:	6022      	str	r2, [r4, #0]
 800636c:	d504      	bpl.n	8006378 <__sflush_r+0x7c>
 800636e:	1c42      	adds	r2, r0, #1
 8006370:	d101      	bne.n	8006376 <__sflush_r+0x7a>
 8006372:	682b      	ldr	r3, [r5, #0]
 8006374:	b903      	cbnz	r3, 8006378 <__sflush_r+0x7c>
 8006376:	6560      	str	r0, [r4, #84]	; 0x54
 8006378:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800637a:	602f      	str	r7, [r5, #0]
 800637c:	2900      	cmp	r1, #0
 800637e:	d0ca      	beq.n	8006316 <__sflush_r+0x1a>
 8006380:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006384:	4299      	cmp	r1, r3
 8006386:	d002      	beq.n	800638e <__sflush_r+0x92>
 8006388:	4628      	mov	r0, r5
 800638a:	f000 f9d5 	bl	8006738 <_free_r>
 800638e:	2000      	movs	r0, #0
 8006390:	6360      	str	r0, [r4, #52]	; 0x34
 8006392:	e7c1      	b.n	8006318 <__sflush_r+0x1c>
 8006394:	6a21      	ldr	r1, [r4, #32]
 8006396:	2301      	movs	r3, #1
 8006398:	4628      	mov	r0, r5
 800639a:	47b0      	blx	r6
 800639c:	1c41      	adds	r1, r0, #1
 800639e:	d1c7      	bne.n	8006330 <__sflush_r+0x34>
 80063a0:	682b      	ldr	r3, [r5, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d0c4      	beq.n	8006330 <__sflush_r+0x34>
 80063a6:	2b1d      	cmp	r3, #29
 80063a8:	d001      	beq.n	80063ae <__sflush_r+0xb2>
 80063aa:	2b16      	cmp	r3, #22
 80063ac:	d101      	bne.n	80063b2 <__sflush_r+0xb6>
 80063ae:	602f      	str	r7, [r5, #0]
 80063b0:	e7b1      	b.n	8006316 <__sflush_r+0x1a>
 80063b2:	89a3      	ldrh	r3, [r4, #12]
 80063b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063b8:	81a3      	strh	r3, [r4, #12]
 80063ba:	e7ad      	b.n	8006318 <__sflush_r+0x1c>
 80063bc:	690f      	ldr	r7, [r1, #16]
 80063be:	2f00      	cmp	r7, #0
 80063c0:	d0a9      	beq.n	8006316 <__sflush_r+0x1a>
 80063c2:	0793      	lsls	r3, r2, #30
 80063c4:	680e      	ldr	r6, [r1, #0]
 80063c6:	bf08      	it	eq
 80063c8:	694b      	ldreq	r3, [r1, #20]
 80063ca:	600f      	str	r7, [r1, #0]
 80063cc:	bf18      	it	ne
 80063ce:	2300      	movne	r3, #0
 80063d0:	eba6 0807 	sub.w	r8, r6, r7
 80063d4:	608b      	str	r3, [r1, #8]
 80063d6:	f1b8 0f00 	cmp.w	r8, #0
 80063da:	dd9c      	ble.n	8006316 <__sflush_r+0x1a>
 80063dc:	6a21      	ldr	r1, [r4, #32]
 80063de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80063e0:	4643      	mov	r3, r8
 80063e2:	463a      	mov	r2, r7
 80063e4:	4628      	mov	r0, r5
 80063e6:	47b0      	blx	r6
 80063e8:	2800      	cmp	r0, #0
 80063ea:	dc06      	bgt.n	80063fa <__sflush_r+0xfe>
 80063ec:	89a3      	ldrh	r3, [r4, #12]
 80063ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063f2:	81a3      	strh	r3, [r4, #12]
 80063f4:	f04f 30ff 	mov.w	r0, #4294967295
 80063f8:	e78e      	b.n	8006318 <__sflush_r+0x1c>
 80063fa:	4407      	add	r7, r0
 80063fc:	eba8 0800 	sub.w	r8, r8, r0
 8006400:	e7e9      	b.n	80063d6 <__sflush_r+0xda>
 8006402:	bf00      	nop
 8006404:	20400001 	.word	0x20400001

08006408 <_fflush_r>:
 8006408:	b538      	push	{r3, r4, r5, lr}
 800640a:	690b      	ldr	r3, [r1, #16]
 800640c:	4605      	mov	r5, r0
 800640e:	460c      	mov	r4, r1
 8006410:	b913      	cbnz	r3, 8006418 <_fflush_r+0x10>
 8006412:	2500      	movs	r5, #0
 8006414:	4628      	mov	r0, r5
 8006416:	bd38      	pop	{r3, r4, r5, pc}
 8006418:	b118      	cbz	r0, 8006422 <_fflush_r+0x1a>
 800641a:	6983      	ldr	r3, [r0, #24]
 800641c:	b90b      	cbnz	r3, 8006422 <_fflush_r+0x1a>
 800641e:	f000 f887 	bl	8006530 <__sinit>
 8006422:	4b14      	ldr	r3, [pc, #80]	; (8006474 <_fflush_r+0x6c>)
 8006424:	429c      	cmp	r4, r3
 8006426:	d11b      	bne.n	8006460 <_fflush_r+0x58>
 8006428:	686c      	ldr	r4, [r5, #4]
 800642a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d0ef      	beq.n	8006412 <_fflush_r+0xa>
 8006432:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006434:	07d0      	lsls	r0, r2, #31
 8006436:	d404      	bmi.n	8006442 <_fflush_r+0x3a>
 8006438:	0599      	lsls	r1, r3, #22
 800643a:	d402      	bmi.n	8006442 <_fflush_r+0x3a>
 800643c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800643e:	f000 f915 	bl	800666c <__retarget_lock_acquire_recursive>
 8006442:	4628      	mov	r0, r5
 8006444:	4621      	mov	r1, r4
 8006446:	f7ff ff59 	bl	80062fc <__sflush_r>
 800644a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800644c:	07da      	lsls	r2, r3, #31
 800644e:	4605      	mov	r5, r0
 8006450:	d4e0      	bmi.n	8006414 <_fflush_r+0xc>
 8006452:	89a3      	ldrh	r3, [r4, #12]
 8006454:	059b      	lsls	r3, r3, #22
 8006456:	d4dd      	bmi.n	8006414 <_fflush_r+0xc>
 8006458:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800645a:	f000 f908 	bl	800666e <__retarget_lock_release_recursive>
 800645e:	e7d9      	b.n	8006414 <_fflush_r+0xc>
 8006460:	4b05      	ldr	r3, [pc, #20]	; (8006478 <_fflush_r+0x70>)
 8006462:	429c      	cmp	r4, r3
 8006464:	d101      	bne.n	800646a <_fflush_r+0x62>
 8006466:	68ac      	ldr	r4, [r5, #8]
 8006468:	e7df      	b.n	800642a <_fflush_r+0x22>
 800646a:	4b04      	ldr	r3, [pc, #16]	; (800647c <_fflush_r+0x74>)
 800646c:	429c      	cmp	r4, r3
 800646e:	bf08      	it	eq
 8006470:	68ec      	ldreq	r4, [r5, #12]
 8006472:	e7da      	b.n	800642a <_fflush_r+0x22>
 8006474:	08006ba0 	.word	0x08006ba0
 8006478:	08006bc0 	.word	0x08006bc0
 800647c:	08006b80 	.word	0x08006b80

08006480 <std>:
 8006480:	2300      	movs	r3, #0
 8006482:	b510      	push	{r4, lr}
 8006484:	4604      	mov	r4, r0
 8006486:	e9c0 3300 	strd	r3, r3, [r0]
 800648a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800648e:	6083      	str	r3, [r0, #8]
 8006490:	8181      	strh	r1, [r0, #12]
 8006492:	6643      	str	r3, [r0, #100]	; 0x64
 8006494:	81c2      	strh	r2, [r0, #14]
 8006496:	6183      	str	r3, [r0, #24]
 8006498:	4619      	mov	r1, r3
 800649a:	2208      	movs	r2, #8
 800649c:	305c      	adds	r0, #92	; 0x5c
 800649e:	f7ff fdef 	bl	8006080 <memset>
 80064a2:	4b05      	ldr	r3, [pc, #20]	; (80064b8 <std+0x38>)
 80064a4:	6263      	str	r3, [r4, #36]	; 0x24
 80064a6:	4b05      	ldr	r3, [pc, #20]	; (80064bc <std+0x3c>)
 80064a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80064aa:	4b05      	ldr	r3, [pc, #20]	; (80064c0 <std+0x40>)
 80064ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80064ae:	4b05      	ldr	r3, [pc, #20]	; (80064c4 <std+0x44>)
 80064b0:	6224      	str	r4, [r4, #32]
 80064b2:	6323      	str	r3, [r4, #48]	; 0x30
 80064b4:	bd10      	pop	{r4, pc}
 80064b6:	bf00      	nop
 80064b8:	080068ad 	.word	0x080068ad
 80064bc:	080068cf 	.word	0x080068cf
 80064c0:	08006907 	.word	0x08006907
 80064c4:	0800692b 	.word	0x0800692b

080064c8 <_cleanup_r>:
 80064c8:	4901      	ldr	r1, [pc, #4]	; (80064d0 <_cleanup_r+0x8>)
 80064ca:	f000 b8af 	b.w	800662c <_fwalk_reent>
 80064ce:	bf00      	nop
 80064d0:	08006409 	.word	0x08006409

080064d4 <__sfmoreglue>:
 80064d4:	b570      	push	{r4, r5, r6, lr}
 80064d6:	1e4a      	subs	r2, r1, #1
 80064d8:	2568      	movs	r5, #104	; 0x68
 80064da:	4355      	muls	r5, r2
 80064dc:	460e      	mov	r6, r1
 80064de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80064e2:	f000 f979 	bl	80067d8 <_malloc_r>
 80064e6:	4604      	mov	r4, r0
 80064e8:	b140      	cbz	r0, 80064fc <__sfmoreglue+0x28>
 80064ea:	2100      	movs	r1, #0
 80064ec:	e9c0 1600 	strd	r1, r6, [r0]
 80064f0:	300c      	adds	r0, #12
 80064f2:	60a0      	str	r0, [r4, #8]
 80064f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80064f8:	f7ff fdc2 	bl	8006080 <memset>
 80064fc:	4620      	mov	r0, r4
 80064fe:	bd70      	pop	{r4, r5, r6, pc}

08006500 <__sfp_lock_acquire>:
 8006500:	4801      	ldr	r0, [pc, #4]	; (8006508 <__sfp_lock_acquire+0x8>)
 8006502:	f000 b8b3 	b.w	800666c <__retarget_lock_acquire_recursive>
 8006506:	bf00      	nop
 8006508:	20014514 	.word	0x20014514

0800650c <__sfp_lock_release>:
 800650c:	4801      	ldr	r0, [pc, #4]	; (8006514 <__sfp_lock_release+0x8>)
 800650e:	f000 b8ae 	b.w	800666e <__retarget_lock_release_recursive>
 8006512:	bf00      	nop
 8006514:	20014514 	.word	0x20014514

08006518 <__sinit_lock_acquire>:
 8006518:	4801      	ldr	r0, [pc, #4]	; (8006520 <__sinit_lock_acquire+0x8>)
 800651a:	f000 b8a7 	b.w	800666c <__retarget_lock_acquire_recursive>
 800651e:	bf00      	nop
 8006520:	2001450f 	.word	0x2001450f

08006524 <__sinit_lock_release>:
 8006524:	4801      	ldr	r0, [pc, #4]	; (800652c <__sinit_lock_release+0x8>)
 8006526:	f000 b8a2 	b.w	800666e <__retarget_lock_release_recursive>
 800652a:	bf00      	nop
 800652c:	2001450f 	.word	0x2001450f

08006530 <__sinit>:
 8006530:	b510      	push	{r4, lr}
 8006532:	4604      	mov	r4, r0
 8006534:	f7ff fff0 	bl	8006518 <__sinit_lock_acquire>
 8006538:	69a3      	ldr	r3, [r4, #24]
 800653a:	b11b      	cbz	r3, 8006544 <__sinit+0x14>
 800653c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006540:	f7ff bff0 	b.w	8006524 <__sinit_lock_release>
 8006544:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006548:	6523      	str	r3, [r4, #80]	; 0x50
 800654a:	4b13      	ldr	r3, [pc, #76]	; (8006598 <__sinit+0x68>)
 800654c:	4a13      	ldr	r2, [pc, #76]	; (800659c <__sinit+0x6c>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	62a2      	str	r2, [r4, #40]	; 0x28
 8006552:	42a3      	cmp	r3, r4
 8006554:	bf04      	itt	eq
 8006556:	2301      	moveq	r3, #1
 8006558:	61a3      	streq	r3, [r4, #24]
 800655a:	4620      	mov	r0, r4
 800655c:	f000 f820 	bl	80065a0 <__sfp>
 8006560:	6060      	str	r0, [r4, #4]
 8006562:	4620      	mov	r0, r4
 8006564:	f000 f81c 	bl	80065a0 <__sfp>
 8006568:	60a0      	str	r0, [r4, #8]
 800656a:	4620      	mov	r0, r4
 800656c:	f000 f818 	bl	80065a0 <__sfp>
 8006570:	2200      	movs	r2, #0
 8006572:	60e0      	str	r0, [r4, #12]
 8006574:	2104      	movs	r1, #4
 8006576:	6860      	ldr	r0, [r4, #4]
 8006578:	f7ff ff82 	bl	8006480 <std>
 800657c:	68a0      	ldr	r0, [r4, #8]
 800657e:	2201      	movs	r2, #1
 8006580:	2109      	movs	r1, #9
 8006582:	f7ff ff7d 	bl	8006480 <std>
 8006586:	68e0      	ldr	r0, [r4, #12]
 8006588:	2202      	movs	r2, #2
 800658a:	2112      	movs	r1, #18
 800658c:	f7ff ff78 	bl	8006480 <std>
 8006590:	2301      	movs	r3, #1
 8006592:	61a3      	str	r3, [r4, #24]
 8006594:	e7d2      	b.n	800653c <__sinit+0xc>
 8006596:	bf00      	nop
 8006598:	08006b7c 	.word	0x08006b7c
 800659c:	080064c9 	.word	0x080064c9

080065a0 <__sfp>:
 80065a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a2:	4607      	mov	r7, r0
 80065a4:	f7ff ffac 	bl	8006500 <__sfp_lock_acquire>
 80065a8:	4b1e      	ldr	r3, [pc, #120]	; (8006624 <__sfp+0x84>)
 80065aa:	681e      	ldr	r6, [r3, #0]
 80065ac:	69b3      	ldr	r3, [r6, #24]
 80065ae:	b913      	cbnz	r3, 80065b6 <__sfp+0x16>
 80065b0:	4630      	mov	r0, r6
 80065b2:	f7ff ffbd 	bl	8006530 <__sinit>
 80065b6:	3648      	adds	r6, #72	; 0x48
 80065b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80065bc:	3b01      	subs	r3, #1
 80065be:	d503      	bpl.n	80065c8 <__sfp+0x28>
 80065c0:	6833      	ldr	r3, [r6, #0]
 80065c2:	b30b      	cbz	r3, 8006608 <__sfp+0x68>
 80065c4:	6836      	ldr	r6, [r6, #0]
 80065c6:	e7f7      	b.n	80065b8 <__sfp+0x18>
 80065c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80065cc:	b9d5      	cbnz	r5, 8006604 <__sfp+0x64>
 80065ce:	4b16      	ldr	r3, [pc, #88]	; (8006628 <__sfp+0x88>)
 80065d0:	60e3      	str	r3, [r4, #12]
 80065d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80065d6:	6665      	str	r5, [r4, #100]	; 0x64
 80065d8:	f000 f847 	bl	800666a <__retarget_lock_init_recursive>
 80065dc:	f7ff ff96 	bl	800650c <__sfp_lock_release>
 80065e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80065e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80065e8:	6025      	str	r5, [r4, #0]
 80065ea:	61a5      	str	r5, [r4, #24]
 80065ec:	2208      	movs	r2, #8
 80065ee:	4629      	mov	r1, r5
 80065f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80065f4:	f7ff fd44 	bl	8006080 <memset>
 80065f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80065fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006600:	4620      	mov	r0, r4
 8006602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006604:	3468      	adds	r4, #104	; 0x68
 8006606:	e7d9      	b.n	80065bc <__sfp+0x1c>
 8006608:	2104      	movs	r1, #4
 800660a:	4638      	mov	r0, r7
 800660c:	f7ff ff62 	bl	80064d4 <__sfmoreglue>
 8006610:	4604      	mov	r4, r0
 8006612:	6030      	str	r0, [r6, #0]
 8006614:	2800      	cmp	r0, #0
 8006616:	d1d5      	bne.n	80065c4 <__sfp+0x24>
 8006618:	f7ff ff78 	bl	800650c <__sfp_lock_release>
 800661c:	230c      	movs	r3, #12
 800661e:	603b      	str	r3, [r7, #0]
 8006620:	e7ee      	b.n	8006600 <__sfp+0x60>
 8006622:	bf00      	nop
 8006624:	08006b7c 	.word	0x08006b7c
 8006628:	ffff0001 	.word	0xffff0001

0800662c <_fwalk_reent>:
 800662c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006630:	4606      	mov	r6, r0
 8006632:	4688      	mov	r8, r1
 8006634:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006638:	2700      	movs	r7, #0
 800663a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800663e:	f1b9 0901 	subs.w	r9, r9, #1
 8006642:	d505      	bpl.n	8006650 <_fwalk_reent+0x24>
 8006644:	6824      	ldr	r4, [r4, #0]
 8006646:	2c00      	cmp	r4, #0
 8006648:	d1f7      	bne.n	800663a <_fwalk_reent+0xe>
 800664a:	4638      	mov	r0, r7
 800664c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006650:	89ab      	ldrh	r3, [r5, #12]
 8006652:	2b01      	cmp	r3, #1
 8006654:	d907      	bls.n	8006666 <_fwalk_reent+0x3a>
 8006656:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800665a:	3301      	adds	r3, #1
 800665c:	d003      	beq.n	8006666 <_fwalk_reent+0x3a>
 800665e:	4629      	mov	r1, r5
 8006660:	4630      	mov	r0, r6
 8006662:	47c0      	blx	r8
 8006664:	4307      	orrs	r7, r0
 8006666:	3568      	adds	r5, #104	; 0x68
 8006668:	e7e9      	b.n	800663e <_fwalk_reent+0x12>

0800666a <__retarget_lock_init_recursive>:
 800666a:	4770      	bx	lr

0800666c <__retarget_lock_acquire_recursive>:
 800666c:	4770      	bx	lr

0800666e <__retarget_lock_release_recursive>:
 800666e:	4770      	bx	lr

08006670 <__swhatbuf_r>:
 8006670:	b570      	push	{r4, r5, r6, lr}
 8006672:	460e      	mov	r6, r1
 8006674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006678:	2900      	cmp	r1, #0
 800667a:	b096      	sub	sp, #88	; 0x58
 800667c:	4614      	mov	r4, r2
 800667e:	461d      	mov	r5, r3
 8006680:	da07      	bge.n	8006692 <__swhatbuf_r+0x22>
 8006682:	2300      	movs	r3, #0
 8006684:	602b      	str	r3, [r5, #0]
 8006686:	89b3      	ldrh	r3, [r6, #12]
 8006688:	061a      	lsls	r2, r3, #24
 800668a:	d410      	bmi.n	80066ae <__swhatbuf_r+0x3e>
 800668c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006690:	e00e      	b.n	80066b0 <__swhatbuf_r+0x40>
 8006692:	466a      	mov	r2, sp
 8006694:	f000 f95e 	bl	8006954 <_fstat_r>
 8006698:	2800      	cmp	r0, #0
 800669a:	dbf2      	blt.n	8006682 <__swhatbuf_r+0x12>
 800669c:	9a01      	ldr	r2, [sp, #4]
 800669e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80066a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80066a6:	425a      	negs	r2, r3
 80066a8:	415a      	adcs	r2, r3
 80066aa:	602a      	str	r2, [r5, #0]
 80066ac:	e7ee      	b.n	800668c <__swhatbuf_r+0x1c>
 80066ae:	2340      	movs	r3, #64	; 0x40
 80066b0:	2000      	movs	r0, #0
 80066b2:	6023      	str	r3, [r4, #0]
 80066b4:	b016      	add	sp, #88	; 0x58
 80066b6:	bd70      	pop	{r4, r5, r6, pc}

080066b8 <__smakebuf_r>:
 80066b8:	898b      	ldrh	r3, [r1, #12]
 80066ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80066bc:	079d      	lsls	r5, r3, #30
 80066be:	4606      	mov	r6, r0
 80066c0:	460c      	mov	r4, r1
 80066c2:	d507      	bpl.n	80066d4 <__smakebuf_r+0x1c>
 80066c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80066c8:	6023      	str	r3, [r4, #0]
 80066ca:	6123      	str	r3, [r4, #16]
 80066cc:	2301      	movs	r3, #1
 80066ce:	6163      	str	r3, [r4, #20]
 80066d0:	b002      	add	sp, #8
 80066d2:	bd70      	pop	{r4, r5, r6, pc}
 80066d4:	ab01      	add	r3, sp, #4
 80066d6:	466a      	mov	r2, sp
 80066d8:	f7ff ffca 	bl	8006670 <__swhatbuf_r>
 80066dc:	9900      	ldr	r1, [sp, #0]
 80066de:	4605      	mov	r5, r0
 80066e0:	4630      	mov	r0, r6
 80066e2:	f000 f879 	bl	80067d8 <_malloc_r>
 80066e6:	b948      	cbnz	r0, 80066fc <__smakebuf_r+0x44>
 80066e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066ec:	059a      	lsls	r2, r3, #22
 80066ee:	d4ef      	bmi.n	80066d0 <__smakebuf_r+0x18>
 80066f0:	f023 0303 	bic.w	r3, r3, #3
 80066f4:	f043 0302 	orr.w	r3, r3, #2
 80066f8:	81a3      	strh	r3, [r4, #12]
 80066fa:	e7e3      	b.n	80066c4 <__smakebuf_r+0xc>
 80066fc:	4b0d      	ldr	r3, [pc, #52]	; (8006734 <__smakebuf_r+0x7c>)
 80066fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8006700:	89a3      	ldrh	r3, [r4, #12]
 8006702:	6020      	str	r0, [r4, #0]
 8006704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006708:	81a3      	strh	r3, [r4, #12]
 800670a:	9b00      	ldr	r3, [sp, #0]
 800670c:	6163      	str	r3, [r4, #20]
 800670e:	9b01      	ldr	r3, [sp, #4]
 8006710:	6120      	str	r0, [r4, #16]
 8006712:	b15b      	cbz	r3, 800672c <__smakebuf_r+0x74>
 8006714:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006718:	4630      	mov	r0, r6
 800671a:	f000 f92d 	bl	8006978 <_isatty_r>
 800671e:	b128      	cbz	r0, 800672c <__smakebuf_r+0x74>
 8006720:	89a3      	ldrh	r3, [r4, #12]
 8006722:	f023 0303 	bic.w	r3, r3, #3
 8006726:	f043 0301 	orr.w	r3, r3, #1
 800672a:	81a3      	strh	r3, [r4, #12]
 800672c:	89a0      	ldrh	r0, [r4, #12]
 800672e:	4305      	orrs	r5, r0
 8006730:	81a5      	strh	r5, [r4, #12]
 8006732:	e7cd      	b.n	80066d0 <__smakebuf_r+0x18>
 8006734:	080064c9 	.word	0x080064c9

08006738 <_free_r>:
 8006738:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800673a:	2900      	cmp	r1, #0
 800673c:	d048      	beq.n	80067d0 <_free_r+0x98>
 800673e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006742:	9001      	str	r0, [sp, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	f1a1 0404 	sub.w	r4, r1, #4
 800674a:	bfb8      	it	lt
 800674c:	18e4      	addlt	r4, r4, r3
 800674e:	f000 f935 	bl	80069bc <__malloc_lock>
 8006752:	4a20      	ldr	r2, [pc, #128]	; (80067d4 <_free_r+0x9c>)
 8006754:	9801      	ldr	r0, [sp, #4]
 8006756:	6813      	ldr	r3, [r2, #0]
 8006758:	4615      	mov	r5, r2
 800675a:	b933      	cbnz	r3, 800676a <_free_r+0x32>
 800675c:	6063      	str	r3, [r4, #4]
 800675e:	6014      	str	r4, [r2, #0]
 8006760:	b003      	add	sp, #12
 8006762:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006766:	f000 b92f 	b.w	80069c8 <__malloc_unlock>
 800676a:	42a3      	cmp	r3, r4
 800676c:	d90b      	bls.n	8006786 <_free_r+0x4e>
 800676e:	6821      	ldr	r1, [r4, #0]
 8006770:	1862      	adds	r2, r4, r1
 8006772:	4293      	cmp	r3, r2
 8006774:	bf04      	itt	eq
 8006776:	681a      	ldreq	r2, [r3, #0]
 8006778:	685b      	ldreq	r3, [r3, #4]
 800677a:	6063      	str	r3, [r4, #4]
 800677c:	bf04      	itt	eq
 800677e:	1852      	addeq	r2, r2, r1
 8006780:	6022      	streq	r2, [r4, #0]
 8006782:	602c      	str	r4, [r5, #0]
 8006784:	e7ec      	b.n	8006760 <_free_r+0x28>
 8006786:	461a      	mov	r2, r3
 8006788:	685b      	ldr	r3, [r3, #4]
 800678a:	b10b      	cbz	r3, 8006790 <_free_r+0x58>
 800678c:	42a3      	cmp	r3, r4
 800678e:	d9fa      	bls.n	8006786 <_free_r+0x4e>
 8006790:	6811      	ldr	r1, [r2, #0]
 8006792:	1855      	adds	r5, r2, r1
 8006794:	42a5      	cmp	r5, r4
 8006796:	d10b      	bne.n	80067b0 <_free_r+0x78>
 8006798:	6824      	ldr	r4, [r4, #0]
 800679a:	4421      	add	r1, r4
 800679c:	1854      	adds	r4, r2, r1
 800679e:	42a3      	cmp	r3, r4
 80067a0:	6011      	str	r1, [r2, #0]
 80067a2:	d1dd      	bne.n	8006760 <_free_r+0x28>
 80067a4:	681c      	ldr	r4, [r3, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	6053      	str	r3, [r2, #4]
 80067aa:	4421      	add	r1, r4
 80067ac:	6011      	str	r1, [r2, #0]
 80067ae:	e7d7      	b.n	8006760 <_free_r+0x28>
 80067b0:	d902      	bls.n	80067b8 <_free_r+0x80>
 80067b2:	230c      	movs	r3, #12
 80067b4:	6003      	str	r3, [r0, #0]
 80067b6:	e7d3      	b.n	8006760 <_free_r+0x28>
 80067b8:	6825      	ldr	r5, [r4, #0]
 80067ba:	1961      	adds	r1, r4, r5
 80067bc:	428b      	cmp	r3, r1
 80067be:	bf04      	itt	eq
 80067c0:	6819      	ldreq	r1, [r3, #0]
 80067c2:	685b      	ldreq	r3, [r3, #4]
 80067c4:	6063      	str	r3, [r4, #4]
 80067c6:	bf04      	itt	eq
 80067c8:	1949      	addeq	r1, r1, r5
 80067ca:	6021      	streq	r1, [r4, #0]
 80067cc:	6054      	str	r4, [r2, #4]
 80067ce:	e7c7      	b.n	8006760 <_free_r+0x28>
 80067d0:	b003      	add	sp, #12
 80067d2:	bd30      	pop	{r4, r5, pc}
 80067d4:	200143cc 	.word	0x200143cc

080067d8 <_malloc_r>:
 80067d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067da:	1ccd      	adds	r5, r1, #3
 80067dc:	f025 0503 	bic.w	r5, r5, #3
 80067e0:	3508      	adds	r5, #8
 80067e2:	2d0c      	cmp	r5, #12
 80067e4:	bf38      	it	cc
 80067e6:	250c      	movcc	r5, #12
 80067e8:	2d00      	cmp	r5, #0
 80067ea:	4606      	mov	r6, r0
 80067ec:	db01      	blt.n	80067f2 <_malloc_r+0x1a>
 80067ee:	42a9      	cmp	r1, r5
 80067f0:	d903      	bls.n	80067fa <_malloc_r+0x22>
 80067f2:	230c      	movs	r3, #12
 80067f4:	6033      	str	r3, [r6, #0]
 80067f6:	2000      	movs	r0, #0
 80067f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067fa:	f000 f8df 	bl	80069bc <__malloc_lock>
 80067fe:	4921      	ldr	r1, [pc, #132]	; (8006884 <_malloc_r+0xac>)
 8006800:	680a      	ldr	r2, [r1, #0]
 8006802:	4614      	mov	r4, r2
 8006804:	b99c      	cbnz	r4, 800682e <_malloc_r+0x56>
 8006806:	4f20      	ldr	r7, [pc, #128]	; (8006888 <_malloc_r+0xb0>)
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	b923      	cbnz	r3, 8006816 <_malloc_r+0x3e>
 800680c:	4621      	mov	r1, r4
 800680e:	4630      	mov	r0, r6
 8006810:	f000 f83c 	bl	800688c <_sbrk_r>
 8006814:	6038      	str	r0, [r7, #0]
 8006816:	4629      	mov	r1, r5
 8006818:	4630      	mov	r0, r6
 800681a:	f000 f837 	bl	800688c <_sbrk_r>
 800681e:	1c43      	adds	r3, r0, #1
 8006820:	d123      	bne.n	800686a <_malloc_r+0x92>
 8006822:	230c      	movs	r3, #12
 8006824:	6033      	str	r3, [r6, #0]
 8006826:	4630      	mov	r0, r6
 8006828:	f000 f8ce 	bl	80069c8 <__malloc_unlock>
 800682c:	e7e3      	b.n	80067f6 <_malloc_r+0x1e>
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	1b5b      	subs	r3, r3, r5
 8006832:	d417      	bmi.n	8006864 <_malloc_r+0x8c>
 8006834:	2b0b      	cmp	r3, #11
 8006836:	d903      	bls.n	8006840 <_malloc_r+0x68>
 8006838:	6023      	str	r3, [r4, #0]
 800683a:	441c      	add	r4, r3
 800683c:	6025      	str	r5, [r4, #0]
 800683e:	e004      	b.n	800684a <_malloc_r+0x72>
 8006840:	6863      	ldr	r3, [r4, #4]
 8006842:	42a2      	cmp	r2, r4
 8006844:	bf0c      	ite	eq
 8006846:	600b      	streq	r3, [r1, #0]
 8006848:	6053      	strne	r3, [r2, #4]
 800684a:	4630      	mov	r0, r6
 800684c:	f000 f8bc 	bl	80069c8 <__malloc_unlock>
 8006850:	f104 000b 	add.w	r0, r4, #11
 8006854:	1d23      	adds	r3, r4, #4
 8006856:	f020 0007 	bic.w	r0, r0, #7
 800685a:	1ac2      	subs	r2, r0, r3
 800685c:	d0cc      	beq.n	80067f8 <_malloc_r+0x20>
 800685e:	1a1b      	subs	r3, r3, r0
 8006860:	50a3      	str	r3, [r4, r2]
 8006862:	e7c9      	b.n	80067f8 <_malloc_r+0x20>
 8006864:	4622      	mov	r2, r4
 8006866:	6864      	ldr	r4, [r4, #4]
 8006868:	e7cc      	b.n	8006804 <_malloc_r+0x2c>
 800686a:	1cc4      	adds	r4, r0, #3
 800686c:	f024 0403 	bic.w	r4, r4, #3
 8006870:	42a0      	cmp	r0, r4
 8006872:	d0e3      	beq.n	800683c <_malloc_r+0x64>
 8006874:	1a21      	subs	r1, r4, r0
 8006876:	4630      	mov	r0, r6
 8006878:	f000 f808 	bl	800688c <_sbrk_r>
 800687c:	3001      	adds	r0, #1
 800687e:	d1dd      	bne.n	800683c <_malloc_r+0x64>
 8006880:	e7cf      	b.n	8006822 <_malloc_r+0x4a>
 8006882:	bf00      	nop
 8006884:	200143cc 	.word	0x200143cc
 8006888:	200143d0 	.word	0x200143d0

0800688c <_sbrk_r>:
 800688c:	b538      	push	{r3, r4, r5, lr}
 800688e:	4d06      	ldr	r5, [pc, #24]	; (80068a8 <_sbrk_r+0x1c>)
 8006890:	2300      	movs	r3, #0
 8006892:	4604      	mov	r4, r0
 8006894:	4608      	mov	r0, r1
 8006896:	602b      	str	r3, [r5, #0]
 8006898:	f000 f8ae 	bl	80069f8 <_sbrk>
 800689c:	1c43      	adds	r3, r0, #1
 800689e:	d102      	bne.n	80068a6 <_sbrk_r+0x1a>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	b103      	cbz	r3, 80068a6 <_sbrk_r+0x1a>
 80068a4:	6023      	str	r3, [r4, #0]
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	20014518 	.word	0x20014518

080068ac <__sread>:
 80068ac:	b510      	push	{r4, lr}
 80068ae:	460c      	mov	r4, r1
 80068b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068b4:	f000 f88e 	bl	80069d4 <_read_r>
 80068b8:	2800      	cmp	r0, #0
 80068ba:	bfab      	itete	ge
 80068bc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80068be:	89a3      	ldrhlt	r3, [r4, #12]
 80068c0:	181b      	addge	r3, r3, r0
 80068c2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80068c6:	bfac      	ite	ge
 80068c8:	6563      	strge	r3, [r4, #84]	; 0x54
 80068ca:	81a3      	strhlt	r3, [r4, #12]
 80068cc:	bd10      	pop	{r4, pc}

080068ce <__swrite>:
 80068ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068d2:	461f      	mov	r7, r3
 80068d4:	898b      	ldrh	r3, [r1, #12]
 80068d6:	05db      	lsls	r3, r3, #23
 80068d8:	4605      	mov	r5, r0
 80068da:	460c      	mov	r4, r1
 80068dc:	4616      	mov	r6, r2
 80068de:	d505      	bpl.n	80068ec <__swrite+0x1e>
 80068e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068e4:	2302      	movs	r3, #2
 80068e6:	2200      	movs	r2, #0
 80068e8:	f000 f856 	bl	8006998 <_lseek_r>
 80068ec:	89a3      	ldrh	r3, [r4, #12]
 80068ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80068f6:	81a3      	strh	r3, [r4, #12]
 80068f8:	4632      	mov	r2, r6
 80068fa:	463b      	mov	r3, r7
 80068fc:	4628      	mov	r0, r5
 80068fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006902:	f7ff bb6b 	b.w	8005fdc <_write_r>

08006906 <__sseek>:
 8006906:	b510      	push	{r4, lr}
 8006908:	460c      	mov	r4, r1
 800690a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800690e:	f000 f843 	bl	8006998 <_lseek_r>
 8006912:	1c43      	adds	r3, r0, #1
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	bf15      	itete	ne
 8006918:	6560      	strne	r0, [r4, #84]	; 0x54
 800691a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800691e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006922:	81a3      	strheq	r3, [r4, #12]
 8006924:	bf18      	it	ne
 8006926:	81a3      	strhne	r3, [r4, #12]
 8006928:	bd10      	pop	{r4, pc}

0800692a <__sclose>:
 800692a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800692e:	f000 b801 	b.w	8006934 <_close_r>
	...

08006934 <_close_r>:
 8006934:	b538      	push	{r3, r4, r5, lr}
 8006936:	4d06      	ldr	r5, [pc, #24]	; (8006950 <_close_r+0x1c>)
 8006938:	2300      	movs	r3, #0
 800693a:	4604      	mov	r4, r0
 800693c:	4608      	mov	r0, r1
 800693e:	602b      	str	r3, [r5, #0]
 8006940:	f7f9 ffa5 	bl	800088e <_close>
 8006944:	1c43      	adds	r3, r0, #1
 8006946:	d102      	bne.n	800694e <_close_r+0x1a>
 8006948:	682b      	ldr	r3, [r5, #0]
 800694a:	b103      	cbz	r3, 800694e <_close_r+0x1a>
 800694c:	6023      	str	r3, [r4, #0]
 800694e:	bd38      	pop	{r3, r4, r5, pc}
 8006950:	20014518 	.word	0x20014518

08006954 <_fstat_r>:
 8006954:	b538      	push	{r3, r4, r5, lr}
 8006956:	4d07      	ldr	r5, [pc, #28]	; (8006974 <_fstat_r+0x20>)
 8006958:	2300      	movs	r3, #0
 800695a:	4604      	mov	r4, r0
 800695c:	4608      	mov	r0, r1
 800695e:	4611      	mov	r1, r2
 8006960:	602b      	str	r3, [r5, #0]
 8006962:	f7f9 ffa0 	bl	80008a6 <_fstat>
 8006966:	1c43      	adds	r3, r0, #1
 8006968:	d102      	bne.n	8006970 <_fstat_r+0x1c>
 800696a:	682b      	ldr	r3, [r5, #0]
 800696c:	b103      	cbz	r3, 8006970 <_fstat_r+0x1c>
 800696e:	6023      	str	r3, [r4, #0]
 8006970:	bd38      	pop	{r3, r4, r5, pc}
 8006972:	bf00      	nop
 8006974:	20014518 	.word	0x20014518

08006978 <_isatty_r>:
 8006978:	b538      	push	{r3, r4, r5, lr}
 800697a:	4d06      	ldr	r5, [pc, #24]	; (8006994 <_isatty_r+0x1c>)
 800697c:	2300      	movs	r3, #0
 800697e:	4604      	mov	r4, r0
 8006980:	4608      	mov	r0, r1
 8006982:	602b      	str	r3, [r5, #0]
 8006984:	f7f9 ff9f 	bl	80008c6 <_isatty>
 8006988:	1c43      	adds	r3, r0, #1
 800698a:	d102      	bne.n	8006992 <_isatty_r+0x1a>
 800698c:	682b      	ldr	r3, [r5, #0]
 800698e:	b103      	cbz	r3, 8006992 <_isatty_r+0x1a>
 8006990:	6023      	str	r3, [r4, #0]
 8006992:	bd38      	pop	{r3, r4, r5, pc}
 8006994:	20014518 	.word	0x20014518

08006998 <_lseek_r>:
 8006998:	b538      	push	{r3, r4, r5, lr}
 800699a:	4d07      	ldr	r5, [pc, #28]	; (80069b8 <_lseek_r+0x20>)
 800699c:	4604      	mov	r4, r0
 800699e:	4608      	mov	r0, r1
 80069a0:	4611      	mov	r1, r2
 80069a2:	2200      	movs	r2, #0
 80069a4:	602a      	str	r2, [r5, #0]
 80069a6:	461a      	mov	r2, r3
 80069a8:	f7f9 ff98 	bl	80008dc <_lseek>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d102      	bne.n	80069b6 <_lseek_r+0x1e>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	b103      	cbz	r3, 80069b6 <_lseek_r+0x1e>
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	20014518 	.word	0x20014518

080069bc <__malloc_lock>:
 80069bc:	4801      	ldr	r0, [pc, #4]	; (80069c4 <__malloc_lock+0x8>)
 80069be:	f7ff be55 	b.w	800666c <__retarget_lock_acquire_recursive>
 80069c2:	bf00      	nop
 80069c4:	20014510 	.word	0x20014510

080069c8 <__malloc_unlock>:
 80069c8:	4801      	ldr	r0, [pc, #4]	; (80069d0 <__malloc_unlock+0x8>)
 80069ca:	f7ff be50 	b.w	800666e <__retarget_lock_release_recursive>
 80069ce:	bf00      	nop
 80069d0:	20014510 	.word	0x20014510

080069d4 <_read_r>:
 80069d4:	b538      	push	{r3, r4, r5, lr}
 80069d6:	4d07      	ldr	r5, [pc, #28]	; (80069f4 <_read_r+0x20>)
 80069d8:	4604      	mov	r4, r0
 80069da:	4608      	mov	r0, r1
 80069dc:	4611      	mov	r1, r2
 80069de:	2200      	movs	r2, #0
 80069e0:	602a      	str	r2, [r5, #0]
 80069e2:	461a      	mov	r2, r3
 80069e4:	f7f9 ff36 	bl	8000854 <_read>
 80069e8:	1c43      	adds	r3, r0, #1
 80069ea:	d102      	bne.n	80069f2 <_read_r+0x1e>
 80069ec:	682b      	ldr	r3, [r5, #0]
 80069ee:	b103      	cbz	r3, 80069f2 <_read_r+0x1e>
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	bd38      	pop	{r3, r4, r5, pc}
 80069f4:	20014518 	.word	0x20014518

080069f8 <_sbrk>:
 80069f8:	4b04      	ldr	r3, [pc, #16]	; (8006a0c <_sbrk+0x14>)
 80069fa:	6819      	ldr	r1, [r3, #0]
 80069fc:	4602      	mov	r2, r0
 80069fe:	b909      	cbnz	r1, 8006a04 <_sbrk+0xc>
 8006a00:	4903      	ldr	r1, [pc, #12]	; (8006a10 <_sbrk+0x18>)
 8006a02:	6019      	str	r1, [r3, #0]
 8006a04:	6818      	ldr	r0, [r3, #0]
 8006a06:	4402      	add	r2, r0
 8006a08:	601a      	str	r2, [r3, #0]
 8006a0a:	4770      	bx	lr
 8006a0c:	200143d4 	.word	0x200143d4
 8006a10:	20014520 	.word	0x20014520

08006a14 <_init>:
 8006a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a16:	bf00      	nop
 8006a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a1a:	bc08      	pop	{r3}
 8006a1c:	469e      	mov	lr, r3
 8006a1e:	4770      	bx	lr

08006a20 <_fini>:
 8006a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a22:	bf00      	nop
 8006a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a26:	bc08      	pop	{r3}
 8006a28:	469e      	mov	lr, r3
 8006a2a:	4770      	bx	lr
