|de1soc_top
CLOCK_50 => Clock.DATAIN
HEX0[0] << avalon_bus:data_bus.HEX[0][0]
HEX0[1] << avalon_bus:data_bus.HEX[0][1]
HEX0[2] << avalon_bus:data_bus.HEX[0][2]
HEX0[3] << avalon_bus:data_bus.HEX[0][3]
HEX0[4] << avalon_bus:data_bus.HEX[0][4]
HEX0[5] << avalon_bus:data_bus.HEX[0][5]
HEX0[6] << avalon_bus:data_bus.HEX[0][6]
HEX1[0] << avalon_bus:data_bus.HEX[1][0]
HEX1[1] << avalon_bus:data_bus.HEX[1][1]
HEX1[2] << avalon_bus:data_bus.HEX[1][2]
HEX1[3] << avalon_bus:data_bus.HEX[1][3]
HEX1[4] << avalon_bus:data_bus.HEX[1][4]
HEX1[5] << avalon_bus:data_bus.HEX[1][5]
HEX1[6] << avalon_bus:data_bus.HEX[1][6]
HEX2[0] << avalon_bus:data_bus.HEX[2][0]
HEX2[1] << avalon_bus:data_bus.HEX[2][1]
HEX2[2] << avalon_bus:data_bus.HEX[2][2]
HEX2[3] << avalon_bus:data_bus.HEX[2][3]
HEX2[4] << avalon_bus:data_bus.HEX[2][4]
HEX2[5] << avalon_bus:data_bus.HEX[2][5]
HEX2[6] << avalon_bus:data_bus.HEX[2][6]
HEX3[0] << avalon_bus:data_bus.HEX[3][0]
HEX3[1] << avalon_bus:data_bus.HEX[3][1]
HEX3[2] << avalon_bus:data_bus.HEX[3][2]
HEX3[3] << avalon_bus:data_bus.HEX[3][3]
HEX3[4] << avalon_bus:data_bus.HEX[3][4]
HEX3[5] << avalon_bus:data_bus.HEX[3][5]
HEX3[6] << avalon_bus:data_bus.HEX[3][6]
HEX4[0] << avalon_bus:data_bus.HEX[4][0]
HEX4[1] << avalon_bus:data_bus.HEX[4][1]
HEX4[2] << avalon_bus:data_bus.HEX[4][2]
HEX4[3] << avalon_bus:data_bus.HEX[4][3]
HEX4[4] << avalon_bus:data_bus.HEX[4][4]
HEX4[5] << avalon_bus:data_bus.HEX[4][5]
HEX4[6] << avalon_bus:data_bus.HEX[4][6]
HEX5[0] << avalon_bus:data_bus.HEX[5][0]
HEX5[1] << avalon_bus:data_bus.HEX[5][1]
HEX5[2] << avalon_bus:data_bus.HEX[5][2]
HEX5[3] << avalon_bus:data_bus.HEX[5][3]
HEX5[4] << avalon_bus:data_bus.HEX[5][4]
HEX5[5] << avalon_bus:data_bus.HEX[5][5]
HEX5[6] << avalon_bus:data_bus.HEX[5][6]
KEY[0] => avalon_bus:data_bus.KEY[0]
KEY[1] => avalon_bus:data_bus.KEY[1]
KEY[2] => avalon_bus:data_bus.KEY[2]
KEY[3] => Reset.DATAIN
KEY[3] => avalon_bus:data_bus.KEY[3]
LEDR[0] << avalon_bus:data_bus.LEDR[0]
LEDR[1] << avalon_bus:data_bus.LEDR[1]
LEDR[2] << avalon_bus:data_bus.LEDR[2]
LEDR[3] << avalon_bus:data_bus.LEDR[3]
LEDR[4] << avalon_bus:data_bus.LEDR[4]
LEDR[5] << avalon_bus:data_bus.LEDR[5]
LEDR[6] << avalon_bus:data_bus.LEDR[6]
LEDR[7] << avalon_bus:data_bus.LEDR[7]
LEDR[8] << avalon_bus:data_bus.LEDR[8]
LEDR[9] << avalon_bus:data_bus.LEDR[9]
SW[0] => avalon_bus:data_bus.SW[0]
SW[1] => avalon_bus:data_bus.SW[1]
SW[2] => avalon_bus:data_bus.SW[2]
SW[3] => avalon_bus:data_bus.SW[3]
SW[4] => avalon_bus:data_bus.SW[4]
SW[5] => avalon_bus:data_bus.SW[5]
SW[6] => avalon_bus:data_bus.SW[6]
SW[7] => avalon_bus:data_bus.SW[7]
SW[8] => avalon_bus:data_bus.SW[8]
SW[9] => avalon_bus:data_bus.SW[9]
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD << avalon_bus:data_bus.IRDA_TXD


|de1soc_top|inst_mem:InstrMem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|de1soc_top|inst_mem:InstrMem|altsyncram:altsyncram_component
wren_a => altsyncram_1po1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1po1:auto_generated.data_a[0]
data_a[1] => altsyncram_1po1:auto_generated.data_a[1]
data_a[2] => altsyncram_1po1:auto_generated.data_a[2]
data_a[3] => altsyncram_1po1:auto_generated.data_a[3]
data_a[4] => altsyncram_1po1:auto_generated.data_a[4]
data_a[5] => altsyncram_1po1:auto_generated.data_a[5]
data_a[6] => altsyncram_1po1:auto_generated.data_a[6]
data_a[7] => altsyncram_1po1:auto_generated.data_a[7]
data_a[8] => altsyncram_1po1:auto_generated.data_a[8]
data_a[9] => altsyncram_1po1:auto_generated.data_a[9]
data_a[10] => altsyncram_1po1:auto_generated.data_a[10]
data_a[11] => altsyncram_1po1:auto_generated.data_a[11]
data_a[12] => altsyncram_1po1:auto_generated.data_a[12]
data_a[13] => altsyncram_1po1:auto_generated.data_a[13]
data_a[14] => altsyncram_1po1:auto_generated.data_a[14]
data_a[15] => altsyncram_1po1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1po1:auto_generated.address_a[0]
address_a[1] => altsyncram_1po1:auto_generated.address_a[1]
address_a[2] => altsyncram_1po1:auto_generated.address_a[2]
address_a[3] => altsyncram_1po1:auto_generated.address_a[3]
address_a[4] => altsyncram_1po1:auto_generated.address_a[4]
address_a[5] => altsyncram_1po1:auto_generated.address_a[5]
address_a[6] => altsyncram_1po1:auto_generated.address_a[6]
address_a[7] => altsyncram_1po1:auto_generated.address_a[7]
address_a[8] => altsyncram_1po1:auto_generated.address_a[8]
address_a[9] => altsyncram_1po1:auto_generated.address_a[9]
address_a[10] => altsyncram_1po1:auto_generated.address_a[10]
address_a[11] => altsyncram_1po1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1po1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1po1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1po1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1po1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1po1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1po1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1po1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1po1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1po1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1po1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1po1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1po1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1po1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1po1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1po1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1po1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1po1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1soc_top|inst_mem:InstrMem|altsyncram:altsyncram_component|altsyncram_1po1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|de1soc_top|avalon_bus:data_bus
Clock <> inst_mem:DataMem.port1
Clock <> avalon_fp_mult:fp_mult.port0
Reset <> avalon_fp_mult:fp_mult.port1
BusIn[0] => BusIn[0].IN2
BusIn[1] => BusIn[1].IN2
BusIn[2] => BusIn[2].IN2
BusIn[3] => BusIn[3].IN2
BusIn[4] => BusIn[4].IN2
BusIn[5] => BusIn[5].IN2
BusIn[6] => BusIn[6].IN2
BusIn[7] => BusIn[7].IN2
BusIn[8] => BusIn[8].IN2
BusIn[9] => BusIn[9].IN2
BusIn[10] => BusIn[10].IN2
BusIn[11] => BusIn[11].IN2
BusIn[12] => BusIn[12].IN2
BusIn[13] => BusIn[13].IN2
BusIn[14] => BusIn[14].IN2
BusIn[15] => BusIn[15].IN2
DataAddr[0] => DataAddr[0].IN2
DataAddr[1] => DataAddr[1].IN2
DataAddr[2] => DataAddr[2].IN2
DataAddr[3] => DataAddr[3].IN1
DataAddr[4] => DataAddr[4].IN1
DataAddr[5] => DataAddr[5].IN1
DataAddr[6] => DataAddr[6].IN1
DataAddr[7] => DataAddr[7].IN1
DataAddr[8] => DataAddr[8].IN1
DataAddr[9] => DataAddr[9].IN1
DataAddr[10] => DataAddr[10].IN1
DataAddr[11] => DataAddr[11].IN1
DataAddr[12] => Mux14.IN18
DataAddr[12] => Mux15.IN17
DataAddr[12] => Mux16.IN17
DataAddr[12] => Mux17.IN17
DataAddr[12] => Mux18.IN17
DataAddr[12] => Mux19.IN17
DataAddr[12] => Mux20.IN17
DataAddr[12] => Mux21.IN16
DataAddr[12] => Mux22.IN16
DataAddr[12] => Mux23.IN16
DataAddr[12] => Mux24.IN16
DataAddr[12] => Mux25.IN16
DataAddr[12] => Mux26.IN16
DataAddr[12] => Mux27.IN16
DataAddr[12] => Mux28.IN16
DataAddr[12] => Mux29.IN16
DataAddr[12] => Mux30.IN16
DataAddr[12] => Equal0.IN3
DataAddr[12] => Equal1.IN3
DataAddr[12] => Equal2.IN2
DataAddr[12] => Equal6.IN3
DataAddr[12] => Equal8.IN3
DataAddr[13] => Mux14.IN17
DataAddr[13] => Mux15.IN16
DataAddr[13] => Mux16.IN16
DataAddr[13] => Mux17.IN16
DataAddr[13] => Mux18.IN16
DataAddr[13] => Mux19.IN16
DataAddr[13] => Mux20.IN16
DataAddr[13] => Mux21.IN15
DataAddr[13] => Mux22.IN15
DataAddr[13] => Mux23.IN15
DataAddr[13] => Mux24.IN15
DataAddr[13] => Mux25.IN15
DataAddr[13] => Mux26.IN15
DataAddr[13] => Mux27.IN15
DataAddr[13] => Mux28.IN15
DataAddr[13] => Mux29.IN15
DataAddr[13] => Mux30.IN15
DataAddr[13] => Equal0.IN2
DataAddr[13] => Equal1.IN2
DataAddr[13] => Equal2.IN3
DataAddr[13] => Equal6.IN2
DataAddr[13] => Equal8.IN2
DataAddr[14] => Mux14.IN16
DataAddr[14] => Mux15.IN15
DataAddr[14] => Mux16.IN15
DataAddr[14] => Mux17.IN15
DataAddr[14] => Mux18.IN15
DataAddr[14] => Mux19.IN15
DataAddr[14] => Mux20.IN15
DataAddr[14] => Mux21.IN14
DataAddr[14] => Mux22.IN14
DataAddr[14] => Mux23.IN14
DataAddr[14] => Mux24.IN14
DataAddr[14] => Mux25.IN14
DataAddr[14] => Mux26.IN14
DataAddr[14] => Mux27.IN14
DataAddr[14] => Mux28.IN14
DataAddr[14] => Mux29.IN14
DataAddr[14] => Mux30.IN14
DataAddr[14] => Equal0.IN1
DataAddr[14] => Equal1.IN1
DataAddr[14] => Equal2.IN1
DataAddr[14] => Equal6.IN1
DataAddr[14] => Equal8.IN1
DataAddr[15] => Mux14.IN15
DataAddr[15] => Mux15.IN14
DataAddr[15] => Mux16.IN14
DataAddr[15] => Mux17.IN14
DataAddr[15] => Mux18.IN14
DataAddr[15] => Mux19.IN14
DataAddr[15] => Mux20.IN14
DataAddr[15] => Mux21.IN13
DataAddr[15] => Mux22.IN13
DataAddr[15] => Mux23.IN13
DataAddr[15] => Mux24.IN13
DataAddr[15] => Mux25.IN13
DataAddr[15] => Mux26.IN13
DataAddr[15] => Mux27.IN13
DataAddr[15] => Mux28.IN13
DataAddr[15] => Mux29.IN13
DataAddr[15] => Mux30.IN13
DataAddr[15] => Equal0.IN0
DataAddr[15] => Equal1.IN0
DataAddr[15] => Equal2.IN0
DataAddr[15] => Equal6.IN0
DataAddr[15] => Equal8.IN0
BusOut[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
BusOut[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
BusOut[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
BusOut[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
BusOut[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
BusOut[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
BusOut[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
BusOut[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
BusOut[8] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
BusOut[9] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
BusOut[10] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
BusOut[11] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
BusOut[12] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
BusOut[13] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
BusOut[14] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
BusOut[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DataDone <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX[5][0] <= hex_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][1] <= hex_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][2] <= hex_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][3] <= hex_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][4] <= hex_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][5] <= hex_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[5][6] <= hex_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][0] <= hex_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][1] <= hex_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][2] <= hex_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][3] <= hex_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][4] <= hex_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][5] <= hex_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[4][6] <= hex_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][0] <= hex_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][1] <= hex_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][2] <= hex_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][3] <= hex_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][4] <= hex_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][5] <= hex_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[3][6] <= hex_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][0] <= hex_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][1] <= hex_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][2] <= hex_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][3] <= hex_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][4] <= hex_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][5] <= hex_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[2][6] <= hex_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][0] <= hex_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][1] <= hex_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][2] <= hex_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][3] <= hex_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][4] <= hex_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][5] <= hex_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[1][6] <= hex_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][0] <= hex_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][1] <= hex_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][2] <= hex_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][3] <= hex_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][4] <= hex_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][5] <= hex_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
HEX[0][6] <= hex_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => Mux13.IN13
SW[1] => Mux12.IN14
SW[2] => Mux11.IN14
SW[3] => Mux10.IN14
SW[4] => Mux9.IN15
SW[5] => Mux8.IN15
SW[6] => Mux7.IN15
SW[7] => out_io[7].DATAB
SW[8] => out_io[8].DATAB
SW[9] => out_io[9].DATAB
LEDR[0] <= ledr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= ledr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= ledr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= ledr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= ledr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= ledr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= ledr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= ledr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= ledr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= ledr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => Mux13.IN14
KEY[1] => Mux12.IN15
KEY[2] => Mux11.IN15
KEY[3] => Mux10.IN15
IRDA_RXD => Mux13.IN19
IRDA_TXD <= IR_emit_reg.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|avalon_bus:data_bus|inst_mem:DataMem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|de1soc_top|avalon_bus:data_bus|inst_mem:DataMem|altsyncram:altsyncram_component
wren_a => altsyncram_1po1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1po1:auto_generated.data_a[0]
data_a[1] => altsyncram_1po1:auto_generated.data_a[1]
data_a[2] => altsyncram_1po1:auto_generated.data_a[2]
data_a[3] => altsyncram_1po1:auto_generated.data_a[3]
data_a[4] => altsyncram_1po1:auto_generated.data_a[4]
data_a[5] => altsyncram_1po1:auto_generated.data_a[5]
data_a[6] => altsyncram_1po1:auto_generated.data_a[6]
data_a[7] => altsyncram_1po1:auto_generated.data_a[7]
data_a[8] => altsyncram_1po1:auto_generated.data_a[8]
data_a[9] => altsyncram_1po1:auto_generated.data_a[9]
data_a[10] => altsyncram_1po1:auto_generated.data_a[10]
data_a[11] => altsyncram_1po1:auto_generated.data_a[11]
data_a[12] => altsyncram_1po1:auto_generated.data_a[12]
data_a[13] => altsyncram_1po1:auto_generated.data_a[13]
data_a[14] => altsyncram_1po1:auto_generated.data_a[14]
data_a[15] => altsyncram_1po1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1po1:auto_generated.address_a[0]
address_a[1] => altsyncram_1po1:auto_generated.address_a[1]
address_a[2] => altsyncram_1po1:auto_generated.address_a[2]
address_a[3] => altsyncram_1po1:auto_generated.address_a[3]
address_a[4] => altsyncram_1po1:auto_generated.address_a[4]
address_a[5] => altsyncram_1po1:auto_generated.address_a[5]
address_a[6] => altsyncram_1po1:auto_generated.address_a[6]
address_a[7] => altsyncram_1po1:auto_generated.address_a[7]
address_a[8] => altsyncram_1po1:auto_generated.address_a[8]
address_a[9] => altsyncram_1po1:auto_generated.address_a[9]
address_a[10] => altsyncram_1po1:auto_generated.address_a[10]
address_a[11] => altsyncram_1po1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1po1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1po1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1po1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1po1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1po1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1po1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1po1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1po1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1po1:auto_generated.q_a[7]
q_a[8] <= altsyncram_1po1:auto_generated.q_a[8]
q_a[9] <= altsyncram_1po1:auto_generated.q_a[9]
q_a[10] <= altsyncram_1po1:auto_generated.q_a[10]
q_a[11] <= altsyncram_1po1:auto_generated.q_a[11]
q_a[12] <= altsyncram_1po1:auto_generated.q_a[12]
q_a[13] <= altsyncram_1po1:auto_generated.q_a[13]
q_a[14] <= altsyncram_1po1:auto_generated.q_a[14]
q_a[15] <= altsyncram_1po1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|de1soc_top|avalon_bus:data_bus|inst_mem:DataMem|altsyncram:altsyncram_component|altsyncram_1po1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult
clk => op2_reg[0].CLK
clk => op2_reg[1].CLK
clk => op2_reg[2].CLK
clk => op2_reg[3].CLK
clk => op2_reg[4].CLK
clk => op2_reg[5].CLK
clk => op2_reg[6].CLK
clk => op2_reg[7].CLK
clk => op2_reg[8].CLK
clk => op2_reg[9].CLK
clk => op2_reg[10].CLK
clk => op2_reg[11].CLK
clk => op2_reg[12].CLK
clk => op2_reg[13].CLK
clk => op2_reg[14].CLK
clk => op2_reg[15].CLK
clk => op1_reg[0].CLK
clk => op1_reg[1].CLK
clk => op1_reg[2].CLK
clk => op1_reg[3].CLK
clk => op1_reg[4].CLK
clk => op1_reg[5].CLK
clk => op1_reg[6].CLK
clk => op1_reg[7].CLK
clk => op1_reg[8].CLK
clk => op1_reg[9].CLK
clk => op1_reg[10].CLK
clk => op1_reg[11].CLK
clk => op1_reg[12].CLK
clk => op1_reg[13].CLK
clk => op1_reg[14].CLK
clk => op1_reg[15].CLK
clk => op2[0].CLK
clk => op2[1].CLK
clk => op2[2].CLK
clk => op2[3].CLK
clk => op2[4].CLK
clk => op2[5].CLK
clk => op2[6].CLK
clk => op2[7].CLK
clk => op2[8].CLK
clk => op2[9].CLK
clk => op2[10].CLK
clk => op2[11].CLK
clk => op2[12].CLK
clk => op2[13].CLK
clk => op2[14].CLK
clk => op2[15].CLK
clk => op1[0].CLK
clk => op1[1].CLK
clk => op1[2].CLK
clk => op1[3].CLK
clk => op1[4].CLK
clk => op1[5].CLK
clk => op1[6].CLK
clk => op1[7].CLK
clk => op1[8].CLK
clk => op1[9].CLK
clk => op1[10].CLK
clk => op1[11].CLK
clk => op1[12].CLK
clk => op1[13].CLK
clk => op1[14].CLK
clk => op1[15].CLK
clk => waiting_cycles[0].CLK
clk => waiting_cycles[1].CLK
clk => waiting_cycles[2].CLK
clk => waiting_cycles[3].CLK
reset => op2_reg[0].ACLR
reset => op2_reg[1].ACLR
reset => op2_reg[2].ACLR
reset => op2_reg[3].ACLR
reset => op2_reg[4].ACLR
reset => op2_reg[5].ACLR
reset => op2_reg[6].ACLR
reset => op2_reg[7].ACLR
reset => op2_reg[8].ACLR
reset => op2_reg[9].ACLR
reset => op2_reg[10].ACLR
reset => op2_reg[11].ACLR
reset => op2_reg[12].ACLR
reset => op2_reg[13].ACLR
reset => op2_reg[14].ACLR
reset => op2_reg[15].ACLR
reset => op1_reg[0].ACLR
reset => op1_reg[1].ACLR
reset => op1_reg[2].ACLR
reset => op1_reg[3].ACLR
reset => op1_reg[4].ACLR
reset => op1_reg[5].ACLR
reset => op1_reg[6].ACLR
reset => op1_reg[7].ACLR
reset => op1_reg[8].ACLR
reset => op1_reg[9].ACLR
reset => op1_reg[10].ACLR
reset => op1_reg[11].ACLR
reset => op1_reg[12].ACLR
reset => op1_reg[13].ACLR
reset => op1_reg[14].ACLR
reset => op1_reg[15].ACLR
reset => op2[0].ACLR
reset => op2[1].ACLR
reset => op2[2].ACLR
reset => op2[3].ACLR
reset => op2[4].ACLR
reset => op2[5].ACLR
reset => op2[6].ACLR
reset => op2[7].ACLR
reset => op2[8].ACLR
reset => op2[9].ACLR
reset => op2[10].ACLR
reset => op2[11].ACLR
reset => op2[12].ACLR
reset => op2[13].ACLR
reset => op2[14].ACLR
reset => op2[15].ACLR
reset => op1[0].ACLR
reset => op1[1].ACLR
reset => op1[2].ACLR
reset => op1[3].ACLR
reset => op1[4].ACLR
reset => op1[5].ACLR
reset => op1[6].ACLR
reset => op1[7].ACLR
reset => op1[8].ACLR
reset => op1[9].ACLR
reset => op1[10].ACLR
reset => op1[11].ACLR
reset => op1[12].ACLR
reset => op1[13].ACLR
reset => op1[14].ACLR
reset => op1[15].ACLR
reset => waiting_cycles[0].ACLR
reset => waiting_cycles[1].ACLR
reset => waiting_cycles[2].ACLR
reset => waiting_cycles[3].ACLR
avs_s1_address[0] => Decoder0.IN2
avs_s1_address[0] => Mux0.IN7
avs_s1_address[0] => Mux1.IN7
avs_s1_address[0] => Mux2.IN7
avs_s1_address[0] => Mux3.IN7
avs_s1_address[0] => Mux4.IN7
avs_s1_address[0] => Mux5.IN7
avs_s1_address[0] => Mux6.IN7
avs_s1_address[0] => Mux7.IN7
avs_s1_address[0] => Mux8.IN7
avs_s1_address[0] => Mux9.IN7
avs_s1_address[0] => Mux10.IN7
avs_s1_address[0] => Mux11.IN7
avs_s1_address[0] => Mux12.IN7
avs_s1_address[0] => Mux13.IN6
avs_s1_address[0] => Mux14.IN6
avs_s1_address[0] => Mux15.IN5
avs_s1_address[1] => Decoder0.IN1
avs_s1_address[1] => Mux0.IN6
avs_s1_address[1] => Mux1.IN6
avs_s1_address[1] => Mux2.IN6
avs_s1_address[1] => Mux3.IN6
avs_s1_address[1] => Mux4.IN6
avs_s1_address[1] => Mux5.IN6
avs_s1_address[1] => Mux6.IN6
avs_s1_address[1] => Mux7.IN6
avs_s1_address[1] => Mux8.IN6
avs_s1_address[1] => Mux9.IN6
avs_s1_address[1] => Mux10.IN6
avs_s1_address[1] => Mux11.IN6
avs_s1_address[1] => Mux12.IN6
avs_s1_address[1] => Mux13.IN5
avs_s1_address[1] => Mux14.IN5
avs_s1_address[1] => Mux15.IN4
avs_s1_address[2] => Decoder0.IN0
avs_s1_address[2] => Mux0.IN5
avs_s1_address[2] => Mux1.IN5
avs_s1_address[2] => Mux2.IN5
avs_s1_address[2] => Mux3.IN5
avs_s1_address[2] => Mux4.IN5
avs_s1_address[2] => Mux5.IN5
avs_s1_address[2] => Mux6.IN5
avs_s1_address[2] => Mux7.IN5
avs_s1_address[2] => Mux8.IN5
avs_s1_address[2] => Mux9.IN5
avs_s1_address[2] => Mux10.IN5
avs_s1_address[2] => Mux11.IN5
avs_s1_address[2] => Mux12.IN5
avs_s1_address[2] => Mux13.IN4
avs_s1_address[2] => Mux14.IN4
avs_s1_address[2] => Mux15.IN3
avs_s1_read => avs_s1_waitrequest.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_read => avs_s1_readdata.OUTPUTSELECT
avs_s1_write => avs_s1_waitrequest.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => waiting_cycles.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op1_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2_reg.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op2.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_write => op1.OUTPUTSELECT
avs_s1_writedata[0] => WideOr0.IN0
avs_s1_writedata[0] => op2.DATAB
avs_s1_writedata[0] => op1.DATAB
avs_s1_writedata[1] => WideOr0.IN1
avs_s1_writedata[1] => op2.DATAB
avs_s1_writedata[1] => op1.DATAB
avs_s1_writedata[2] => WideOr0.IN2
avs_s1_writedata[2] => op2.DATAB
avs_s1_writedata[2] => op1.DATAB
avs_s1_writedata[3] => WideOr0.IN3
avs_s1_writedata[3] => op2.DATAB
avs_s1_writedata[3] => op1.DATAB
avs_s1_writedata[4] => WideOr0.IN4
avs_s1_writedata[4] => op2.DATAB
avs_s1_writedata[4] => op1.DATAB
avs_s1_writedata[5] => WideOr0.IN5
avs_s1_writedata[5] => op2.DATAB
avs_s1_writedata[5] => op1.DATAB
avs_s1_writedata[6] => WideOr0.IN6
avs_s1_writedata[6] => op2.DATAB
avs_s1_writedata[6] => op1.DATAB
avs_s1_writedata[7] => WideOr0.IN7
avs_s1_writedata[7] => op2.DATAB
avs_s1_writedata[7] => op1.DATAB
avs_s1_writedata[8] => WideOr0.IN8
avs_s1_writedata[8] => op2.DATAB
avs_s1_writedata[8] => op1.DATAB
avs_s1_writedata[9] => WideOr0.IN9
avs_s1_writedata[9] => op2.DATAB
avs_s1_writedata[9] => op1.DATAB
avs_s1_writedata[10] => WideOr0.IN10
avs_s1_writedata[10] => op2.DATAB
avs_s1_writedata[10] => op1.DATAB
avs_s1_writedata[11] => WideOr0.IN11
avs_s1_writedata[11] => op2.DATAB
avs_s1_writedata[11] => op1.DATAB
avs_s1_writedata[12] => WideOr0.IN12
avs_s1_writedata[12] => op2.DATAB
avs_s1_writedata[12] => op1.DATAB
avs_s1_writedata[13] => WideOr0.IN13
avs_s1_writedata[13] => op2.DATAB
avs_s1_writedata[13] => op1.DATAB
avs_s1_writedata[14] => WideOr0.IN14
avs_s1_writedata[14] => op2.DATAB
avs_s1_writedata[14] => op1.DATAB
avs_s1_writedata[15] => WideOr0.IN15
avs_s1_writedata[15] => op2.DATAB
avs_s1_writedata[15] => op1.DATAB
avs_s1_readdata[0] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[1] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[2] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[3] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[4] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[5] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[6] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[7] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[8] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[9] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[10] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[11] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[12] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[13] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[14] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_readdata[15] <= avs_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
avs_s1_waitrequest <= avs_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|avalon_bus:data_bus|avalon_fp_mult:fp_mult|fp_mult_lab4:fpm
X[0] => Mult0.IN8
X[0] => Equal3.IN31
X[1] => Mult0.IN7
X[1] => Equal3.IN30
X[2] => Mult0.IN6
X[2] => Equal3.IN29
X[3] => Mult0.IN5
X[3] => Equal3.IN28
X[4] => Mult0.IN4
X[4] => Equal3.IN27
X[5] => Mult0.IN3
X[5] => Equal3.IN26
X[6] => Mult0.IN2
X[6] => Equal3.IN25
X[7] => Add0.IN8
X[7] => Equal0.IN7
X[7] => Equal2.IN31
X[8] => Add0.IN7
X[8] => Equal0.IN6
X[8] => Equal2.IN30
X[9] => Add0.IN6
X[9] => Equal0.IN5
X[9] => Equal2.IN29
X[10] => Add0.IN5
X[10] => Equal0.IN4
X[10] => Equal2.IN28
X[11] => Add0.IN4
X[11] => Equal0.IN3
X[11] => Equal2.IN27
X[12] => Add0.IN3
X[12] => Equal0.IN2
X[12] => Equal2.IN26
X[13] => Add0.IN2
X[13] => Equal0.IN1
X[13] => Equal2.IN25
X[14] => Add0.IN1
X[14] => Equal0.IN0
X[14] => Equal2.IN24
X[15] => sign_res.IN0
Y[0] => Mult0.IN15
Y[0] => Equal5.IN31
Y[1] => Mult0.IN14
Y[1] => Equal5.IN30
Y[2] => Mult0.IN13
Y[2] => Equal5.IN29
Y[3] => Mult0.IN12
Y[3] => Equal5.IN28
Y[4] => Mult0.IN11
Y[4] => Equal5.IN27
Y[5] => Mult0.IN10
Y[5] => Equal5.IN26
Y[6] => Mult0.IN9
Y[6] => Equal5.IN25
Y[7] => Add0.IN16
Y[7] => Equal1.IN7
Y[7] => Equal4.IN31
Y[8] => Add0.IN15
Y[8] => Equal1.IN6
Y[8] => Equal4.IN30
Y[9] => Add0.IN14
Y[9] => Equal1.IN5
Y[9] => Equal4.IN29
Y[10] => Add0.IN13
Y[10] => Equal1.IN4
Y[10] => Equal4.IN28
Y[11] => Add0.IN12
Y[11] => Equal1.IN3
Y[11] => Equal4.IN27
Y[12] => Add0.IN11
Y[12] => Equal1.IN2
Y[12] => Equal4.IN26
Y[13] => Add0.IN10
Y[13] => Equal1.IN1
Y[13] => Equal4.IN25
Y[14] => Add0.IN9
Y[14] => Equal1.IN0
Y[14] => Equal4.IN24
Y[15] => sign_res.IN1
result[0] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= mant_res.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= exp_res.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sign_res.DB_MAX_OUTPUT_PORT_TYPE
zero <= tmp_zero.DB_MAX_OUTPUT_PORT_TYPE
underflow <= tmp_underflow.DB_MAX_OUTPUT_PORT_TYPE
overflow <= tmp_overflow.DB_MAX_OUTPUT_PORT_TYPE
nan <= always0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|processor:proc
DataIn[0] => stage_comb_values.DATAB
DataIn[1] => stage_comb_values.DATAB
DataIn[2] => stage_comb_values.DATAB
DataIn[3] => stage_comb_values.DATAB
DataIn[4] => stage_comb_values.DATAB
DataIn[5] => stage_comb_values.DATAB
DataIn[6] => stage_comb_values.DATAB
DataIn[7] => stage_comb_values.DATAB
DataIn[8] => stage_comb_values.DATAB
DataIn[9] => stage_comb_values.DATAB
DataIn[10] => stage_comb_values.DATAB
DataIn[11] => stage_comb_values.DATAB
DataIn[12] => stage_comb_values.DATAB
DataIn[13] => stage_comb_values.DATAB
DataIn[14] => stage_comb_values.DATAB
DataIn[15] => stage_comb_values.DATAB
InstrIn[0] => stage_comb_values.DATAB
InstrIn[1] => stage_comb_values.DATAB
InstrIn[2] => stage_comb_values.DATAB
InstrIn[3] => stage_comb_values.DATAB
InstrIn[4] => stage_comb_values.DATAB
InstrIn[5] => stage_comb_values.DATAB
InstrIn[6] => stage_comb_values.DATAB
InstrIn[7] => stage_comb_values.DATAB
InstrIn[8] => stage_comb_values.DATAB
InstrIn[9] => stage_comb_values.DATAB
InstrIn[10] => stage_comb_values.DATAB
InstrIn[11] => stage_comb_values.DATAB
InstrIn[12] => stage_comb_values.DATAB
InstrIn[13] => stage_comb_values.DATAB
InstrIn[14] => stage_comb_values.DATAB
InstrIn[15] => stage_comb_values.DATAB
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stage_comb_values.OUTPUTSELECT
DataDone => stall.DATAB
Reset => status_reg.carry.ACLR
Reset => status_reg.zero.ACLR
Reset => status_reg.negative.ACLR
Reset => registers[7][0].PRESET
Reset => registers[7][1].PRESET
Reset => registers[7][2].PRESET
Reset => registers[7][3].PRESET
Reset => registers[7][4].PRESET
Reset => registers[7][5].PRESET
Reset => registers[7][6].PRESET
Reset => registers[7][7].PRESET
Reset => registers[7][8].PRESET
Reset => registers[7][9].PRESET
Reset => registers[7][10].PRESET
Reset => registers[7][11].PRESET
Reset => registers[7][12].PRESET
Reset => registers[7][13].PRESET
Reset => registers[7][14].PRESET
Reset => registers[7][15].PRESET
Reset => registers[6][0].ACLR
Reset => registers[6][1].ACLR
Reset => registers[6][2].ACLR
Reset => registers[6][3].ACLR
Reset => registers[6][4].ACLR
Reset => registers[6][5].ACLR
Reset => registers[6][6].ACLR
Reset => registers[6][7].ACLR
Reset => registers[6][8].ACLR
Reset => registers[6][9].ACLR
Reset => registers[6][10].ACLR
Reset => registers[6][11].ACLR
Reset => registers[6][12].ACLR
Reset => registers[6][13].ACLR
Reset => registers[6][14].ACLR
Reset => registers[6][15].ACLR
Reset => registers[5][0].ACLR
Reset => registers[5][1].ACLR
Reset => registers[5][2].ACLR
Reset => registers[5][3].ACLR
Reset => registers[5][4].ACLR
Reset => registers[5][5].ACLR
Reset => registers[5][6].ACLR
Reset => registers[5][7].ACLR
Reset => registers[5][8].ACLR
Reset => registers[5][9].ACLR
Reset => registers[5][10].ACLR
Reset => registers[5][11].ACLR
Reset => registers[5][12].ACLR
Reset => registers[5][13].ACLR
Reset => registers[5][14].ACLR
Reset => registers[5][15].ACLR
Reset => registers[4][0].ACLR
Reset => registers[4][1].ACLR
Reset => registers[4][2].ACLR
Reset => registers[4][3].ACLR
Reset => registers[4][4].ACLR
Reset => registers[4][5].ACLR
Reset => registers[4][6].ACLR
Reset => registers[4][7].ACLR
Reset => registers[4][8].ACLR
Reset => registers[4][9].ACLR
Reset => registers[4][10].ACLR
Reset => registers[4][11].ACLR
Reset => registers[4][12].ACLR
Reset => registers[4][13].ACLR
Reset => registers[4][14].ACLR
Reset => registers[4][15].ACLR
Reset => registers[3][0].ACLR
Reset => registers[3][1].ACLR
Reset => registers[3][2].ACLR
Reset => registers[3][3].ACLR
Reset => registers[3][4].ACLR
Reset => registers[3][5].ACLR
Reset => registers[3][6].ACLR
Reset => registers[3][7].ACLR
Reset => registers[3][8].ACLR
Reset => registers[3][9].ACLR
Reset => registers[3][10].ACLR
Reset => registers[3][11].ACLR
Reset => registers[3][12].ACLR
Reset => registers[3][13].ACLR
Reset => registers[3][14].ACLR
Reset => registers[3][15].ACLR
Reset => registers[2][0].ACLR
Reset => registers[2][1].ACLR
Reset => registers[2][2].ACLR
Reset => registers[2][3].ACLR
Reset => registers[2][4].ACLR
Reset => registers[2][5].ACLR
Reset => registers[2][6].ACLR
Reset => registers[2][7].ACLR
Reset => registers[2][8].ACLR
Reset => registers[2][9].ACLR
Reset => registers[2][10].ACLR
Reset => registers[2][11].ACLR
Reset => registers[2][12].ACLR
Reset => registers[2][13].ACLR
Reset => registers[2][14].ACLR
Reset => registers[2][15].ACLR
Reset => registers[1][0].ACLR
Reset => registers[1][1].ACLR
Reset => registers[1][2].ACLR
Reset => registers[1][3].ACLR
Reset => registers[1][4].ACLR
Reset => registers[1][5].ACLR
Reset => registers[1][6].ACLR
Reset => registers[1][7].ACLR
Reset => registers[1][8].ACLR
Reset => registers[1][9].ACLR
Reset => registers[1][10].ACLR
Reset => registers[1][11].ACLR
Reset => registers[1][12].ACLR
Reset => registers[1][13].ACLR
Reset => registers[1][14].ACLR
Reset => registers[1][15].ACLR
Reset => registers[0][0].ACLR
Reset => registers[0][1].ACLR
Reset => registers[0][2].ACLR
Reset => registers[0][3].ACLR
Reset => registers[0][4].ACLR
Reset => registers[0][5].ACLR
Reset => registers[0][6].ACLR
Reset => registers[0][7].ACLR
Reset => registers[0][8].ACLR
Reset => registers[0][9].ACLR
Reset => registers[0][10].ACLR
Reset => registers[0][11].ACLR
Reset => registers[0][12].ACLR
Reset => registers[0][13].ACLR
Reset => registers[0][14].ACLR
Reset => registers[0][15].ACLR
Reset => stage_regs[4].modifies_reg[7].ALOAD
Reset => stage_regs[3].sp_decr.ALOAD
Reset => stage_regs[3].sp_incr.ALOAD
Reset => stage_regs[3].link.ALOAD
Reset => stage_regs[3].next_pc[0].ALOAD
Reset => stage_regs[3].next_pc[1].ALOAD
Reset => stage_regs[3].next_pc[2].ALOAD
Reset => stage_regs[3].next_pc[3].ALOAD
Reset => stage_regs[3].next_pc[4].ALOAD
Reset => stage_regs[3].next_pc[5].ALOAD
Reset => stage_regs[3].next_pc[6].ALOAD
Reset => stage_regs[3].next_pc[7].ALOAD
Reset => stage_regs[3].next_pc[8].ALOAD
Reset => stage_regs[3].next_pc[9].ALOAD
Reset => stage_regs[3].next_pc[10].ALOAD
Reset => stage_regs[3].next_pc[11].ALOAD
Reset => stage_regs[3].next_pc[12].ALOAD
Reset => stage_regs[3].next_pc[13].ALOAD
Reset => stage_regs[3].next_pc[14].ALOAD
Reset => stage_regs[3].next_pc[15].ALOAD
Reset => stage_regs[3].modifies_reg[0].ALOAD
Reset => stage_regs[3].modifies_reg[1].ALOAD
Reset => stage_regs[3].modifies_reg[2].ALOAD
Reset => stage_regs[3].modifies_reg[3].ALOAD
Reset => stage_regs[3].modifies_reg[4].ALOAD
Reset => stage_regs[3].modifies_reg[5].ALOAD
Reset => stage_regs[3].modifies_reg[6].ALOAD
Reset => stage_regs[3].modifies_reg[7].ALOAD
Reset => stage_regs[3].writeback.ALOAD
Reset => stage_regs[3].rX[0].ALOAD
Reset => stage_regs[3].rX[1].ALOAD
Reset => stage_regs[3].rX[2].ALOAD
Reset => stage_regs[3].out_ready.ALOAD
Reset => stage_regs[3].out[0].ALOAD
Reset => stage_regs[3].out[1].ALOAD
Reset => stage_regs[3].out[2].ALOAD
Reset => stage_regs[3].out[3].ALOAD
Reset => stage_regs[3].out[4].ALOAD
Reset => stage_regs[3].out[5].ALOAD
Reset => stage_regs[3].out[6].ALOAD
Reset => stage_regs[3].out[7].ALOAD
Reset => stage_regs[3].out[8].ALOAD
Reset => stage_regs[3].out[9].ALOAD
Reset => stage_regs[3].out[10].ALOAD
Reset => stage_regs[3].out[11].ALOAD
Reset => stage_regs[3].out[12].ALOAD
Reset => stage_regs[3].out[13].ALOAD
Reset => stage_regs[3].out[14].ALOAD
Reset => stage_regs[3].out[15].ALOAD
Reset => stage_regs[2].sp_decr.ALOAD
Reset => stage_regs[2].sp_incr.ALOAD
Reset => stage_regs[2].link.ALOAD
Reset => stage_regs[2].next_pc[0].ALOAD
Reset => stage_regs[2].next_pc[1].ALOAD
Reset => stage_regs[2].next_pc[2].ALOAD
Reset => stage_regs[2].next_pc[3].ALOAD
Reset => stage_regs[2].next_pc[4].ALOAD
Reset => stage_regs[2].next_pc[5].ALOAD
Reset => stage_regs[2].next_pc[6].ALOAD
Reset => stage_regs[2].next_pc[7].ALOAD
Reset => stage_regs[2].next_pc[8].ALOAD
Reset => stage_regs[2].next_pc[9].ALOAD
Reset => stage_regs[2].next_pc[10].ALOAD
Reset => stage_regs[2].next_pc[11].ALOAD
Reset => stage_regs[2].next_pc[12].ALOAD
Reset => stage_regs[2].next_pc[13].ALOAD
Reset => stage_regs[2].next_pc[14].ALOAD
Reset => stage_regs[2].next_pc[15].ALOAD
Reset => stage_regs[2].modifies_reg[0].ALOAD
Reset => stage_regs[2].modifies_reg[1].ALOAD
Reset => stage_regs[2].modifies_reg[2].ALOAD
Reset => stage_regs[2].modifies_reg[3].ALOAD
Reset => stage_regs[2].modifies_reg[4].ALOAD
Reset => stage_regs[2].modifies_reg[5].ALOAD
Reset => stage_regs[2].modifies_reg[6].ALOAD
Reset => stage_regs[2].modifies_reg[7].ALOAD
Reset => stage_regs[2].write.ALOAD
Reset => stage_regs[2].read.ALOAD
Reset => stage_regs[2].writeback.ALOAD
Reset => stage_regs[2].rX[0].ALOAD
Reset => stage_regs[2].rX[1].ALOAD
Reset => stage_regs[2].rX[2].ALOAD
Reset => stage_regs[2].out_ready.ALOAD
Reset => stage_regs[2].out[0].ALOAD
Reset => stage_regs[2].out[1].ALOAD
Reset => stage_regs[2].out[2].ALOAD
Reset => stage_regs[2].out[3].ALOAD
Reset => stage_regs[2].out[4].ALOAD
Reset => stage_regs[2].out[5].ALOAD
Reset => stage_regs[2].out[6].ALOAD
Reset => stage_regs[2].out[7].ALOAD
Reset => stage_regs[2].out[8].ALOAD
Reset => stage_regs[2].out[9].ALOAD
Reset => stage_regs[2].out[10].ALOAD
Reset => stage_regs[2].out[11].ALOAD
Reset => stage_regs[2].out[12].ALOAD
Reset => stage_regs[2].out[13].ALOAD
Reset => stage_regs[2].out[14].ALOAD
Reset => stage_regs[2].out[15].ALOAD
Reset => stage_regs[2].op2[0].ALOAD
Reset => stage_regs[2].op2[1].ALOAD
Reset => stage_regs[2].op2[2].ALOAD
Reset => stage_regs[2].op2[3].ALOAD
Reset => stage_regs[2].op2[4].ALOAD
Reset => stage_regs[2].op2[5].ALOAD
Reset => stage_regs[2].op2[6].ALOAD
Reset => stage_regs[2].op2[7].ALOAD
Reset => stage_regs[2].op2[8].ALOAD
Reset => stage_regs[2].op2[9].ALOAD
Reset => stage_regs[2].op2[10].ALOAD
Reset => stage_regs[2].op2[11].ALOAD
Reset => stage_regs[2].op2[12].ALOAD
Reset => stage_regs[2].op2[13].ALOAD
Reset => stage_regs[2].op2[14].ALOAD
Reset => stage_regs[2].op2[15].ALOAD
Reset => stage_regs[2].op1[0].ALOAD
Reset => stage_regs[2].op1[1].ALOAD
Reset => stage_regs[2].op1[2].ALOAD
Reset => stage_regs[2].op1[3].ALOAD
Reset => stage_regs[2].op1[4].ALOAD
Reset => stage_regs[2].op1[5].ALOAD
Reset => stage_regs[2].op1[6].ALOAD
Reset => stage_regs[2].op1[7].ALOAD
Reset => stage_regs[2].op1[8].ALOAD
Reset => stage_regs[2].op1[9].ALOAD
Reset => stage_regs[2].op1[10].ALOAD
Reset => stage_regs[2].op1[11].ALOAD
Reset => stage_regs[2].op1[12].ALOAD
Reset => stage_regs[2].op1[13].ALOAD
Reset => stage_regs[2].op1[14].ALOAD
Reset => stage_regs[2].op1[15].ALOAD
Reset => stage_regs[1].cond[0].ALOAD
Reset => stage_regs[1].cond[1].ALOAD
Reset => stage_regs[1].cond[2].ALOAD
Reset => stage_regs[1].cond[3].ALOAD
Reset => stage_regs[1].cond[4].ALOAD
Reset => stage_regs[1].cond[5].ALOAD
Reset => stage_regs[1].cond[6].ALOAD
Reset => stage_regs[1].cond[7].ALOAD
Reset => stage_regs[1].cond[8].ALOAD
Reset => stage_regs[1].cond[9].ALOAD
Reset => stage_regs[1].cond[10].ALOAD
Reset => stage_regs[1].cond[11].ALOAD
Reset => stage_regs[1].cond[12].ALOAD
Reset => stage_regs[1].cond[13].ALOAD
Reset => stage_regs[1].cond[14].ALOAD
Reset => stage_regs[1].cond[15].ALOAD
Reset => stage_regs[1].cond[16].ALOAD
Reset => stage_regs[1].cond[17].ALOAD
Reset => stage_regs[1].cond[18].ALOAD
Reset => stage_regs[1].cond[19].ALOAD
Reset => stage_regs[1].cond[20].ALOAD
Reset => stage_regs[1].cond[21].ALOAD
Reset => stage_regs[1].cond[22].ALOAD
Reset => stage_regs[1].cond[23].ALOAD
Reset => stage_regs[1].cond[24].ALOAD
Reset => stage_regs[1].cond[25].ALOAD
Reset => stage_regs[1].cond[26].ALOAD
Reset => stage_regs[1].cond[27].ALOAD
Reset => stage_regs[1].cond[28].ALOAD
Reset => stage_regs[1].cond[29].ALOAD
Reset => stage_regs[1].cond[30].ALOAD
Reset => stage_regs[1].cond[31].ALOAD
Reset => stage_regs[1].update_flags.ALOAD
Reset => stage_regs[1].alu_op[0].ALOAD
Reset => stage_regs[1].alu_op[1].ALOAD
Reset => stage_regs[1].alu_op[2].ALOAD
Reset => stage_regs[1].alu_op[3].ALOAD
Reset => stage_regs[1].alu_op[4].ALOAD
Reset => stage_regs[1].alu_op[5].ALOAD
Reset => stage_regs[1].alu_op[6].ALOAD
Reset => stage_regs[1].alu_op[7].ALOAD
Reset => stage_regs[1].alu_op[8].ALOAD
Reset => stage_regs[1].alu_op[9].ALOAD
Reset => stage_regs[1].alu_op[10].ALOAD
Reset => stage_regs[1].alu_op[11].ALOAD
Reset => stage_regs[1].alu_op[12].ALOAD
Reset => stage_regs[1].alu_op[13].ALOAD
Reset => stage_regs[1].alu_op[14].ALOAD
Reset => stage_regs[1].alu_op[15].ALOAD
Reset => stage_regs[1].alu_op[16].ALOAD
Reset => stage_regs[1].alu_op[17].ALOAD
Reset => stage_regs[1].alu_op[18].ALOAD
Reset => stage_regs[1].alu_op[19].ALOAD
Reset => stage_regs[1].alu_op[20].ALOAD
Reset => stage_regs[1].alu_op[21].ALOAD
Reset => stage_regs[1].alu_op[22].ALOAD
Reset => stage_regs[1].alu_op[23].ALOAD
Reset => stage_regs[1].alu_op[24].ALOAD
Reset => stage_regs[1].alu_op[25].ALOAD
Reset => stage_regs[1].alu_op[26].ALOAD
Reset => stage_regs[1].alu_op[27].ALOAD
Reset => stage_regs[1].alu_op[28].ALOAD
Reset => stage_regs[1].alu_op[29].ALOAD
Reset => stage_regs[1].alu_op[30].ALOAD
Reset => stage_regs[1].alu_op[31].ALOAD
Reset => stage_regs[1].sp_decr.ALOAD
Reset => stage_regs[1].sp_incr.ALOAD
Reset => stage_regs[1].link.ALOAD
Reset => stage_regs[1].next_pc[0].ALOAD
Reset => stage_regs[1].next_pc[1].ALOAD
Reset => stage_regs[1].next_pc[2].ALOAD
Reset => stage_regs[1].next_pc[3].ALOAD
Reset => stage_regs[1].next_pc[4].ALOAD
Reset => stage_regs[1].next_pc[5].ALOAD
Reset => stage_regs[1].next_pc[6].ALOAD
Reset => stage_regs[1].next_pc[7].ALOAD
Reset => stage_regs[1].next_pc[8].ALOAD
Reset => stage_regs[1].next_pc[9].ALOAD
Reset => stage_regs[1].next_pc[10].ALOAD
Reset => stage_regs[1].next_pc[11].ALOAD
Reset => stage_regs[1].next_pc[12].ALOAD
Reset => stage_regs[1].next_pc[13].ALOAD
Reset => stage_regs[1].next_pc[14].ALOAD
Reset => stage_regs[1].next_pc[15].ALOAD
Reset => stage_regs[1].modifies_reg[0].ALOAD
Reset => stage_regs[1].modifies_reg[1].ALOAD
Reset => stage_regs[1].modifies_reg[2].ALOAD
Reset => stage_regs[1].modifies_reg[3].ALOAD
Reset => stage_regs[1].modifies_reg[4].ALOAD
Reset => stage_regs[1].modifies_reg[5].ALOAD
Reset => stage_regs[1].modifies_reg[6].ALOAD
Reset => stage_regs[1].modifies_reg[7].ALOAD
Reset => stage_regs[1].write.ALOAD
Reset => stage_regs[1].read.ALOAD
Reset => stage_regs[1].writeback.ALOAD
Reset => stage_regs[1].rX[0].ALOAD
Reset => stage_regs[1].rX[1].ALOAD
Reset => stage_regs[1].rX[2].ALOAD
Reset => stage_regs[1].out_ready.ALOAD
Reset => stage_regs[1].out[0].ALOAD
Reset => stage_regs[1].out[1].ALOAD
Reset => stage_regs[1].out[2].ALOAD
Reset => stage_regs[1].out[3].ALOAD
Reset => stage_regs[1].out[4].ALOAD
Reset => stage_regs[1].out[5].ALOAD
Reset => stage_regs[1].out[6].ALOAD
Reset => stage_regs[1].out[7].ALOAD
Reset => stage_regs[1].out[8].ALOAD
Reset => stage_regs[1].out[9].ALOAD
Reset => stage_regs[1].out[10].ALOAD
Reset => stage_regs[1].out[11].ALOAD
Reset => stage_regs[1].out[12].ALOAD
Reset => stage_regs[1].out[13].ALOAD
Reset => stage_regs[1].out[14].ALOAD
Reset => stage_regs[1].out[15].ALOAD
Reset => stage_regs[1].op2[0].ALOAD
Reset => stage_regs[1].op2[1].ALOAD
Reset => stage_regs[1].op2[2].ALOAD
Reset => stage_regs[1].op2[3].ALOAD
Reset => stage_regs[1].op2[4].ALOAD
Reset => stage_regs[1].op2[5].ALOAD
Reset => stage_regs[1].op2[6].ALOAD
Reset => stage_regs[1].op2[7].ALOAD
Reset => stage_regs[1].op2[8].ALOAD
Reset => stage_regs[1].op2[9].ALOAD
Reset => stage_regs[1].op2[10].ALOAD
Reset => stage_regs[1].op2[11].ALOAD
Reset => stage_regs[1].op2[12].ALOAD
Reset => stage_regs[1].op2[13].ALOAD
Reset => stage_regs[1].op2[14].ALOAD
Reset => stage_regs[1].op2[15].ALOAD
Reset => stage_regs[1].op1[0].ALOAD
Reset => stage_regs[1].op1[1].ALOAD
Reset => stage_regs[1].op1[2].ALOAD
Reset => stage_regs[1].op1[3].ALOAD
Reset => stage_regs[1].op1[4].ALOAD
Reset => stage_regs[1].op1[5].ALOAD
Reset => stage_regs[1].op1[6].ALOAD
Reset => stage_regs[1].op1[7].ALOAD
Reset => stage_regs[1].op1[8].ALOAD
Reset => stage_regs[1].op1[9].ALOAD
Reset => stage_regs[1].op1[10].ALOAD
Reset => stage_regs[1].op1[11].ALOAD
Reset => stage_regs[1].op1[12].ALOAD
Reset => stage_regs[1].op1[13].ALOAD
Reset => stage_regs[1].op1[14].ALOAD
Reset => stage_regs[1].op1[15].ALOAD
Reset => stage_regs[0].out[0].ALOAD
Reset => stage_regs[0].out[1].ALOAD
Reset => stage_regs[0].out[2].ALOAD
Reset => stage_regs[0].out[3].ALOAD
Reset => stage_regs[0].out[4].ALOAD
Reset => stage_regs[0].out[5].ALOAD
Reset => stage_regs[0].out[6].ALOAD
Reset => stage_regs[0].out[7].ALOAD
Reset => stage_regs[0].out[8].ALOAD
Reset => stage_regs[0].out[9].ALOAD
Reset => stage_regs[0].out[10].ALOAD
Reset => stage_regs[0].out[11].ALOAD
Reset => stage_regs[0].out[12].ALOAD
Reset => stage_regs[0].out[13].ALOAD
Reset => stage_regs[0].out[14].ALOAD
Reset => stage_regs[0].out[15].ALOAD
Reset => next_status_value.negative.OUTPUTSELECT
Reset => next_status_value.zero.OUTPUTSELECT
Reset => next_status_value.carry.OUTPUTSELECT
Reset => stage_comb_values[0].out[15].OUTPUTSELECT
Reset => stage_comb_values[0].out[14].OUTPUTSELECT
Reset => stage_comb_values[0].out[13].OUTPUTSELECT
Reset => stage_comb_values[0].out[12].OUTPUTSELECT
Reset => stage_comb_values[0].out[11].OUTPUTSELECT
Reset => stage_comb_values[0].out[10].OUTPUTSELECT
Reset => stage_comb_values[0].out[9].OUTPUTSELECT
Reset => stage_comb_values[0].out[8].OUTPUTSELECT
Reset => stage_comb_values[0].out[7].OUTPUTSELECT
Reset => stage_comb_values[0].out[6].OUTPUTSELECT
Reset => stage_comb_values[0].out[5].OUTPUTSELECT
Reset => stage_comb_values[0].out[4].OUTPUTSELECT
Reset => stage_comb_values[0].out[3].OUTPUTSELECT
Reset => stage_comb_values[0].out[2].OUTPUTSELECT
Reset => stage_comb_values[0].out[1].OUTPUTSELECT
Reset => stage_comb_values[0].out[0].OUTPUTSELECT
Reset => stage_comb_values[1].op1[15].OUTPUTSELECT
Reset => stage_comb_values[1].op1[14].OUTPUTSELECT
Reset => stage_comb_values[1].op1[13].OUTPUTSELECT
Reset => stage_comb_values[1].op1[12].OUTPUTSELECT
Reset => stage_comb_values[1].op1[11].OUTPUTSELECT
Reset => stage_comb_values[1].op1[10].OUTPUTSELECT
Reset => stage_comb_values[1].op1[9].OUTPUTSELECT
Reset => stage_comb_values[1].op1[8].OUTPUTSELECT
Reset => stage_comb_values[1].op1[7].OUTPUTSELECT
Reset => stage_comb_values[1].op1[6].OUTPUTSELECT
Reset => stage_comb_values[1].op1[5].OUTPUTSELECT
Reset => stage_comb_values[1].op1[4].OUTPUTSELECT
Reset => stage_comb_values[1].op1[3].OUTPUTSELECT
Reset => stage_comb_values[1].op1[2].OUTPUTSELECT
Reset => stage_comb_values[1].op1[1].OUTPUTSELECT
Reset => stage_comb_values[1].op1[0].OUTPUTSELECT
Reset => stage_comb_values[1].op2[15].OUTPUTSELECT
Reset => stage_comb_values[1].op2[14].OUTPUTSELECT
Reset => stage_comb_values[1].op2[13].OUTPUTSELECT
Reset => stage_comb_values[1].op2[12].OUTPUTSELECT
Reset => stage_comb_values[1].op2[11].OUTPUTSELECT
Reset => stage_comb_values[1].op2[10].OUTPUTSELECT
Reset => stage_comb_values[1].op2[9].OUTPUTSELECT
Reset => stage_comb_values[1].op2[8].OUTPUTSELECT
Reset => stage_comb_values[1].op2[7].OUTPUTSELECT
Reset => stage_comb_values[1].op2[6].OUTPUTSELECT
Reset => stage_comb_values[1].op2[5].OUTPUTSELECT
Reset => stage_comb_values[1].op2[4].OUTPUTSELECT
Reset => stage_comb_values[1].op2[3].OUTPUTSELECT
Reset => stage_comb_values[1].op2[2].OUTPUTSELECT
Reset => stage_comb_values[1].op2[1].OUTPUTSELECT
Reset => stage_comb_values[1].op2[0].OUTPUTSELECT
Reset => stage_comb_values[1].out[15].OUTPUTSELECT
Reset => stage_comb_values[1].out[14].OUTPUTSELECT
Reset => stage_comb_values[1].out[13].OUTPUTSELECT
Reset => stage_comb_values[1].out[12].OUTPUTSELECT
Reset => stage_comb_values[1].out[11].OUTPUTSELECT
Reset => stage_comb_values[1].out[10].OUTPUTSELECT
Reset => stage_comb_values[1].out[9].OUTPUTSELECT
Reset => stage_comb_values[1].out[8].OUTPUTSELECT
Reset => stage_comb_values[1].out[7].OUTPUTSELECT
Reset => stage_comb_values[1].out[6].OUTPUTSELECT
Reset => stage_comb_values[1].out[5].OUTPUTSELECT
Reset => stage_comb_values[1].out[4].OUTPUTSELECT
Reset => stage_comb_values[1].out[3].OUTPUTSELECT
Reset => stage_comb_values[1].out[2].OUTPUTSELECT
Reset => stage_comb_values[1].out[1].OUTPUTSELECT
Reset => stage_comb_values[1].out[0].OUTPUTSELECT
Reset => stage_comb_values[1].out_ready.OUTPUTSELECT
Reset => stage_comb_values[1].rX[2].OUTPUTSELECT
Reset => stage_comb_values[1].rX[1].OUTPUTSELECT
Reset => stage_comb_values[1].rX[0].OUTPUTSELECT
Reset => stage_comb_values[1].writeback.OUTPUTSELECT
Reset => stage_comb_values[1].read.OUTPUTSELECT
Reset => stage_comb_values[1].write.OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[7].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[6].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[5].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[4].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[3].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[2].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[1].OUTPUTSELECT
Reset => stage_comb_values[1].modifies_reg[0].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[15].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[14].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[13].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[12].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[11].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[10].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[9].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[8].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[7].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[6].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[5].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[4].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[3].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[2].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[1].OUTPUTSELECT
Reset => stage_comb_values[1].next_pc[0].OUTPUTSELECT
Reset => stage_comb_values[1].link.OUTPUTSELECT
Reset => stage_comb_values[1].sp_incr.OUTPUTSELECT
Reset => stage_comb_values[1].sp_decr.OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[31].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[30].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[29].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[28].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[27].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[26].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[25].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[24].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[23].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[22].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[21].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[20].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[19].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[18].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[17].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[16].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[15].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[14].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[13].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[12].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[11].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[10].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[9].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[8].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[7].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[6].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[5].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[4].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[3].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[2].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[1].OUTPUTSELECT
Reset => stage_comb_values[1].alu_op[0].OUTPUTSELECT
Reset => stage_comb_values[1].update_flags.OUTPUTSELECT
Reset => stage_comb_values[1].cond[31].OUTPUTSELECT
Reset => stage_comb_values[1].cond[30].OUTPUTSELECT
Reset => stage_comb_values[1].cond[29].OUTPUTSELECT
Reset => stage_comb_values[1].cond[28].OUTPUTSELECT
Reset => stage_comb_values[1].cond[27].OUTPUTSELECT
Reset => stage_comb_values[1].cond[26].OUTPUTSELECT
Reset => stage_comb_values[1].cond[25].OUTPUTSELECT
Reset => stage_comb_values[1].cond[24].OUTPUTSELECT
Reset => stage_comb_values[1].cond[23].OUTPUTSELECT
Reset => stage_comb_values[1].cond[22].OUTPUTSELECT
Reset => stage_comb_values[1].cond[21].OUTPUTSELECT
Reset => stage_comb_values[1].cond[20].OUTPUTSELECT
Reset => stage_comb_values[1].cond[19].OUTPUTSELECT
Reset => stage_comb_values[1].cond[18].OUTPUTSELECT
Reset => stage_comb_values[1].cond[17].OUTPUTSELECT
Reset => stage_comb_values[1].cond[16].OUTPUTSELECT
Reset => stage_comb_values[1].cond[15].OUTPUTSELECT
Reset => stage_comb_values[1].cond[14].OUTPUTSELECT
Reset => stage_comb_values[1].cond[13].OUTPUTSELECT
Reset => stage_comb_values[1].cond[12].OUTPUTSELECT
Reset => stage_comb_values[1].cond[11].OUTPUTSELECT
Reset => stage_comb_values[1].cond[10].OUTPUTSELECT
Reset => stage_comb_values[1].cond[9].OUTPUTSELECT
Reset => stage_comb_values[1].cond[8].OUTPUTSELECT
Reset => stage_comb_values[1].cond[7].OUTPUTSELECT
Reset => stage_comb_values[1].cond[6].OUTPUTSELECT
Reset => stage_comb_values[1].cond[5].OUTPUTSELECT
Reset => stage_comb_values[1].cond[4].OUTPUTSELECT
Reset => stage_comb_values[1].cond[3].OUTPUTSELECT
Reset => stage_comb_values[1].cond[2].OUTPUTSELECT
Reset => stage_comb_values[1].cond[1].OUTPUTSELECT
Reset => stage_comb_values[1].cond[0].OUTPUTSELECT
Reset => stage_comb_values[2].op1[15].OUTPUTSELECT
Reset => stage_comb_values[2].op1[14].OUTPUTSELECT
Reset => stage_comb_values[2].op1[13].OUTPUTSELECT
Reset => stage_comb_values[2].op1[12].OUTPUTSELECT
Reset => stage_comb_values[2].op1[11].OUTPUTSELECT
Reset => stage_comb_values[2].op1[10].OUTPUTSELECT
Reset => stage_comb_values[2].op1[9].OUTPUTSELECT
Reset => stage_comb_values[2].op1[8].OUTPUTSELECT
Reset => stage_comb_values[2].op1[7].OUTPUTSELECT
Reset => stage_comb_values[2].op1[6].OUTPUTSELECT
Reset => stage_comb_values[2].op1[5].OUTPUTSELECT
Reset => stage_comb_values[2].op1[4].OUTPUTSELECT
Reset => stage_comb_values[2].op1[3].OUTPUTSELECT
Reset => stage_comb_values[2].op1[2].OUTPUTSELECT
Reset => stage_comb_values[2].op1[1].OUTPUTSELECT
Reset => stage_comb_values[2].op1[0].OUTPUTSELECT
Reset => stage_comb_values[2].op2[15].OUTPUTSELECT
Reset => stage_comb_values[2].op2[14].OUTPUTSELECT
Reset => stage_comb_values[2].op2[13].OUTPUTSELECT
Reset => stage_comb_values[2].op2[12].OUTPUTSELECT
Reset => stage_comb_values[2].op2[11].OUTPUTSELECT
Reset => stage_comb_values[2].op2[10].OUTPUTSELECT
Reset => stage_comb_values[2].op2[9].OUTPUTSELECT
Reset => stage_comb_values[2].op2[8].OUTPUTSELECT
Reset => stage_comb_values[2].op2[7].OUTPUTSELECT
Reset => stage_comb_values[2].op2[6].OUTPUTSELECT
Reset => stage_comb_values[2].op2[5].OUTPUTSELECT
Reset => stage_comb_values[2].op2[4].OUTPUTSELECT
Reset => stage_comb_values[2].op2[3].OUTPUTSELECT
Reset => stage_comb_values[2].op2[2].OUTPUTSELECT
Reset => stage_comb_values[2].op2[1].OUTPUTSELECT
Reset => stage_comb_values[2].op2[0].OUTPUTSELECT
Reset => stage_comb_values[2].out[15].OUTPUTSELECT
Reset => stage_comb_values[2].out[14].OUTPUTSELECT
Reset => stage_comb_values[2].out[13].OUTPUTSELECT
Reset => stage_comb_values[2].out[12].OUTPUTSELECT
Reset => stage_comb_values[2].out[11].OUTPUTSELECT
Reset => stage_comb_values[2].out[10].OUTPUTSELECT
Reset => stage_comb_values[2].out[9].OUTPUTSELECT
Reset => stage_comb_values[2].out[8].OUTPUTSELECT
Reset => stage_comb_values[2].out[7].OUTPUTSELECT
Reset => stage_comb_values[2].out[6].OUTPUTSELECT
Reset => stage_comb_values[2].out[5].OUTPUTSELECT
Reset => stage_comb_values[2].out[4].OUTPUTSELECT
Reset => stage_comb_values[2].out[3].OUTPUTSELECT
Reset => stage_comb_values[2].out[2].OUTPUTSELECT
Reset => stage_comb_values[2].out[1].OUTPUTSELECT
Reset => stage_comb_values[2].out[0].OUTPUTSELECT
Reset => stage_comb_values[2].out_ready.OUTPUTSELECT
Reset => stage_comb_values[2].rX[2].OUTPUTSELECT
Reset => stage_comb_values[2].rX[1].OUTPUTSELECT
Reset => stage_comb_values[2].rX[0].OUTPUTSELECT
Reset => stage_comb_values[2].writeback.OUTPUTSELECT
Reset => stage_comb_values[2].read.OUTPUTSELECT
Reset => stage_comb_values[2].write.OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[7].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[6].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[5].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[4].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[3].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[2].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[1].OUTPUTSELECT
Reset => stage_comb_values[2].modifies_reg[0].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[15].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[14].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[13].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[12].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[11].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[10].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[9].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[8].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[7].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[6].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[5].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[4].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[3].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[2].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[1].OUTPUTSELECT
Reset => stage_comb_values[2].next_pc[0].OUTPUTSELECT
Reset => stage_comb_values[2].link.OUTPUTSELECT
Reset => stage_comb_values[2].sp_incr.OUTPUTSELECT
Reset => stage_comb_values[2].sp_decr.OUTPUTSELECT
Reset => stage_comb_values[3].out[15].OUTPUTSELECT
Reset => stage_comb_values[3].out[14].OUTPUTSELECT
Reset => stage_comb_values[3].out[13].OUTPUTSELECT
Reset => stage_comb_values[3].out[12].OUTPUTSELECT
Reset => stage_comb_values[3].out[11].OUTPUTSELECT
Reset => stage_comb_values[3].out[10].OUTPUTSELECT
Reset => stage_comb_values[3].out[9].OUTPUTSELECT
Reset => stage_comb_values[3].out[8].OUTPUTSELECT
Reset => stage_comb_values[3].out[7].OUTPUTSELECT
Reset => stage_comb_values[3].out[6].OUTPUTSELECT
Reset => stage_comb_values[3].out[5].OUTPUTSELECT
Reset => stage_comb_values[3].out[4].OUTPUTSELECT
Reset => stage_comb_values[3].out[3].OUTPUTSELECT
Reset => stage_comb_values[3].out[2].OUTPUTSELECT
Reset => stage_comb_values[3].out[1].OUTPUTSELECT
Reset => stage_comb_values[3].out[0].OUTPUTSELECT
Reset => stage_comb_values[3].out_ready.OUTPUTSELECT
Reset => stage_comb_values[3].rX[2].OUTPUTSELECT
Reset => stage_comb_values[3].rX[1].OUTPUTSELECT
Reset => stage_comb_values[3].rX[0].OUTPUTSELECT
Reset => stage_comb_values[3].writeback.OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[7].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[6].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[5].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[4].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[3].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[2].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[1].OUTPUTSELECT
Reset => stage_comb_values[3].modifies_reg[0].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[15].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[14].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[13].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[12].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[11].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[10].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[9].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[8].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[7].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[6].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[5].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[4].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[3].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[2].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[1].OUTPUTSELECT
Reset => stage_comb_values[3].next_pc[0].OUTPUTSELECT
Reset => stage_comb_values[3].link.OUTPUTSELECT
Reset => stage_comb_values[3].sp_incr.OUTPUTSELECT
Reset => stage_comb_values[3].sp_decr.OUTPUTSELECT
Reset => stage_comb_values[4].modifies_reg[7].OUTPUTSELECT
Reset => signals.write_reg[0].OUTPUTSELECT
Reset => signals.write_reg[1].OUTPUTSELECT
Reset => signals.write_reg[2].OUTPUTSELECT
Reset => signals.write_reg[3].OUTPUTSELECT
Reset => signals.write_reg[4].OUTPUTSELECT
Reset => signals.write_reg[5].OUTPUTSELECT
Reset => signals.write_reg[6].OUTPUTSELECT
Reset => signals.write_reg[7].OUTPUTSELECT
Reset => signals.write_values[0][15].OUTPUTSELECT
Reset => signals.write_values[0][14].OUTPUTSELECT
Reset => signals.write_values[0][13].OUTPUTSELECT
Reset => signals.write_values[0][12].OUTPUTSELECT
Reset => signals.write_values[0][11].OUTPUTSELECT
Reset => signals.write_values[0][10].OUTPUTSELECT
Reset => signals.write_values[0][9].OUTPUTSELECT
Reset => signals.write_values[0][8].OUTPUTSELECT
Reset => signals.write_values[0][7].OUTPUTSELECT
Reset => signals.write_values[0][6].OUTPUTSELECT
Reset => signals.write_values[0][5].OUTPUTSELECT
Reset => signals.write_values[0][4].OUTPUTSELECT
Reset => signals.write_values[0][3].OUTPUTSELECT
Reset => signals.write_values[0][2].OUTPUTSELECT
Reset => signals.write_values[0][1].OUTPUTSELECT
Reset => signals.write_values[0][0].OUTPUTSELECT
Reset => signals.write_values[1][15].OUTPUTSELECT
Reset => signals.write_values[1][14].OUTPUTSELECT
Reset => signals.write_values[1][13].OUTPUTSELECT
Reset => signals.write_values[1][12].OUTPUTSELECT
Reset => signals.write_values[1][11].OUTPUTSELECT
Reset => signals.write_values[1][10].OUTPUTSELECT
Reset => signals.write_values[1][9].OUTPUTSELECT
Reset => signals.write_values[1][8].OUTPUTSELECT
Reset => signals.write_values[1][7].OUTPUTSELECT
Reset => signals.write_values[1][6].OUTPUTSELECT
Reset => signals.write_values[1][5].OUTPUTSELECT
Reset => signals.write_values[1][4].OUTPUTSELECT
Reset => signals.write_values[1][3].OUTPUTSELECT
Reset => signals.write_values[1][2].OUTPUTSELECT
Reset => signals.write_values[1][1].OUTPUTSELECT
Reset => signals.write_values[1][0].OUTPUTSELECT
Reset => signals.write_values[2][15].OUTPUTSELECT
Reset => signals.write_values[2][14].OUTPUTSELECT
Reset => signals.write_values[2][13].OUTPUTSELECT
Reset => signals.write_values[2][12].OUTPUTSELECT
Reset => signals.write_values[2][11].OUTPUTSELECT
Reset => signals.write_values[2][10].OUTPUTSELECT
Reset => signals.write_values[2][9].OUTPUTSELECT
Reset => signals.write_values[2][8].OUTPUTSELECT
Reset => signals.write_values[2][7].OUTPUTSELECT
Reset => signals.write_values[2][6].OUTPUTSELECT
Reset => signals.write_values[2][5].OUTPUTSELECT
Reset => signals.write_values[2][4].OUTPUTSELECT
Reset => signals.write_values[2][3].OUTPUTSELECT
Reset => signals.write_values[2][2].OUTPUTSELECT
Reset => signals.write_values[2][1].OUTPUTSELECT
Reset => signals.write_values[2][0].OUTPUTSELECT
Reset => signals.write_values[3][15].OUTPUTSELECT
Reset => signals.write_values[3][14].OUTPUTSELECT
Reset => signals.write_values[3][13].OUTPUTSELECT
Reset => signals.write_values[3][12].OUTPUTSELECT
Reset => signals.write_values[3][11].OUTPUTSELECT
Reset => signals.write_values[3][10].OUTPUTSELECT
Reset => signals.write_values[3][9].OUTPUTSELECT
Reset => signals.write_values[3][8].OUTPUTSELECT
Reset => signals.write_values[3][7].OUTPUTSELECT
Reset => signals.write_values[3][6].OUTPUTSELECT
Reset => signals.write_values[3][5].OUTPUTSELECT
Reset => signals.write_values[3][4].OUTPUTSELECT
Reset => signals.write_values[3][3].OUTPUTSELECT
Reset => signals.write_values[3][2].OUTPUTSELECT
Reset => signals.write_values[3][1].OUTPUTSELECT
Reset => signals.write_values[3][0].OUTPUTSELECT
Reset => signals.write_values[4][15].OUTPUTSELECT
Reset => signals.write_values[4][14].OUTPUTSELECT
Reset => signals.write_values[4][13].OUTPUTSELECT
Reset => signals.write_values[4][12].OUTPUTSELECT
Reset => signals.write_values[4][11].OUTPUTSELECT
Reset => signals.write_values[4][10].OUTPUTSELECT
Reset => signals.write_values[4][9].OUTPUTSELECT
Reset => signals.write_values[4][8].OUTPUTSELECT
Reset => signals.write_values[4][7].OUTPUTSELECT
Reset => signals.write_values[4][6].OUTPUTSELECT
Reset => signals.write_values[4][5].OUTPUTSELECT
Reset => signals.write_values[4][4].OUTPUTSELECT
Reset => signals.write_values[4][3].OUTPUTSELECT
Reset => signals.write_values[4][2].OUTPUTSELECT
Reset => signals.write_values[4][1].OUTPUTSELECT
Reset => signals.write_values[4][0].OUTPUTSELECT
Reset => signals.write_values[5][15].OUTPUTSELECT
Reset => signals.write_values[5][14].OUTPUTSELECT
Reset => signals.write_values[5][13].OUTPUTSELECT
Reset => signals.write_values[5][12].OUTPUTSELECT
Reset => signals.write_values[5][11].OUTPUTSELECT
Reset => signals.write_values[5][10].OUTPUTSELECT
Reset => signals.write_values[5][9].OUTPUTSELECT
Reset => signals.write_values[5][8].OUTPUTSELECT
Reset => signals.write_values[5][7].OUTPUTSELECT
Reset => signals.write_values[5][6].OUTPUTSELECT
Reset => signals.write_values[5][5].OUTPUTSELECT
Reset => signals.write_values[5][4].OUTPUTSELECT
Reset => signals.write_values[5][3].OUTPUTSELECT
Reset => signals.write_values[5][2].OUTPUTSELECT
Reset => signals.write_values[5][1].OUTPUTSELECT
Reset => signals.write_values[5][0].OUTPUTSELECT
Reset => signals.write_values[6][15].OUTPUTSELECT
Reset => signals.write_values[6][14].OUTPUTSELECT
Reset => signals.write_values[6][13].OUTPUTSELECT
Reset => signals.write_values[6][12].OUTPUTSELECT
Reset => signals.write_values[6][11].OUTPUTSELECT
Reset => signals.write_values[6][10].OUTPUTSELECT
Reset => signals.write_values[6][9].OUTPUTSELECT
Reset => signals.write_values[6][8].OUTPUTSELECT
Reset => signals.write_values[6][7].OUTPUTSELECT
Reset => signals.write_values[6][6].OUTPUTSELECT
Reset => signals.write_values[6][5].OUTPUTSELECT
Reset => signals.write_values[6][4].OUTPUTSELECT
Reset => signals.write_values[6][3].OUTPUTSELECT
Reset => signals.write_values[6][2].OUTPUTSELECT
Reset => signals.write_values[6][1].OUTPUTSELECT
Reset => signals.write_values[6][0].OUTPUTSELECT
Reset => signals.write_values[7][15].OUTPUTSELECT
Reset => signals.write_values[7][14].OUTPUTSELECT
Reset => signals.write_values[7][13].OUTPUTSELECT
Reset => signals.write_values[7][12].OUTPUTSELECT
Reset => signals.write_values[7][11].OUTPUTSELECT
Reset => signals.write_values[7][10].OUTPUTSELECT
Reset => signals.write_values[7][9].OUTPUTSELECT
Reset => signals.write_values[7][8].OUTPUTSELECT
Reset => signals.write_values[7][7].OUTPUTSELECT
Reset => signals.write_values[7][6].OUTPUTSELECT
Reset => signals.write_values[7][5].OUTPUTSELECT
Reset => signals.write_values[7][4].OUTPUTSELECT
Reset => signals.write_values[7][3].OUTPUTSELECT
Reset => signals.write_values[7][2].OUTPUTSELECT
Reset => signals.write_values[7][1].OUTPUTSELECT
Reset => signals.write_values[7][0].OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => DataAddr.OUTPUTSELECT
Reset => ReadData.OUTPUTSELECT
Reset => WriteData.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => DataOut.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Reset => InstrAddr.OUTPUTSELECT
Clock => status_reg.carry.CLK
Clock => status_reg.zero.CLK
Clock => status_reg.negative.CLK
Clock => registers[7][0].CLK
Clock => registers[7][1].CLK
Clock => registers[7][2].CLK
Clock => registers[7][3].CLK
Clock => registers[7][4].CLK
Clock => registers[7][5].CLK
Clock => registers[7][6].CLK
Clock => registers[7][7].CLK
Clock => registers[7][8].CLK
Clock => registers[7][9].CLK
Clock => registers[7][10].CLK
Clock => registers[7][11].CLK
Clock => registers[7][12].CLK
Clock => registers[7][13].CLK
Clock => registers[7][14].CLK
Clock => registers[7][15].CLK
Clock => registers[6][0].CLK
Clock => registers[6][1].CLK
Clock => registers[6][2].CLK
Clock => registers[6][3].CLK
Clock => registers[6][4].CLK
Clock => registers[6][5].CLK
Clock => registers[6][6].CLK
Clock => registers[6][7].CLK
Clock => registers[6][8].CLK
Clock => registers[6][9].CLK
Clock => registers[6][10].CLK
Clock => registers[6][11].CLK
Clock => registers[6][12].CLK
Clock => registers[6][13].CLK
Clock => registers[6][14].CLK
Clock => registers[6][15].CLK
Clock => registers[5][0].CLK
Clock => registers[5][1].CLK
Clock => registers[5][2].CLK
Clock => registers[5][3].CLK
Clock => registers[5][4].CLK
Clock => registers[5][5].CLK
Clock => registers[5][6].CLK
Clock => registers[5][7].CLK
Clock => registers[5][8].CLK
Clock => registers[5][9].CLK
Clock => registers[5][10].CLK
Clock => registers[5][11].CLK
Clock => registers[5][12].CLK
Clock => registers[5][13].CLK
Clock => registers[5][14].CLK
Clock => registers[5][15].CLK
Clock => registers[4][0].CLK
Clock => registers[4][1].CLK
Clock => registers[4][2].CLK
Clock => registers[4][3].CLK
Clock => registers[4][4].CLK
Clock => registers[4][5].CLK
Clock => registers[4][6].CLK
Clock => registers[4][7].CLK
Clock => registers[4][8].CLK
Clock => registers[4][9].CLK
Clock => registers[4][10].CLK
Clock => registers[4][11].CLK
Clock => registers[4][12].CLK
Clock => registers[4][13].CLK
Clock => registers[4][14].CLK
Clock => registers[4][15].CLK
Clock => registers[3][0].CLK
Clock => registers[3][1].CLK
Clock => registers[3][2].CLK
Clock => registers[3][3].CLK
Clock => registers[3][4].CLK
Clock => registers[3][5].CLK
Clock => registers[3][6].CLK
Clock => registers[3][7].CLK
Clock => registers[3][8].CLK
Clock => registers[3][9].CLK
Clock => registers[3][10].CLK
Clock => registers[3][11].CLK
Clock => registers[3][12].CLK
Clock => registers[3][13].CLK
Clock => registers[3][14].CLK
Clock => registers[3][15].CLK
Clock => registers[2][0].CLK
Clock => registers[2][1].CLK
Clock => registers[2][2].CLK
Clock => registers[2][3].CLK
Clock => registers[2][4].CLK
Clock => registers[2][5].CLK
Clock => registers[2][6].CLK
Clock => registers[2][7].CLK
Clock => registers[2][8].CLK
Clock => registers[2][9].CLK
Clock => registers[2][10].CLK
Clock => registers[2][11].CLK
Clock => registers[2][12].CLK
Clock => registers[2][13].CLK
Clock => registers[2][14].CLK
Clock => registers[2][15].CLK
Clock => registers[1][0].CLK
Clock => registers[1][1].CLK
Clock => registers[1][2].CLK
Clock => registers[1][3].CLK
Clock => registers[1][4].CLK
Clock => registers[1][5].CLK
Clock => registers[1][6].CLK
Clock => registers[1][7].CLK
Clock => registers[1][8].CLK
Clock => registers[1][9].CLK
Clock => registers[1][10].CLK
Clock => registers[1][11].CLK
Clock => registers[1][12].CLK
Clock => registers[1][13].CLK
Clock => registers[1][14].CLK
Clock => registers[1][15].CLK
Clock => registers[0][0].CLK
Clock => registers[0][1].CLK
Clock => registers[0][2].CLK
Clock => registers[0][3].CLK
Clock => registers[0][4].CLK
Clock => registers[0][5].CLK
Clock => registers[0][6].CLK
Clock => registers[0][7].CLK
Clock => registers[0][8].CLK
Clock => registers[0][9].CLK
Clock => registers[0][10].CLK
Clock => registers[0][11].CLK
Clock => registers[0][12].CLK
Clock => registers[0][13].CLK
Clock => registers[0][14].CLK
Clock => registers[0][15].CLK
Clock => stage_regs[4].modifies_reg[7].CLK
Clock => stage_regs[3].sp_decr.CLK
Clock => stage_regs[3].sp_incr.CLK
Clock => stage_regs[3].link.CLK
Clock => stage_regs[3].next_pc[0].CLK
Clock => stage_regs[3].next_pc[1].CLK
Clock => stage_regs[3].next_pc[2].CLK
Clock => stage_regs[3].next_pc[3].CLK
Clock => stage_regs[3].next_pc[4].CLK
Clock => stage_regs[3].next_pc[5].CLK
Clock => stage_regs[3].next_pc[6].CLK
Clock => stage_regs[3].next_pc[7].CLK
Clock => stage_regs[3].next_pc[8].CLK
Clock => stage_regs[3].next_pc[9].CLK
Clock => stage_regs[3].next_pc[10].CLK
Clock => stage_regs[3].next_pc[11].CLK
Clock => stage_regs[3].next_pc[12].CLK
Clock => stage_regs[3].next_pc[13].CLK
Clock => stage_regs[3].next_pc[14].CLK
Clock => stage_regs[3].next_pc[15].CLK
Clock => stage_regs[3].modifies_reg[0].CLK
Clock => stage_regs[3].modifies_reg[1].CLK
Clock => stage_regs[3].modifies_reg[2].CLK
Clock => stage_regs[3].modifies_reg[3].CLK
Clock => stage_regs[3].modifies_reg[4].CLK
Clock => stage_regs[3].modifies_reg[5].CLK
Clock => stage_regs[3].modifies_reg[6].CLK
Clock => stage_regs[3].modifies_reg[7].CLK
Clock => stage_regs[3].writeback.CLK
Clock => stage_regs[3].rX[0].CLK
Clock => stage_regs[3].rX[1].CLK
Clock => stage_regs[3].rX[2].CLK
Clock => stage_regs[3].out_ready.CLK
Clock => stage_regs[3].out[0].CLK
Clock => stage_regs[3].out[1].CLK
Clock => stage_regs[3].out[2].CLK
Clock => stage_regs[3].out[3].CLK
Clock => stage_regs[3].out[4].CLK
Clock => stage_regs[3].out[5].CLK
Clock => stage_regs[3].out[6].CLK
Clock => stage_regs[3].out[7].CLK
Clock => stage_regs[3].out[8].CLK
Clock => stage_regs[3].out[9].CLK
Clock => stage_regs[3].out[10].CLK
Clock => stage_regs[3].out[11].CLK
Clock => stage_regs[3].out[12].CLK
Clock => stage_regs[3].out[13].CLK
Clock => stage_regs[3].out[14].CLK
Clock => stage_regs[3].out[15].CLK
Clock => stage_regs[2].sp_decr.CLK
Clock => stage_regs[2].sp_incr.CLK
Clock => stage_regs[2].link.CLK
Clock => stage_regs[2].next_pc[0].CLK
Clock => stage_regs[2].next_pc[1].CLK
Clock => stage_regs[2].next_pc[2].CLK
Clock => stage_regs[2].next_pc[3].CLK
Clock => stage_regs[2].next_pc[4].CLK
Clock => stage_regs[2].next_pc[5].CLK
Clock => stage_regs[2].next_pc[6].CLK
Clock => stage_regs[2].next_pc[7].CLK
Clock => stage_regs[2].next_pc[8].CLK
Clock => stage_regs[2].next_pc[9].CLK
Clock => stage_regs[2].next_pc[10].CLK
Clock => stage_regs[2].next_pc[11].CLK
Clock => stage_regs[2].next_pc[12].CLK
Clock => stage_regs[2].next_pc[13].CLK
Clock => stage_regs[2].next_pc[14].CLK
Clock => stage_regs[2].next_pc[15].CLK
Clock => stage_regs[2].modifies_reg[0].CLK
Clock => stage_regs[2].modifies_reg[1].CLK
Clock => stage_regs[2].modifies_reg[2].CLK
Clock => stage_regs[2].modifies_reg[3].CLK
Clock => stage_regs[2].modifies_reg[4].CLK
Clock => stage_regs[2].modifies_reg[5].CLK
Clock => stage_regs[2].modifies_reg[6].CLK
Clock => stage_regs[2].modifies_reg[7].CLK
Clock => stage_regs[2].write.CLK
Clock => stage_regs[2].read.CLK
Clock => stage_regs[2].writeback.CLK
Clock => stage_regs[2].rX[0].CLK
Clock => stage_regs[2].rX[1].CLK
Clock => stage_regs[2].rX[2].CLK
Clock => stage_regs[2].out_ready.CLK
Clock => stage_regs[2].out[0].CLK
Clock => stage_regs[2].out[1].CLK
Clock => stage_regs[2].out[2].CLK
Clock => stage_regs[2].out[3].CLK
Clock => stage_regs[2].out[4].CLK
Clock => stage_regs[2].out[5].CLK
Clock => stage_regs[2].out[6].CLK
Clock => stage_regs[2].out[7].CLK
Clock => stage_regs[2].out[8].CLK
Clock => stage_regs[2].out[9].CLK
Clock => stage_regs[2].out[10].CLK
Clock => stage_regs[2].out[11].CLK
Clock => stage_regs[2].out[12].CLK
Clock => stage_regs[2].out[13].CLK
Clock => stage_regs[2].out[14].CLK
Clock => stage_regs[2].out[15].CLK
Clock => stage_regs[2].op2[0].CLK
Clock => stage_regs[2].op2[1].CLK
Clock => stage_regs[2].op2[2].CLK
Clock => stage_regs[2].op2[3].CLK
Clock => stage_regs[2].op2[4].CLK
Clock => stage_regs[2].op2[5].CLK
Clock => stage_regs[2].op2[6].CLK
Clock => stage_regs[2].op2[7].CLK
Clock => stage_regs[2].op2[8].CLK
Clock => stage_regs[2].op2[9].CLK
Clock => stage_regs[2].op2[10].CLK
Clock => stage_regs[2].op2[11].CLK
Clock => stage_regs[2].op2[12].CLK
Clock => stage_regs[2].op2[13].CLK
Clock => stage_regs[2].op2[14].CLK
Clock => stage_regs[2].op2[15].CLK
Clock => stage_regs[2].op1[0].CLK
Clock => stage_regs[2].op1[1].CLK
Clock => stage_regs[2].op1[2].CLK
Clock => stage_regs[2].op1[3].CLK
Clock => stage_regs[2].op1[4].CLK
Clock => stage_regs[2].op1[5].CLK
Clock => stage_regs[2].op1[6].CLK
Clock => stage_regs[2].op1[7].CLK
Clock => stage_regs[2].op1[8].CLK
Clock => stage_regs[2].op1[9].CLK
Clock => stage_regs[2].op1[10].CLK
Clock => stage_regs[2].op1[11].CLK
Clock => stage_regs[2].op1[12].CLK
Clock => stage_regs[2].op1[13].CLK
Clock => stage_regs[2].op1[14].CLK
Clock => stage_regs[2].op1[15].CLK
Clock => stage_regs[1].cond[0].CLK
Clock => stage_regs[1].cond[1].CLK
Clock => stage_regs[1].cond[2].CLK
Clock => stage_regs[1].cond[3].CLK
Clock => stage_regs[1].cond[4].CLK
Clock => stage_regs[1].cond[5].CLK
Clock => stage_regs[1].cond[6].CLK
Clock => stage_regs[1].cond[7].CLK
Clock => stage_regs[1].cond[8].CLK
Clock => stage_regs[1].cond[9].CLK
Clock => stage_regs[1].cond[10].CLK
Clock => stage_regs[1].cond[11].CLK
Clock => stage_regs[1].cond[12].CLK
Clock => stage_regs[1].cond[13].CLK
Clock => stage_regs[1].cond[14].CLK
Clock => stage_regs[1].cond[15].CLK
Clock => stage_regs[1].cond[16].CLK
Clock => stage_regs[1].cond[17].CLK
Clock => stage_regs[1].cond[18].CLK
Clock => stage_regs[1].cond[19].CLK
Clock => stage_regs[1].cond[20].CLK
Clock => stage_regs[1].cond[21].CLK
Clock => stage_regs[1].cond[22].CLK
Clock => stage_regs[1].cond[23].CLK
Clock => stage_regs[1].cond[24].CLK
Clock => stage_regs[1].cond[25].CLK
Clock => stage_regs[1].cond[26].CLK
Clock => stage_regs[1].cond[27].CLK
Clock => stage_regs[1].cond[28].CLK
Clock => stage_regs[1].cond[29].CLK
Clock => stage_regs[1].cond[30].CLK
Clock => stage_regs[1].cond[31].CLK
Clock => stage_regs[1].update_flags.CLK
Clock => stage_regs[1].alu_op[0].CLK
Clock => stage_regs[1].alu_op[1].CLK
Clock => stage_regs[1].alu_op[2].CLK
Clock => stage_regs[1].alu_op[3].CLK
Clock => stage_regs[1].alu_op[4].CLK
Clock => stage_regs[1].alu_op[5].CLK
Clock => stage_regs[1].alu_op[6].CLK
Clock => stage_regs[1].alu_op[7].CLK
Clock => stage_regs[1].alu_op[8].CLK
Clock => stage_regs[1].alu_op[9].CLK
Clock => stage_regs[1].alu_op[10].CLK
Clock => stage_regs[1].alu_op[11].CLK
Clock => stage_regs[1].alu_op[12].CLK
Clock => stage_regs[1].alu_op[13].CLK
Clock => stage_regs[1].alu_op[14].CLK
Clock => stage_regs[1].alu_op[15].CLK
Clock => stage_regs[1].alu_op[16].CLK
Clock => stage_regs[1].alu_op[17].CLK
Clock => stage_regs[1].alu_op[18].CLK
Clock => stage_regs[1].alu_op[19].CLK
Clock => stage_regs[1].alu_op[20].CLK
Clock => stage_regs[1].alu_op[21].CLK
Clock => stage_regs[1].alu_op[22].CLK
Clock => stage_regs[1].alu_op[23].CLK
Clock => stage_regs[1].alu_op[24].CLK
Clock => stage_regs[1].alu_op[25].CLK
Clock => stage_regs[1].alu_op[26].CLK
Clock => stage_regs[1].alu_op[27].CLK
Clock => stage_regs[1].alu_op[28].CLK
Clock => stage_regs[1].alu_op[29].CLK
Clock => stage_regs[1].alu_op[30].CLK
Clock => stage_regs[1].alu_op[31].CLK
Clock => stage_regs[1].sp_decr.CLK
Clock => stage_regs[1].sp_incr.CLK
Clock => stage_regs[1].link.CLK
Clock => stage_regs[1].next_pc[0].CLK
Clock => stage_regs[1].next_pc[1].CLK
Clock => stage_regs[1].next_pc[2].CLK
Clock => stage_regs[1].next_pc[3].CLK
Clock => stage_regs[1].next_pc[4].CLK
Clock => stage_regs[1].next_pc[5].CLK
Clock => stage_regs[1].next_pc[6].CLK
Clock => stage_regs[1].next_pc[7].CLK
Clock => stage_regs[1].next_pc[8].CLK
Clock => stage_regs[1].next_pc[9].CLK
Clock => stage_regs[1].next_pc[10].CLK
Clock => stage_regs[1].next_pc[11].CLK
Clock => stage_regs[1].next_pc[12].CLK
Clock => stage_regs[1].next_pc[13].CLK
Clock => stage_regs[1].next_pc[14].CLK
Clock => stage_regs[1].next_pc[15].CLK
Clock => stage_regs[1].modifies_reg[0].CLK
Clock => stage_regs[1].modifies_reg[1].CLK
Clock => stage_regs[1].modifies_reg[2].CLK
Clock => stage_regs[1].modifies_reg[3].CLK
Clock => stage_regs[1].modifies_reg[4].CLK
Clock => stage_regs[1].modifies_reg[5].CLK
Clock => stage_regs[1].modifies_reg[6].CLK
Clock => stage_regs[1].modifies_reg[7].CLK
Clock => stage_regs[1].write.CLK
Clock => stage_regs[1].read.CLK
Clock => stage_regs[1].writeback.CLK
Clock => stage_regs[1].rX[0].CLK
Clock => stage_regs[1].rX[1].CLK
Clock => stage_regs[1].rX[2].CLK
Clock => stage_regs[1].out_ready.CLK
Clock => stage_regs[1].out[0].CLK
Clock => stage_regs[1].out[1].CLK
Clock => stage_regs[1].out[2].CLK
Clock => stage_regs[1].out[3].CLK
Clock => stage_regs[1].out[4].CLK
Clock => stage_regs[1].out[5].CLK
Clock => stage_regs[1].out[6].CLK
Clock => stage_regs[1].out[7].CLK
Clock => stage_regs[1].out[8].CLK
Clock => stage_regs[1].out[9].CLK
Clock => stage_regs[1].out[10].CLK
Clock => stage_regs[1].out[11].CLK
Clock => stage_regs[1].out[12].CLK
Clock => stage_regs[1].out[13].CLK
Clock => stage_regs[1].out[14].CLK
Clock => stage_regs[1].out[15].CLK
Clock => stage_regs[1].op2[0].CLK
Clock => stage_regs[1].op2[1].CLK
Clock => stage_regs[1].op2[2].CLK
Clock => stage_regs[1].op2[3].CLK
Clock => stage_regs[1].op2[4].CLK
Clock => stage_regs[1].op2[5].CLK
Clock => stage_regs[1].op2[6].CLK
Clock => stage_regs[1].op2[7].CLK
Clock => stage_regs[1].op2[8].CLK
Clock => stage_regs[1].op2[9].CLK
Clock => stage_regs[1].op2[10].CLK
Clock => stage_regs[1].op2[11].CLK
Clock => stage_regs[1].op2[12].CLK
Clock => stage_regs[1].op2[13].CLK
Clock => stage_regs[1].op2[14].CLK
Clock => stage_regs[1].op2[15].CLK
Clock => stage_regs[1].op1[0].CLK
Clock => stage_regs[1].op1[1].CLK
Clock => stage_regs[1].op1[2].CLK
Clock => stage_regs[1].op1[3].CLK
Clock => stage_regs[1].op1[4].CLK
Clock => stage_regs[1].op1[5].CLK
Clock => stage_regs[1].op1[6].CLK
Clock => stage_regs[1].op1[7].CLK
Clock => stage_regs[1].op1[8].CLK
Clock => stage_regs[1].op1[9].CLK
Clock => stage_regs[1].op1[10].CLK
Clock => stage_regs[1].op1[11].CLK
Clock => stage_regs[1].op1[12].CLK
Clock => stage_regs[1].op1[13].CLK
Clock => stage_regs[1].op1[14].CLK
Clock => stage_regs[1].op1[15].CLK
Clock => stage_regs[0].out[0].CLK
Clock => stage_regs[0].out[1].CLK
Clock => stage_regs[0].out[2].CLK
Clock => stage_regs[0].out[3].CLK
Clock => stage_regs[0].out[4].CLK
Clock => stage_regs[0].out[5].CLK
Clock => stage_regs[0].out[6].CLK
Clock => stage_regs[0].out[7].CLK
Clock => stage_regs[0].out[8].CLK
Clock => stage_regs[0].out[9].CLK
Clock => stage_regs[0].out[10].CLK
Clock => stage_regs[0].out[11].CLK
Clock => stage_regs[0].out[12].CLK
Clock => stage_regs[0].out[13].CLK
Clock => stage_regs[0].out[14].CLK
Clock => stage_regs[0].out[15].CLK
Enable => ~NO_FANOUT~
DataOut[0] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[0] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[1] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[2] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[3] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[4] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[5] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[6] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[7] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[8] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[9] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[10] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[11] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[12] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[13] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[14] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
DataAddr[15] <= DataAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[0] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[1] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[2] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[3] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[4] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[5] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[6] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[7] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[8] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[9] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[10] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[11] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[12] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[13] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[14] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
InstrAddr[15] <= InstrAddr.DB_MAX_OUTPUT_PORT_TYPE
WriteData <= WriteData.DB_MAX_OUTPUT_PORT_TYPE
ReadData <= ReadData.DB_MAX_OUTPUT_PORT_TYPE


