module register1 (
    input clk_i,
    input rst_n,
    input ea,
    input [7:0] D,
    output [7:0] Q
);
	reg [7:0] reg_data

always @(posedge clk, negedge reset) begin
    if (~reset) 
        reg_data <= 8'b0;
    else if (enable) 
        q <= reg_data;
end

endmodule