LIBRARY ieee;
use ieee.std_logic_1164.all;
--4x16 dec
Entity DCD4x16 IS
	PORT (D: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
			Q: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
END DCD4x16;

ARCHITECTURE Behavior of DCD4x16 IS

	BEGIN 
		
END Behavior;
				