{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556561742700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556561742704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 19:15:42 2019 " "Processing started: Mon Apr 29 19:15:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556561742704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561742704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGABlinky -c FPGABlinky" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561742704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556561743171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556561743171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561749841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561749841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/spi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556561749844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561749844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx_Upper_Byte baseline_c5gx.v(268) " "Verilog HDL Implicit Net warning at baseline_c5gx.v(268): created implicit net for \"Tx_Upper_Byte\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556561749845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Tx_Lower_Byte baseline_c5gx.v(269) " "Verilog HDL Implicit Net warning at baseline_c5gx.v(269): created implicit net for \"Tx_Lower_Byte\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556561749845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rx_Lower_Byte baseline_c5gx.v(270) " "Verilog HDL Implicit Net warning at baseline_c5gx.v(270): created implicit net for \"Rx_Lower_Byte\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556561749845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "baseline_c5gx " "Elaborating entity \"baseline_c5gx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556561749870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_addr_byte baseline_c5gx.v(207) " "Verilog HDL or VHDL warning at baseline_c5gx.v(207): object \"tx_addr_byte\" assigned a value but never read" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561749871 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_data_byte baseline_c5gx.v(208) " "Verilog HDL or VHDL warning at baseline_c5gx.v(208): object \"tx_data_byte\" assigned a value but never read" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556561749871 "|baseline_c5gx"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rx_buf_byte baseline_c5gx.v(211) " "Verilog HDL warning at baseline_c5gx.v(211): object rx_buf_byte used but never assigned" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 211 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556561749871 "|baseline_c5gx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 baseline_c5gx.v(193) " "Verilog HDL assignment warning at baseline_c5gx.v(193): truncated value with size 32 to match size of target (24)" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556561749871 "|baseline_c5gx"}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "Tx_Addr_Byte baseline_c5gx.v(268) " "Verilog HDL error at baseline_c5gx.v(268): can't find port \"Tx_Addr_Byte\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 268 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556561749872 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "Tx_Data_Byte baseline_c5gx.v(269) " "Verilog HDL error at baseline_c5gx.v(269): can't find port \"Tx_Data_Byte\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 269 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556561749872 ""}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "Rx_Data_Byte baseline_c5gx.v(270) " "Verilog HDL error at baseline_c5gx.v(270): can't find port \"Rx_Data_Byte\"" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/User/Documents/Dev/FPGA_Blinky/baseline_c5gx.v" 270 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556561749872 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556561749872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556561749940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 29 19:15:49 2019 " "Processing ended: Mon Apr 29 19:15:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556561749940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556561749940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556561749940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561749940 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556561750524 ""}
