{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 02 13:55:46 2009 " "Info: Processing started: Wed Sep 02 13:55:46 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga256 -c vga256 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga256 -c vga256 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25m " "Info: Assuming node \"clk_25m\" is an undefined clock" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25m register y_cnt\[0\] register vga_rgb\[4\] 112.07 MHz 8.923 ns Internal " "Info: Clock \"clk_25m\" has Internal fmax of 112.07 MHz between source register \"y_cnt\[0\]\" and destination register \"vga_rgb\[4\]\" (period= 8.923 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.623 ns + Longest register register " "Info: + Longest register to register delay is 8.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_cnt\[0\] 1 REG LC_X22_Y8_N0 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y8_N0; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.423 ns) 1.567 ns Add2~40 2 COMB LC_X19_Y8_N0 2 " "Info: 2: + IC(1.144 ns) + CELL(0.423 ns) = 1.567 ns; Loc. = LC_X19_Y8_N0; Fanout = 2; COMB Node = 'Add2~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { y_cnt[0] Add2~40 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.645 ns Add2~42 3 COMB LC_X19_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.645 ns; Loc. = LC_X19_Y8_N1; Fanout = 2; COMB Node = 'Add2~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~40 Add2~42 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.723 ns Add2~44 4 COMB LC_X19_Y8_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.723 ns; Loc. = LC_X19_Y8_N2; Fanout = 2; COMB Node = 'Add2~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~42 Add2~44 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.801 ns Add2~38 5 COMB LC_X19_Y8_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 1.801 ns; Loc. = LC_X19_Y8_N3; Fanout = 2; COMB Node = 'Add2~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Add2~44 Add2~38 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.979 ns Add2~46 6 COMB LC_X19_Y8_N4 5 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 1.979 ns; Loc. = LC_X19_Y8_N4; Fanout = 5; COMB Node = 'Add2~46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Add2~38 Add2~46 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.600 ns Add2~33 7 COMB LC_X19_Y8_N8 3 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 2.600 ns; Loc. = LC_X19_Y8_N8; Fanout = 3; COMB Node = 'Add2~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Add2~46 Add2~33 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.590 ns) 3.904 ns Equal10~0 8 COMB LC_X20_Y8_N0 3 " "Info: 8: + IC(0.714 ns) + CELL(0.590 ns) = 3.904 ns; Loc. = LC_X20_Y8_N0; Fanout = 3; COMB Node = 'Equal10~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Add2~33 Equal10~0 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.114 ns) 5.251 ns vga_rgb~8 9 COMB LC_X19_Y7_N4 1 " "Info: 9: + IC(1.233 ns) + CELL(0.114 ns) = 5.251 ns; Loc. = LC_X19_Y7_N4; Fanout = 1; COMB Node = 'vga_rgb~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { Equal10~0 vga_rgb~8 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 5.705 ns vga_rgb~9 10 COMB LC_X19_Y7_N5 4 " "Info: 10: + IC(0.340 ns) + CELL(0.114 ns) = 5.705 ns; Loc. = LC_X19_Y7_N5; Fanout = 4; COMB Node = 'vga_rgb~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { vga_rgb~8 vga_rgb~9 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.424 ns) + CELL(0.114 ns) 6.243 ns vga_rgb~10 11 COMB LC_X19_Y7_N0 2 " "Info: 11: + IC(0.424 ns) + CELL(0.114 ns) = 6.243 ns; Loc. = LC_X19_Y7_N0; Fanout = 2; COMB Node = 'vga_rgb~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { vga_rgb~9 vga_rgb~10 } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.265 ns) + CELL(0.115 ns) 8.623 ns vga_rgb\[4\] 12 REG LC_X26_Y1_N2 1 " "Info: 12: + IC(2.265 ns) + CELL(0.115 ns) = 8.623 ns; Loc. = LC_X26_Y1_N2; Fanout = 1; REG Node = 'vga_rgb\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { vga_rgb~10 vga_rgb[4] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.503 ns ( 29.03 % ) " "Info: Total cell delay = 2.503 ns ( 29.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.120 ns ( 70.97 % ) " "Info: Total interconnect delay = 6.120 ns ( 70.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { y_cnt[0] Add2~40 Add2~42 Add2~44 Add2~38 Add2~46 Add2~33 Equal10~0 vga_rgb~8 vga_rgb~9 vga_rgb~10 vga_rgb[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { y_cnt[0] {} Add2~40 {} Add2~42 {} Add2~44 {} Add2~38 {} Add2~46 {} Add2~33 {} Equal10~0 {} vga_rgb~8 {} vga_rgb~9 {} vga_rgb~10 {} vga_rgb[4] {} } { 0.000ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 1.233ns 0.340ns 0.424ns 2.265ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.590ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.039 ns - Smallest " "Info: - Smallest clock skew is -0.039 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25m\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK PIN_16 52 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 52; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns vga_rgb\[4\] 2 REG LC_X26_Y1_N2 1 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X26_Y1_N2; Fanout = 1; REG Node = 'vga_rgb\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk_25m vga_rgb[4] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[4] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m source 2.782 ns - Longest register " "Info: - Longest clock path from clock \"clk_25m\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK PIN_16 52 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 52; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns y_cnt\[0\] 2 REG LC_X22_Y8_N0 7 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y8_N0; Fanout = 7; REG Node = 'y_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk_25m {} clk_25m~out0 {} y_cnt[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[4] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk_25m {} clk_25m~out0 {} y_cnt[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { y_cnt[0] Add2~40 Add2~42 Add2~44 Add2~38 Add2~46 Add2~33 Equal10~0 vga_rgb~8 vga_rgb~9 vga_rgb~10 vga_rgb[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { y_cnt[0] {} Add2~40 {} Add2~42 {} Add2~44 {} Add2~38 {} Add2~46 {} Add2~33 {} Equal10~0 {} vga_rgb~8 {} vga_rgb~9 {} vga_rgb~10 {} vga_rgb[4] {} } { 0.000ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.714ns 1.233ns 0.340ns 0.424ns 2.265ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.590ns 0.114ns 0.114ns 0.114ns 0.115ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk_25m vga_rgb[4] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[4] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_25m y_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk_25m {} clk_25m~out0 {} y_cnt[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25m vga_r\[1\] vga_rgb\[6\] 7.738 ns register " "Info: tco from clock \"clk_25m\" to destination pin \"vga_r\[1\]\" through register \"vga_rgb\[6\]\" is 7.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25m source 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk_25m\" to source register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_25m 1 CLK PIN_16 52 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 52; CLK Node = 'clk_25m'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25m } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns vga_rgb\[6\] 2 REG LC_X19_Y7_N8 1 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y7_N8; Fanout = 1; REG Node = 'vga_rgb\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk_25m vga_rgb[6] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_25m vga_rgb[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.732 ns + Longest register pin " "Info: + Longest register to pin delay is 4.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_rgb\[6\] 1 REG LC_X19_Y7_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y7_N8; Fanout = 1; REG Node = 'vga_rgb\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_rgb[6] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(2.124 ns) 4.732 ns vga_r\[1\] 2 PIN PIN_73 0 " "Info: 2: + IC(2.608 ns) + CELL(2.124 ns) = 4.732 ns; Loc. = PIN_73; Fanout = 0; PIN Node = 'vga_r\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { vga_rgb[6] vga_r[1] } "NODE_NAME" } } { "vga_char.v" "" { Text "E:/xjwjj/SF-EP1CV3_ex/verilog_prj/ex9_10_11_M4K/ex11_m4kvgachar/vga_char.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 44.89 % ) " "Info: Total cell delay = 2.124 ns ( 44.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.608 ns ( 55.11 % ) " "Info: Total interconnect delay = 2.608 ns ( 55.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { vga_rgb[6] vga_r[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { vga_rgb[6] {} vga_r[1] {} } { 0.000ns 2.608ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk_25m vga_rgb[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk_25m {} clk_25m~out0 {} vga_rgb[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { vga_rgb[6] vga_r[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { vga_rgb[6] {} vga_r[1] {} } { 0.000ns 2.608ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 02 13:55:47 2009 " "Info: Processing ended: Wed Sep 02 13:55:47 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
