Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Jan  8 17:21:42 2024


Cell Usage:
GTP_DFF_C                    10 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                      1 use
GTP_LUT4                      3 uses
GTP_LUT5CARRY                 9 uses
GTP_PLL_E3                    1 use

I/O ports: 10
GTP_INBUF                   1 use
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 13 of 42800 (0.03%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 13
Total Registers: 10 of 64200 (0.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 134 (0.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 10 of 296 (3.38%)


Overview of Control Sets:

Number of unique control sets : 1

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 10
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                10
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                       | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                    | 13      | 10     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 10     | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_pll                                | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom                                | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_rom_rom_triangular_wave     | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_rom_triangular_wave | 0       | 0      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                     
************************************************************************************************************************************
                                                                                        Clock   Non-clock                           
 Clock                                 Period       Waveform       Type                 Loads       Loads  Sources                  
------------------------------------------------------------------------------------------------------------------------------------
 top|clk_50M                           1000.000     {0 500}        Declared                 0           0  {clk_50M}                
 ad_clock_125m|u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared                12           1  {u_pll/u_pll_e3/CLKOUT0} 
====================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|clk_50M                               
 Inferred_clock_group_1        asynchronous               ad_clock_125m|u_pll/u_pll_e3/CLKOUT0      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
                              1.000 MHz     283.930 MHz       1000.000          3.522        996.478
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
                                                   498.802       0.000              0             30
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
                        ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
                                                     1.141       0.000              0             30
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ad_clock_125m|u_pll/u_pll_e3/CLKOUT0              499.102       0.000              0             12
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : rom_addr[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[3] (GTP_DRM9K)
Path Group  : ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.207
  Launch Clock Delay      :  0.693
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     501.016 f       rom_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        1.207     502.223         rom_addr[0]      
                                                                           f       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[3] (GTP_DRM9K)

 Data arrival time                                                 502.223         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.111%), Route: 1.207ns(78.889%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207    1001.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000    1001.207                          
 clock uncertainty                                      -0.150    1001.057                          

 Setup time                                             -0.032    1001.025                          

 Data required time                                               1001.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.025                          
 Data arrival time                                                 502.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.802                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[1]/CLK (GTP_DFF_C)
Endpoint    : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[4] (GTP_DRM9K)
Path Group  : ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.207
  Launch Clock Delay      :  0.693
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     501.016 f       rom_addr[1]/Q (GTP_DFF_C)
                                   net (fanout=5)        1.184     502.200         rom_addr[1]      
                                                                           f       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[4] (GTP_DRM9K)

 Data arrival time                                                 502.200         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.433%), Route: 1.184ns(78.567%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207    1001.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000    1001.207                          
 clock uncertainty                                      -0.150    1001.057                          

 Setup time                                             -0.032    1001.025                          

 Data required time                                               1001.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.025                          
 Data arrival time                                                 502.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.825                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[2]/CLK (GTP_DFF_C)
Endpoint    : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)
Path Group  : ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.207
  Launch Clock Delay      :  0.693
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     501.016 f       rom_addr[2]/Q (GTP_DFF_C)
                                   net (fanout=4)        1.155     502.171         rom_addr[2]      
                                                                           f       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/ADDRB[5] (GTP_DRM9K)

 Data arrival time                                                 502.171         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.854%), Route: 1.155ns(78.146%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207    1001.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000    1001.207                          
 clock uncertainty                                      -0.150    1001.057                          

 Setup time                                             -0.032    1001.025                          

 Data required time                                               1001.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.025                          
 Data arrival time                                                 502.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.854                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[0]/CLK (GTP_DFF_C)
Endpoint    : rom_addr[0]/D (GTP_DFF_C)
Path Group  : ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.693
  Launch Clock Delay      :  0.693
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     501.016 f       rom_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693     501.709         rom_addr[0]      
                                                                                   rom_addr[9:0]_inv/I0 (GTP_LUT1)
                                   td                    0.172     501.881 f       rom_addr[9:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000     501.881         rom_addr[0]_inv  
                                                                           f       rom_addr[0]/D (GTP_DFF_C)

 Data arrival time                                                 501.881         Logic Levels: 1  
                                                                                   Logic: 0.495ns(41.667%), Route: 0.693ns(58.333%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.693                          
 clock uncertainty                                       0.000     500.693                          

 Hold time                                               0.047     500.740                          

 Data required time                                                500.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.740                          
 Data arrival time                                                 501.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.141                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[0]/CLK (GTP_DFF_C)
Endpoint    : rom_addr[1]/D (GTP_DFF_C)
Path Group  : ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.693
  Launch Clock Delay      :  0.693
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     501.016 f       rom_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693     501.709         rom_addr[0]      
                                                                                   N7_0_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250     501.959 r       N7_0_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     501.959         N14[1]           
                                                                           r       rom_addr[1]/D (GTP_DFF_C)

 Data arrival time                                                 501.959         Logic Levels: 1  
                                                                                   Logic: 0.573ns(45.261%), Route: 0.693ns(54.739%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.693                          
 clock uncertainty                                       0.000     500.693                          

 Hold time                                               0.039     500.732                          

 Data required time                                                500.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.732                          
 Data arrival time                                                 501.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.227                          
====================================================================================================

====================================================================================================

Startpoint  : rom_addr[0]/CLK (GTP_DFF_C)
Endpoint    : rom_addr[2]/D (GTP_DFF_C)
Path Group  : ad_clock_125m|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.693
  Launch Clock Delay      :  0.693
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     501.016 f       rom_addr[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693     501.709         rom_addr[0]      
                                                                                   N7_0_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250     501.959 r       N7_0_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000     501.959         N14[2]           
                                                                           r       rom_addr[2]/D (GTP_DFF_C)

 Data arrival time                                                 501.959         Logic Levels: 1  
                                                                                   Logic: 0.573ns(45.261%), Route: 0.693ns(54.739%)
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (falling edge)
                                                       500.000     500.000 f                        
                                                         0.000     500.000 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        0.000     500.000         nt_da_clk        
                                                                                   N13/I (GTP_INV)  
                                   td                    0.000     500.000 r       N13/Z (GTP_INV)  
                                   net (fanout=10)       0.693     500.693         N13              
                                                                           r       rom_addr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     500.693                          
 clock uncertainty                                       0.000     500.693                          

 Hold time                                               0.039     500.732                          

 Data required time                                                500.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                500.732                          
 Data arrival time                                                 501.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : da_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207       1.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.063       3.270 f       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.903       4.173         nt_da_data[0]    
                                                                                   da_data_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       6.976 f       da_data_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.976         da_data[0]       
 da_data[0]                                                                f       da_data[0] (port)

 Data arrival time                                                   6.976         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207       1.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.063       3.270 f       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.903       4.173         nt_da_data[1]    
                                                                                   da_data_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       6.976 f       da_data_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.976         da_data[1]       
 da_data[1]                                                                f       da_data[1] (port)

 Data arrival time                                                   6.976         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : da_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207       1.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.063       3.270 f       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[2] (GTP_DRM9K)
                                   net (fanout=1)        0.903       4.173         nt_da_data[2]    
                                                                                   da_data_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803       6.976 f       da_data_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.976         da_data[2]       
 da_data[2]                                                                f       da_data[2] (port)

 Data arrival time                                                   6.976         Logic Levels: 1  
                                                                                   Logic: 4.866ns(84.347%), Route: 0.903ns(15.653%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : da_clk (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.320       3.716         nt_da_clk        
                                                                                   da_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.424 r       da_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.424         da_clk           
 da_clk                                                                    r       da_clk (port)    

 Data arrival time                                                   6.424         Logic Levels: 3  
                                                                                   Logic: 4.013ns(62.469%), Route: 2.411ns(37.531%)
====================================================================================================

====================================================================================================

Startpoint  : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : da_data[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207       1.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.045       3.252 r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.903       4.155         nt_da_data[0]    
                                                                                   da_data_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.708       6.863 r       da_data_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.863         da_data[0]       
 da_data[0]                                                                r       da_data[0] (port)

 Data arrival time                                                   6.863         Logic Levels: 1  
                                                                                   Logic: 4.753ns(84.035%), Route: 0.903ns(15.965%)
====================================================================================================

====================================================================================================

Startpoint  : u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
Endpoint    : da_data[1] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_clock_125m|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=4)        1.207       1.207         nt_da_clk        
                                                                           r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)

                                   tco                   2.045       3.252 r       u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.903       4.155         nt_da_data[1]    
                                                                                   da_data_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.708       6.863 r       da_data_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.863         da_data[1]       
 da_data[1]                                                                r       da_data[1] (port)

 Data arrival time                                                   6.863         Logic Levels: 1  
                                                                                   Logic: 4.753ns(84.035%), Route: 0.903ns(15.965%)
====================================================================================================

{ad_clock_125m|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 499.102     500.000         0.898           High Pulse Width                          u_rom/U_ipml_rom_rom_triangular_wave/U_ipml_spram_rom_triangular_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                            
+----------------------------------------------------------------------------------------------------+
| Input      | D:/admin/desktop/AD_DA_50H/AD9708_triangular_wave/compile/top_comp.adf               
|            | D:/admin/desktop/AD_DA_50H/AD9708_triangular_wave/source/ad_9708_wave.fdc            
| Output     | D:/admin/desktop/AD_DA_50H/AD9708_triangular_wave/synthesize/top_syn.adf             
|            | D:/admin/desktop/AD_DA_50H/AD9708_triangular_wave/synthesize/top_syn.vm              
|            | D:/admin/desktop/AD_DA_50H/AD9708_triangular_wave/synthesize/top_controlsets.txt     
|            | D:/admin/desktop/AD_DA_50H/AD9708_triangular_wave/synthesize/snr.db                  
|            | D:/admin/desktop/AD_DA_50H/AD9708_triangular_wave/synthesize/top.snr                 
+----------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 255 MB
Total CPU  time to synthesize completion : 0h:0m:2s
Process Total CPU  time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
