

================================================================
== Vitis HLS Report for 'spmm_hls'
================================================================
* Date:           Thu Sep 11 18:20:10 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 12 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%batch = alloca i32 1"   --->   Operation 17 'alloca' 'batch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %K"   --->   Operation 18 'read' 'K_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 19 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %nnz"   --->   Operation 20 'read' 'nnz_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 21 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_stream = alloca i64 1" [src/spmm_device_fpga.cpp:120]   --->   Operation 22 'alloca' 'A_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf0_eor_V = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 23 'alloca' 'buf0_eor_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf0_eor_V_1 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 24 'alloca' 'buf0_eor_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf0_eor_V_2 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 25 'alloca' 'buf0_eor_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf0_eor_V_3 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 26 'alloca' 'buf0_eor_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buf0_eor_V_4 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 27 'alloca' 'buf0_eor_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buf0_eor_V_5 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 28 'alloca' 'buf0_eor_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buf0_eor_V_6 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 29 'alloca' 'buf0_eor_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buf0_eor_V_7 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 30 'alloca' 'buf0_eor_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buf0_eor_V_8 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 31 'alloca' 'buf0_eor_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buf0_eor_V_9 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 32 'alloca' 'buf0_eor_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buf0_eor_V_10 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 33 'alloca' 'buf0_eor_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buf0_eor_V_11 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 34 'alloca' 'buf0_eor_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buf0_eor_V_12 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 35 'alloca' 'buf0_eor_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buf0_eor_V_13 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 36 'alloca' 'buf0_eor_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buf0_eor_V_14 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 37 'alloca' 'buf0_eor_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buf0_eor_V_15 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 38 'alloca' 'buf0_eor_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buf0_col_V = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 39 'alloca' 'buf0_col_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buf0_col_V_1 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 40 'alloca' 'buf0_col_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buf0_col_V_2 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 41 'alloca' 'buf0_col_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buf0_col_V_3 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 42 'alloca' 'buf0_col_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buf0_col_V_4 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 43 'alloca' 'buf0_col_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buf0_col_V_5 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 44 'alloca' 'buf0_col_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf0_col_V_6 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 45 'alloca' 'buf0_col_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf0_col_V_7 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 46 'alloca' 'buf0_col_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf0_col_V_8 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 47 'alloca' 'buf0_col_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf0_col_V_9 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 48 'alloca' 'buf0_col_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf0_col_V_10 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 49 'alloca' 'buf0_col_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buf0_col_V_11 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 50 'alloca' 'buf0_col_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buf0_col_V_12 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 51 'alloca' 'buf0_col_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buf0_col_V_13 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 52 'alloca' 'buf0_col_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buf0_col_V_14 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 53 'alloca' 'buf0_col_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buf0_col_V_15 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 54 'alloca' 'buf0_col_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buf0_value_V = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 55 'alloca' 'buf0_value_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buf0_value_V_1 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 56 'alloca' 'buf0_value_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buf0_value_V_2 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 57 'alloca' 'buf0_value_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buf0_value_V_3 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 58 'alloca' 'buf0_value_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buf0_value_V_4 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 59 'alloca' 'buf0_value_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buf0_value_V_5 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 60 'alloca' 'buf0_value_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buf0_value_V_6 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 61 'alloca' 'buf0_value_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buf0_value_V_7 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 62 'alloca' 'buf0_value_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buf0_value_V_8 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 63 'alloca' 'buf0_value_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buf0_value_V_9 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 64 'alloca' 'buf0_value_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buf0_value_V_10 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 65 'alloca' 'buf0_value_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buf0_value_V_11 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 66 'alloca' 'buf0_value_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buf0_value_V_12 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 67 'alloca' 'buf0_value_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buf0_value_V_13 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 68 'alloca' 'buf0_value_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buf0_value_V_14 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 69 'alloca' 'buf0_value_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buf0_value_V_15 = alloca i64 1" [src/spmm_device_fpga.cpp:124]   --->   Operation 70 'alloca' 'buf0_value_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buf1_eor_V = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 71 'alloca' 'buf1_eor_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buf1_eor_V_1 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 72 'alloca' 'buf1_eor_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buf1_eor_V_2 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 73 'alloca' 'buf1_eor_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buf1_eor_V_3 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 74 'alloca' 'buf1_eor_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buf1_eor_V_4 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 75 'alloca' 'buf1_eor_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buf1_eor_V_5 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 76 'alloca' 'buf1_eor_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buf1_eor_V_6 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 77 'alloca' 'buf1_eor_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buf1_eor_V_7 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 78 'alloca' 'buf1_eor_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buf1_eor_V_8 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 79 'alloca' 'buf1_eor_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buf1_eor_V_9 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 80 'alloca' 'buf1_eor_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buf1_eor_V_10 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 81 'alloca' 'buf1_eor_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buf1_eor_V_11 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 82 'alloca' 'buf1_eor_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buf1_eor_V_12 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 83 'alloca' 'buf1_eor_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buf1_eor_V_13 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 84 'alloca' 'buf1_eor_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buf1_eor_V_14 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 85 'alloca' 'buf1_eor_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buf1_eor_V_15 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 86 'alloca' 'buf1_eor_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buf1_col_V = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 87 'alloca' 'buf1_col_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buf1_col_V_1 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 88 'alloca' 'buf1_col_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buf1_col_V_2 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 89 'alloca' 'buf1_col_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buf1_col_V_3 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 90 'alloca' 'buf1_col_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buf1_col_V_4 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 91 'alloca' 'buf1_col_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buf1_col_V_5 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 92 'alloca' 'buf1_col_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buf1_col_V_6 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 93 'alloca' 'buf1_col_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buf1_col_V_7 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 94 'alloca' 'buf1_col_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buf1_col_V_8 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 95 'alloca' 'buf1_col_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buf1_col_V_9 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 96 'alloca' 'buf1_col_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buf1_col_V_10 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 97 'alloca' 'buf1_col_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buf1_col_V_11 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 98 'alloca' 'buf1_col_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buf1_col_V_12 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 99 'alloca' 'buf1_col_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buf1_col_V_13 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 100 'alloca' 'buf1_col_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buf1_col_V_14 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 101 'alloca' 'buf1_col_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buf1_col_V_15 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 102 'alloca' 'buf1_col_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buf1_value_V = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 103 'alloca' 'buf1_value_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buf1_value_V_1 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 104 'alloca' 'buf1_value_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buf1_value_V_2 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 105 'alloca' 'buf1_value_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buf1_value_V_3 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 106 'alloca' 'buf1_value_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buf1_value_V_4 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 107 'alloca' 'buf1_value_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buf1_value_V_5 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 108 'alloca' 'buf1_value_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buf1_value_V_6 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 109 'alloca' 'buf1_value_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buf1_value_V_7 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 110 'alloca' 'buf1_value_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buf1_value_V_8 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 111 'alloca' 'buf1_value_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buf1_value_V_9 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 112 'alloca' 'buf1_value_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buf1_value_V_10 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 113 'alloca' 'buf1_value_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buf1_value_V_11 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 114 'alloca' 'buf1_value_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%buf1_value_V_12 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 115 'alloca' 'buf1_value_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%buf1_value_V_13 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 116 'alloca' 'buf1_value_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%buf1_value_V_14 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 117 'alloca' 'buf1_value_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%buf1_value_V_15 = alloca i64 1" [src/spmm_device_fpga.cpp:125]   --->   Operation 118 'alloca' 'buf1_value_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%map_buf = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 119 'alloca' 'map_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%map_buf_1 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 120 'alloca' 'map_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%map_buf_2 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 121 'alloca' 'map_buf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%map_buf_3 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 122 'alloca' 'map_buf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%map_buf_4 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 123 'alloca' 'map_buf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%map_buf_5 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 124 'alloca' 'map_buf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%map_buf_6 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 125 'alloca' 'map_buf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%map_buf_7 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 126 'alloca' 'map_buf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%map_buf_8 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 127 'alloca' 'map_buf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%map_buf_9 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 128 'alloca' 'map_buf_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%map_buf_10 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 129 'alloca' 'map_buf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%map_buf_11 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 130 'alloca' 'map_buf_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%map_buf_12 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 131 'alloca' 'map_buf_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%map_buf_13 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 132 'alloca' 'map_buf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%map_buf_14 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 133 'alloca' 'map_buf_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%map_buf_15 = alloca i64 1" [src/spmm_device_fpga.cpp:128]   --->   Operation 134 'alloca' 'map_buf_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%Dense_Buf0 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 135 'alloca' 'Dense_Buf0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%Dense_Buf0_1 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 136 'alloca' 'Dense_Buf0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%Dense_Buf0_2 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 137 'alloca' 'Dense_Buf0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%Dense_Buf0_3 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 138 'alloca' 'Dense_Buf0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%Dense_Buf0_4 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 139 'alloca' 'Dense_Buf0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%Dense_Buf0_5 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 140 'alloca' 'Dense_Buf0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%Dense_Buf0_6 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 141 'alloca' 'Dense_Buf0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%Dense_Buf0_7 = alloca i64 1" [src/spmm_device_fpga.cpp:130]   --->   Operation 142 'alloca' 'Dense_Buf0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%Dense_Buf1 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 143 'alloca' 'Dense_Buf1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%Dense_Buf1_1 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 144 'alloca' 'Dense_Buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%Dense_Buf1_2 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 145 'alloca' 'Dense_Buf1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%Dense_Buf1_3 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 146 'alloca' 'Dense_Buf1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%Dense_Buf1_4 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 147 'alloca' 'Dense_Buf1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%Dense_Buf1_5 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 148 'alloca' 'Dense_Buf1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%Dense_Buf1_6 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 149 'alloca' 'Dense_Buf1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%Dense_Buf1_7 = alloca i64 1" [src/spmm_device_fpga.cpp:131]   --->   Operation 150 'alloca' 'Dense_Buf1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%Out_Buf0_0 = alloca i64 1"   --->   Operation 151 'alloca' 'Out_Buf0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%Out_Buf0_1 = alloca i64 1"   --->   Operation 152 'alloca' 'Out_Buf0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%Out_Buf0_2 = alloca i64 1"   --->   Operation 153 'alloca' 'Out_Buf0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%Out_Buf0_3 = alloca i64 1"   --->   Operation 154 'alloca' 'Out_Buf0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%Out_Buf0_4 = alloca i64 1"   --->   Operation 155 'alloca' 'Out_Buf0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%Out_Buf0_5 = alloca i64 1"   --->   Operation 156 'alloca' 'Out_Buf0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%Out_Buf0_6 = alloca i64 1"   --->   Operation 157 'alloca' 'Out_Buf0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%Out_Buf0_7 = alloca i64 1"   --->   Operation 158 'alloca' 'Out_Buf0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%Out_Buf1_0 = alloca i64 1"   --->   Operation 159 'alloca' 'Out_Buf1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%Out_Buf1_1 = alloca i64 1"   --->   Operation 160 'alloca' 'Out_Buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%Out_Buf1_2 = alloca i64 1"   --->   Operation 161 'alloca' 'Out_Buf1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%Out_Buf1_3 = alloca i64 1"   --->   Operation 162 'alloca' 'Out_Buf1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%Out_Buf1_4 = alloca i64 1"   --->   Operation 163 'alloca' 'Out_Buf1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%Out_Buf1_5 = alloca i64 1"   --->   Operation 164 'alloca' 'Out_Buf1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%Out_Buf1_6 = alloca i64 1"   --->   Operation 165 'alloca' 'Out_Buf1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%Out_Buf1_7 = alloca i64 1"   --->   Operation 166 'alloca' 'Out_Buf1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.38ns)   --->   "%store_ln144 = store i28 0, i28 %batch" [src/spmm_device_fpga.cpp:144]   --->   Operation 167 'store' 'store_ln144' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%spectopmodule_ln105 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [src/spmm_device_fpga.cpp:105]   --->   Operation 168 'spectopmodule' 'spectopmodule_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_16, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %nnz"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nnz, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %nnz, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_0, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_4, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %K"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %K, void @empty_1, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_stream_str, i32 1, void @p_str, void @p_str, i32 16, i32 16, i64 %A_stream, i64 %A_stream"   --->   Operation 187 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_12, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.88ns)   --->   "%add_ln142 = add i32 %nnz_read, i32 15" [src/spmm_device_fpga.cpp:142]   --->   Operation 189 'add' 'add_ln142' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln142, i32 31" [src/spmm_device_fpga.cpp:142]   --->   Operation 190 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.88ns)   --->   "%sub_ln142 = sub i32 4294967281, i32 %nnz_read" [src/spmm_device_fpga.cpp:142]   --->   Operation 191 'sub' 'sub_ln142' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %sub_ln142, i32 4, i32 31" [src/spmm_device_fpga.cpp:142]   --->   Operation 192 'partselect' 'trunc_ln142_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i28 %trunc_ln142_1" [src/spmm_device_fpga.cpp:142]   --->   Operation 193 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.85ns)   --->   "%sub_ln142_1 = sub i29 0, i29 %zext_ln142" [src/spmm_device_fpga.cpp:142]   --->   Operation 194 'sub' 'sub_ln142_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln142_2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln142, i32 4, i32 31" [src/spmm_device_fpga.cpp:142]   --->   Operation 195 'partselect' 'trunc_ln142_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i28 %trunc_ln142_2" [src/spmm_device_fpga.cpp:142]   --->   Operation 196 'zext' 'zext_ln142_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.29ns)   --->   "%total_batches = select i1 %tmp, i29 %sub_ln142_1, i29 %zext_ln142_1" [src/spmm_device_fpga.cpp:142]   --->   Operation 197 'select' 'total_batches' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.body" [src/spmm_device_fpga.cpp:144]   --->   Operation 198 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%batch_1 = load i28 %batch"   --->   Operation 199 'load' 'batch_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i28 %batch_1" [src/spmm_device_fpga.cpp:144]   --->   Operation 200 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.82ns)   --->   "%icmp_ln144 = icmp_slt  i29 %zext_ln144, i29 %total_batches" [src/spmm_device_fpga.cpp:144]   --->   Operation 201 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.85ns)   --->   "%add_ln144 = add i28 %batch_1, i28 1" [src/spmm_device_fpga.cpp:144]   --->   Operation 202 'add' 'add_ln144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.end.loopexit, void %for.body.split" [src/spmm_device_fpga.cpp:144]   --->   Operation 203 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%empty_36 = trunc i28 %batch_1"   --->   Operation 204 'trunc' 'empty_36' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i28.i7, i28 %batch_1, i7 0" [src/spmm_device_fpga.cpp:154]   --->   Operation 205 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i35 %shl_ln" [src/spmm_device_fpga.cpp:154]   --->   Operation 206 'zext' 'zext_ln154' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.14ns)   --->   "%add_ln154 = add i64 %zext_ln154, i64 %A_read" [src/spmm_device_fpga.cpp:154]   --->   Operation 207 'add' 'add_ln154' <Predicate = (icmp_ln144)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [src/spmm_device_fpga.cpp:160]   --->   Operation 208 'ret' 'ret_ln160' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 209 [2/2] (2.92ns)   --->   "%call_ln147 = call void @load_A, i64 %gmem0, i64 %add_ln154, i64 %A_stream" [src/spmm_device_fpga.cpp:147]   --->   Operation 209 'call' 'call_ln147' <Predicate = true> <Delay = 2.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/spmm_device_fpga.cpp:144]   --->   Operation 210 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln147 = call void @load_A, i64 %gmem0, i64 %add_ln154, i64 %A_stream" [src/spmm_device_fpga.cpp:147]   --->   Operation 211 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %empty_36, void %if.then, void %if.else" [src/spmm_device_fpga.cpp:145]   --->   Operation 212 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 213 [2/2] (0.00ns)   --->   "%call_ln148 = call void @load_stream_to_buffer, i64 %A_stream, i1 %buf0_eor_V, i1 %buf0_eor_V_1, i1 %buf0_eor_V_2, i1 %buf0_eor_V_3, i1 %buf0_eor_V_4, i1 %buf0_eor_V_5, i1 %buf0_eor_V_6, i1 %buf0_eor_V_7, i1 %buf0_eor_V_8, i1 %buf0_eor_V_9, i1 %buf0_eor_V_10, i1 %buf0_eor_V_11, i1 %buf0_eor_V_12, i1 %buf0_eor_V_13, i1 %buf0_eor_V_14, i1 %buf0_eor_V_15, i31 %buf0_col_V, i31 %buf0_col_V_1, i31 %buf0_col_V_2, i31 %buf0_col_V_3, i31 %buf0_col_V_4, i31 %buf0_col_V_5, i31 %buf0_col_V_6, i31 %buf0_col_V_7, i31 %buf0_col_V_8, i31 %buf0_col_V_9, i31 %buf0_col_V_10, i31 %buf0_col_V_11, i31 %buf0_col_V_12, i31 %buf0_col_V_13, i31 %buf0_col_V_14, i31 %buf0_col_V_15, i32 %buf0_value_V, i32 %buf0_value_V_1, i32 %buf0_value_V_2, i32 %buf0_value_V_3, i32 %buf0_value_V_4, i32 %buf0_value_V_5, i32 %buf0_value_V_6, i32 %buf0_value_V_7, i32 %buf0_value_V_8, i32 %buf0_value_V_9, i32 %buf0_value_V_10, i32 %buf0_value_V_11, i32 %buf0_value_V_12, i32 %buf0_value_V_13, i32 %buf0_value_V_14, i32 %buf0_value_V_15" [src/spmm_device_fpga.cpp:148]   --->   Operation 213 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.37>
ST_7 : Operation 214 [1/2] (1.37ns)   --->   "%call_ln148 = call void @load_stream_to_buffer, i64 %A_stream, i1 %buf0_eor_V, i1 %buf0_eor_V_1, i1 %buf0_eor_V_2, i1 %buf0_eor_V_3, i1 %buf0_eor_V_4, i1 %buf0_eor_V_5, i1 %buf0_eor_V_6, i1 %buf0_eor_V_7, i1 %buf0_eor_V_8, i1 %buf0_eor_V_9, i1 %buf0_eor_V_10, i1 %buf0_eor_V_11, i1 %buf0_eor_V_12, i1 %buf0_eor_V_13, i1 %buf0_eor_V_14, i1 %buf0_eor_V_15, i31 %buf0_col_V, i31 %buf0_col_V_1, i31 %buf0_col_V_2, i31 %buf0_col_V_3, i31 %buf0_col_V_4, i31 %buf0_col_V_5, i31 %buf0_col_V_6, i31 %buf0_col_V_7, i31 %buf0_col_V_8, i31 %buf0_col_V_9, i31 %buf0_col_V_10, i31 %buf0_col_V_11, i31 %buf0_col_V_12, i31 %buf0_col_V_13, i31 %buf0_col_V_14, i31 %buf0_col_V_15, i32 %buf0_value_V, i32 %buf0_value_V_1, i32 %buf0_value_V_2, i32 %buf0_value_V_3, i32 %buf0_value_V_4, i32 %buf0_value_V_5, i32 %buf0_value_V_6, i32 %buf0_value_V_7, i32 %buf0_value_V_8, i32 %buf0_value_V_9, i32 %buf0_value_V_10, i32 %buf0_value_V_11, i32 %buf0_value_V_12, i32 %buf0_value_V_13, i32 %buf0_value_V_14, i32 %buf0_value_V_15" [src/spmm_device_fpga.cpp:148]   --->   Operation 214 'call' 'call_ln148' <Predicate = true> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.11>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%buf0_col_V_load = load i31 %buf0_col_V" [src/spmm_device_fpga.cpp:149]   --->   Operation 215 'load' 'buf0_col_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%buf0_col_V_1_load = load i31 %buf0_col_V_1" [src/spmm_device_fpga.cpp:149]   --->   Operation 216 'load' 'buf0_col_V_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%buf0_col_V_2_load = load i31 %buf0_col_V_2" [src/spmm_device_fpga.cpp:149]   --->   Operation 217 'load' 'buf0_col_V_2_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%buf0_col_V_3_load = load i31 %buf0_col_V_3" [src/spmm_device_fpga.cpp:149]   --->   Operation 218 'load' 'buf0_col_V_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%buf0_col_V_4_load = load i31 %buf0_col_V_4" [src/spmm_device_fpga.cpp:149]   --->   Operation 219 'load' 'buf0_col_V_4_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%buf0_col_V_5_load = load i31 %buf0_col_V_5" [src/spmm_device_fpga.cpp:149]   --->   Operation 220 'load' 'buf0_col_V_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%buf0_col_V_6_load = load i31 %buf0_col_V_6" [src/spmm_device_fpga.cpp:149]   --->   Operation 221 'load' 'buf0_col_V_6_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%buf0_col_V_7_load = load i31 %buf0_col_V_7" [src/spmm_device_fpga.cpp:149]   --->   Operation 222 'load' 'buf0_col_V_7_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%buf0_col_V_8_load = load i31 %buf0_col_V_8" [src/spmm_device_fpga.cpp:149]   --->   Operation 223 'load' 'buf0_col_V_8_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%buf0_col_V_9_load = load i31 %buf0_col_V_9" [src/spmm_device_fpga.cpp:149]   --->   Operation 224 'load' 'buf0_col_V_9_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%buf0_col_V_10_load = load i31 %buf0_col_V_10" [src/spmm_device_fpga.cpp:149]   --->   Operation 225 'load' 'buf0_col_V_10_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%buf0_col_V_11_load = load i31 %buf0_col_V_11" [src/spmm_device_fpga.cpp:149]   --->   Operation 226 'load' 'buf0_col_V_11_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%buf0_col_V_12_load = load i31 %buf0_col_V_12" [src/spmm_device_fpga.cpp:149]   --->   Operation 227 'load' 'buf0_col_V_12_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%buf0_col_V_13_load = load i31 %buf0_col_V_13" [src/spmm_device_fpga.cpp:149]   --->   Operation 228 'load' 'buf0_col_V_13_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%buf0_col_V_14_load = load i31 %buf0_col_V_14" [src/spmm_device_fpga.cpp:149]   --->   Operation 229 'load' 'buf0_col_V_14_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%buf0_col_V_15_load = load i31 %buf0_col_V_15" [src/spmm_device_fpga.cpp:149]   --->   Operation 230 'load' 'buf0_col_V_15_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [2/2] (1.11ns)   --->   "%call_ln149 = call void @load_dense_accoding_A, i31 %buf0_col_V_load, i31 %buf0_col_V_1_load, i31 %buf0_col_V_2_load, i31 %buf0_col_V_3_load, i31 %buf0_col_V_4_load, i31 %buf0_col_V_5_load, i31 %buf0_col_V_6_load, i31 %buf0_col_V_7_load, i31 %buf0_col_V_8_load, i31 %buf0_col_V_9_load, i31 %buf0_col_V_10_load, i31 %buf0_col_V_11_load, i31 %buf0_col_V_12_load, i31 %buf0_col_V_13_load, i31 %buf0_col_V_14_load, i31 %buf0_col_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:149]   --->   Operation 231 'call' 'call_ln149' <Predicate = true> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 232 [1/2] (2.51ns)   --->   "%call_ln149 = call void @load_dense_accoding_A, i31 %buf0_col_V_load, i31 %buf0_col_V_1_load, i31 %buf0_col_V_2_load, i31 %buf0_col_V_3_load, i31 %buf0_col_V_4_load, i31 %buf0_col_V_5_load, i31 %buf0_col_V_6_load, i31 %buf0_col_V_7_load, i31 %buf0_col_V_8_load, i31 %buf0_col_V_9_load, i31 %buf0_col_V_10_load, i31 %buf0_col_V_11_load, i31 %buf0_col_V_12_load, i31 %buf0_col_V_13_load, i31 %buf0_col_V_14_load, i31 %buf0_col_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:149]   --->   Operation 232 'call' 'call_ln149' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.86>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%buf0_eor_V_load = load i1 %buf0_eor_V" [src/spmm_device_fpga.cpp:150]   --->   Operation 233 'load' 'buf0_eor_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%buf0_eor_V_1_load = load i1 %buf0_eor_V_1" [src/spmm_device_fpga.cpp:150]   --->   Operation 234 'load' 'buf0_eor_V_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%buf0_eor_V_2_load = load i1 %buf0_eor_V_2" [src/spmm_device_fpga.cpp:150]   --->   Operation 235 'load' 'buf0_eor_V_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%buf0_eor_V_3_load = load i1 %buf0_eor_V_3" [src/spmm_device_fpga.cpp:150]   --->   Operation 236 'load' 'buf0_eor_V_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%buf0_eor_V_4_load = load i1 %buf0_eor_V_4" [src/spmm_device_fpga.cpp:150]   --->   Operation 237 'load' 'buf0_eor_V_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%buf0_eor_V_5_load = load i1 %buf0_eor_V_5" [src/spmm_device_fpga.cpp:150]   --->   Operation 238 'load' 'buf0_eor_V_5_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%buf0_eor_V_6_load = load i1 %buf0_eor_V_6" [src/spmm_device_fpga.cpp:150]   --->   Operation 239 'load' 'buf0_eor_V_6_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%buf0_eor_V_7_load = load i1 %buf0_eor_V_7" [src/spmm_device_fpga.cpp:150]   --->   Operation 240 'load' 'buf0_eor_V_7_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%buf0_eor_V_8_load = load i1 %buf0_eor_V_8" [src/spmm_device_fpga.cpp:150]   --->   Operation 241 'load' 'buf0_eor_V_8_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%buf0_eor_V_9_load = load i1 %buf0_eor_V_9" [src/spmm_device_fpga.cpp:150]   --->   Operation 242 'load' 'buf0_eor_V_9_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%buf0_eor_V_10_load = load i1 %buf0_eor_V_10" [src/spmm_device_fpga.cpp:150]   --->   Operation 243 'load' 'buf0_eor_V_10_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%buf0_eor_V_11_load = load i1 %buf0_eor_V_11" [src/spmm_device_fpga.cpp:150]   --->   Operation 244 'load' 'buf0_eor_V_11_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%buf0_eor_V_12_load = load i1 %buf0_eor_V_12" [src/spmm_device_fpga.cpp:150]   --->   Operation 245 'load' 'buf0_eor_V_12_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%buf0_eor_V_13_load = load i1 %buf0_eor_V_13" [src/spmm_device_fpga.cpp:150]   --->   Operation 246 'load' 'buf0_eor_V_13_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%buf0_eor_V_14_load = load i1 %buf0_eor_V_14" [src/spmm_device_fpga.cpp:150]   --->   Operation 247 'load' 'buf0_eor_V_14_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%buf0_eor_V_15_load = load i1 %buf0_eor_V_15" [src/spmm_device_fpga.cpp:150]   --->   Operation 248 'load' 'buf0_eor_V_15_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%buf0_value_V_load = load i32 %buf0_value_V" [src/spmm_device_fpga.cpp:150]   --->   Operation 249 'load' 'buf0_value_V_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%buf0_value_V_1_load = load i32 %buf0_value_V_1" [src/spmm_device_fpga.cpp:150]   --->   Operation 250 'load' 'buf0_value_V_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%buf0_value_V_2_load = load i32 %buf0_value_V_2" [src/spmm_device_fpga.cpp:150]   --->   Operation 251 'load' 'buf0_value_V_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%buf0_value_V_3_load = load i32 %buf0_value_V_3" [src/spmm_device_fpga.cpp:150]   --->   Operation 252 'load' 'buf0_value_V_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%buf0_value_V_4_load = load i32 %buf0_value_V_4" [src/spmm_device_fpga.cpp:150]   --->   Operation 253 'load' 'buf0_value_V_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%buf0_value_V_5_load = load i32 %buf0_value_V_5" [src/spmm_device_fpga.cpp:150]   --->   Operation 254 'load' 'buf0_value_V_5_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%buf0_value_V_6_load = load i32 %buf0_value_V_6" [src/spmm_device_fpga.cpp:150]   --->   Operation 255 'load' 'buf0_value_V_6_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%buf0_value_V_7_load = load i32 %buf0_value_V_7" [src/spmm_device_fpga.cpp:150]   --->   Operation 256 'load' 'buf0_value_V_7_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%buf0_value_V_8_load = load i32 %buf0_value_V_8" [src/spmm_device_fpga.cpp:150]   --->   Operation 257 'load' 'buf0_value_V_8_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%buf0_value_V_9_load = load i32 %buf0_value_V_9" [src/spmm_device_fpga.cpp:150]   --->   Operation 258 'load' 'buf0_value_V_9_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%buf0_value_V_10_load = load i32 %buf0_value_V_10" [src/spmm_device_fpga.cpp:150]   --->   Operation 259 'load' 'buf0_value_V_10_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%buf0_value_V_11_load = load i32 %buf0_value_V_11" [src/spmm_device_fpga.cpp:150]   --->   Operation 260 'load' 'buf0_value_V_11_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%buf0_value_V_12_load = load i32 %buf0_value_V_12" [src/spmm_device_fpga.cpp:150]   --->   Operation 261 'load' 'buf0_value_V_12_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%buf0_value_V_13_load = load i32 %buf0_value_V_13" [src/spmm_device_fpga.cpp:150]   --->   Operation 262 'load' 'buf0_value_V_13_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%buf0_value_V_14_load = load i32 %buf0_value_V_14" [src/spmm_device_fpga.cpp:150]   --->   Operation 263 'load' 'buf0_value_V_14_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%buf0_value_V_15_load = load i32 %buf0_value_V_15" [src/spmm_device_fpga.cpp:150]   --->   Operation 264 'load' 'buf0_value_V_15_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%map_buf_load = load i32 %map_buf" [src/spmm_device_fpga.cpp:150]   --->   Operation 265 'load' 'map_buf_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%map_buf_1_load = load i1 %map_buf_1" [src/spmm_device_fpga.cpp:150]   --->   Operation 266 'load' 'map_buf_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%map_buf_2_load = load i2 %map_buf_2" [src/spmm_device_fpga.cpp:150]   --->   Operation 267 'load' 'map_buf_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%map_buf_3_load = load i1 %map_buf_3" [src/spmm_device_fpga.cpp:150]   --->   Operation 268 'load' 'map_buf_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%map_buf_4_load = load i3 %map_buf_4" [src/spmm_device_fpga.cpp:150]   --->   Operation 269 'load' 'map_buf_4_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%map_buf_5_load = load i3 %map_buf_5" [src/spmm_device_fpga.cpp:150]   --->   Operation 270 'load' 'map_buf_5_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%map_buf_6_load = load i2 %map_buf_6" [src/spmm_device_fpga.cpp:150]   --->   Operation 271 'load' 'map_buf_6_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%map_buf_7_load = load i1 %map_buf_7" [src/spmm_device_fpga.cpp:150]   --->   Operation 272 'load' 'map_buf_7_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%map_buf_8_load = load i4 %map_buf_8" [src/spmm_device_fpga.cpp:150]   --->   Operation 273 'load' 'map_buf_8_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%map_buf_9_load = load i4 %map_buf_9" [src/spmm_device_fpga.cpp:150]   --->   Operation 274 'load' 'map_buf_9_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%map_buf_10_load = load i4 %map_buf_10" [src/spmm_device_fpga.cpp:150]   --->   Operation 275 'load' 'map_buf_10_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%map_buf_11_load = load i4 %map_buf_11" [src/spmm_device_fpga.cpp:150]   --->   Operation 276 'load' 'map_buf_11_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%map_buf_12_load = load i3 %map_buf_12" [src/spmm_device_fpga.cpp:150]   --->   Operation 277 'load' 'map_buf_12_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%map_buf_13_load = load i3 %map_buf_13" [src/spmm_device_fpga.cpp:150]   --->   Operation 278 'load' 'map_buf_13_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%map_buf_14_load = load i2 %map_buf_14" [src/spmm_device_fpga.cpp:150]   --->   Operation 279 'load' 'map_buf_14_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%map_buf_15_load = load i4 %map_buf_15" [src/spmm_device_fpga.cpp:150]   --->   Operation 280 'load' 'map_buf_15_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [2/2] (2.86ns)   --->   "%call_ln150 = call void @pe, i1 %buf0_eor_V_load, i1 %buf0_eor_V_1_load, i1 %buf0_eor_V_2_load, i1 %buf0_eor_V_3_load, i1 %buf0_eor_V_4_load, i1 %buf0_eor_V_5_load, i1 %buf0_eor_V_6_load, i1 %buf0_eor_V_7_load, i1 %buf0_eor_V_8_load, i1 %buf0_eor_V_9_load, i1 %buf0_eor_V_10_load, i1 %buf0_eor_V_11_load, i1 %buf0_eor_V_12_load, i1 %buf0_eor_V_13_load, i1 %buf0_eor_V_14_load, i1 %buf0_eor_V_15_load, i32 %buf0_value_V_load, i32 %buf0_value_V_1_load, i32 %buf0_value_V_2_load, i32 %buf0_value_V_3_load, i32 %buf0_value_V_4_load, i32 %buf0_value_V_5_load, i32 %buf0_value_V_6_load, i32 %buf0_value_V_7_load, i32 %buf0_value_V_8_load, i32 %buf0_value_V_9_load, i32 %buf0_value_V_10_load, i32 %buf0_value_V_11_load, i32 %buf0_value_V_12_load, i32 %buf0_value_V_13_load, i32 %buf0_value_V_14_load, i32 %buf0_value_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %map_buf_load, i1 %map_buf_1_load, i2 %map_buf_2_load, i1 %map_buf_3_load, i3 %map_buf_4_load, i3 %map_buf_5_load, i2 %map_buf_6_load, i1 %map_buf_7_load, i4 %map_buf_8_load, i4 %map_buf_9_load, i4 %map_buf_10_load, i4 %map_buf_11_load, i3 %map_buf_12_load, i3 %map_buf_13_load, i2 %map_buf_14_load, i4 %map_buf_15_load, i32 %Out_Buf0_0, i32 %Out_Buf0_1, i32 %Out_Buf0_2, i32 %Out_Buf0_3, i32 %Out_Buf0_4, i32 %Out_Buf0_5, i32 %Out_Buf0_6, i32 %Out_Buf0_7, i32 %K_read" [src/spmm_device_fpga.cpp:150]   --->   Operation 281 'call' 'call_ln150' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.38>
ST_11 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln150 = call void @pe, i1 %buf0_eor_V_load, i1 %buf0_eor_V_1_load, i1 %buf0_eor_V_2_load, i1 %buf0_eor_V_3_load, i1 %buf0_eor_V_4_load, i1 %buf0_eor_V_5_load, i1 %buf0_eor_V_6_load, i1 %buf0_eor_V_7_load, i1 %buf0_eor_V_8_load, i1 %buf0_eor_V_9_load, i1 %buf0_eor_V_10_load, i1 %buf0_eor_V_11_load, i1 %buf0_eor_V_12_load, i1 %buf0_eor_V_13_load, i1 %buf0_eor_V_14_load, i1 %buf0_eor_V_15_load, i32 %buf0_value_V_load, i32 %buf0_value_V_1_load, i32 %buf0_value_V_2_load, i32 %buf0_value_V_3_load, i32 %buf0_value_V_4_load, i32 %buf0_value_V_5_load, i32 %buf0_value_V_6_load, i32 %buf0_value_V_7_load, i32 %buf0_value_V_8_load, i32 %buf0_value_V_9_load, i32 %buf0_value_V_10_load, i32 %buf0_value_V_11_load, i32 %buf0_value_V_12_load, i32 %buf0_value_V_13_load, i32 %buf0_value_V_14_load, i32 %buf0_value_V_15_load, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %map_buf_load, i1 %map_buf_1_load, i2 %map_buf_2_load, i1 %map_buf_3_load, i3 %map_buf_4_load, i3 %map_buf_5_load, i2 %map_buf_6_load, i1 %map_buf_7_load, i4 %map_buf_8_load, i4 %map_buf_9_load, i4 %map_buf_10_load, i4 %map_buf_11_load, i3 %map_buf_12_load, i3 %map_buf_13_load, i2 %map_buf_14_load, i4 %map_buf_15_load, i32 %Out_Buf0_0, i32 %Out_Buf0_1, i32 %Out_Buf0_2, i32 %Out_Buf0_3, i32 %Out_Buf0_4, i32 %Out_Buf0_5, i32 %Out_Buf0_6, i32 %Out_Buf0_7, i32 %K_read" [src/spmm_device_fpga.cpp:150]   --->   Operation 282 'call' 'call_ln150' <Predicate = (!empty_36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln152 = br void %for.inc" [src/spmm_device_fpga.cpp:152]   --->   Operation 283 'br' 'br_ln152' <Predicate = (!empty_36)> <Delay = 0.00>
ST_11 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln157 = call void @pe, i1 %buf1_eor_V_load, i1 %buf1_eor_V_1_load, i1 %buf1_eor_V_2_load, i1 %buf1_eor_V_3_load, i1 %buf1_eor_V_4_load, i1 %buf1_eor_V_5_load, i1 %buf1_eor_V_6_load, i1 %buf1_eor_V_7_load, i1 %buf1_eor_V_8_load, i1 %buf1_eor_V_9_load, i1 %buf1_eor_V_10_load, i1 %buf1_eor_V_11_load, i1 %buf1_eor_V_12_load, i1 %buf1_eor_V_13_load, i1 %buf1_eor_V_14_load, i1 %buf1_eor_V_15_load, i32 %buf1_value_V_load, i32 %buf1_value_V_1_load, i32 %buf1_value_V_2_load, i32 %buf1_value_V_3_load, i32 %buf1_value_V_4_load, i32 %buf1_value_V_5_load, i32 %buf1_value_V_6_load, i32 %buf1_value_V_7_load, i32 %buf1_value_V_8_load, i32 %buf1_value_V_9_load, i32 %buf1_value_V_10_load, i32 %buf1_value_V_11_load, i32 %buf1_value_V_12_load, i32 %buf1_value_V_13_load, i32 %buf1_value_V_14_load, i32 %buf1_value_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i32 %map_buf_load_1, i1 %map_buf_1_load_1, i2 %map_buf_2_load_1, i1 %map_buf_3_load_1, i3 %map_buf_4_load_1, i3 %map_buf_5_load_1, i2 %map_buf_6_load_1, i1 %map_buf_7_load_1, i4 %map_buf_8_load_1, i4 %map_buf_9_load_1, i4 %map_buf_10_load_1, i4 %map_buf_11_load_1, i3 %map_buf_12_load_1, i3 %map_buf_13_load_1, i2 %map_buf_14_load_1, i4 %map_buf_15_load_1, i32 %Out_Buf1_0, i32 %Out_Buf1_1, i32 %Out_Buf1_2, i32 %Out_Buf1_3, i32 %Out_Buf1_4, i32 %Out_Buf1_5, i32 %Out_Buf1_6, i32 %Out_Buf1_7, i32 %K_read" [src/spmm_device_fpga.cpp:157]   --->   Operation 284 'call' 'call_ln157' <Predicate = (empty_36)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 285 'br' 'br_ln0' <Predicate = (empty_36)> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.38ns)   --->   "%store_ln144 = store i28 %add_ln144, i28 %batch" [src/spmm_device_fpga.cpp:144]   --->   Operation 286 'store' 'store_ln144' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.body" [src/spmm_device_fpga.cpp:144]   --->   Operation 287 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 288 [2/2] (0.00ns)   --->   "%call_ln155 = call void @load_stream_to_buffer, i64 %A_stream, i1 %buf1_eor_V, i1 %buf1_eor_V_1, i1 %buf1_eor_V_2, i1 %buf1_eor_V_3, i1 %buf1_eor_V_4, i1 %buf1_eor_V_5, i1 %buf1_eor_V_6, i1 %buf1_eor_V_7, i1 %buf1_eor_V_8, i1 %buf1_eor_V_9, i1 %buf1_eor_V_10, i1 %buf1_eor_V_11, i1 %buf1_eor_V_12, i1 %buf1_eor_V_13, i1 %buf1_eor_V_14, i1 %buf1_eor_V_15, i31 %buf1_col_V, i31 %buf1_col_V_1, i31 %buf1_col_V_2, i31 %buf1_col_V_3, i31 %buf1_col_V_4, i31 %buf1_col_V_5, i31 %buf1_col_V_6, i31 %buf1_col_V_7, i31 %buf1_col_V_8, i31 %buf1_col_V_9, i31 %buf1_col_V_10, i31 %buf1_col_V_11, i31 %buf1_col_V_12, i31 %buf1_col_V_13, i31 %buf1_col_V_14, i31 %buf1_col_V_15, i32 %buf1_value_V, i32 %buf1_value_V_1, i32 %buf1_value_V_2, i32 %buf1_value_V_3, i32 %buf1_value_V_4, i32 %buf1_value_V_5, i32 %buf1_value_V_6, i32 %buf1_value_V_7, i32 %buf1_value_V_8, i32 %buf1_value_V_9, i32 %buf1_value_V_10, i32 %buf1_value_V_11, i32 %buf1_value_V_12, i32 %buf1_value_V_13, i32 %buf1_value_V_14, i32 %buf1_value_V_15" [src/spmm_device_fpga.cpp:155]   --->   Operation 288 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 1.37>
ST_13 : Operation 289 [1/2] (1.37ns)   --->   "%call_ln155 = call void @load_stream_to_buffer, i64 %A_stream, i1 %buf1_eor_V, i1 %buf1_eor_V_1, i1 %buf1_eor_V_2, i1 %buf1_eor_V_3, i1 %buf1_eor_V_4, i1 %buf1_eor_V_5, i1 %buf1_eor_V_6, i1 %buf1_eor_V_7, i1 %buf1_eor_V_8, i1 %buf1_eor_V_9, i1 %buf1_eor_V_10, i1 %buf1_eor_V_11, i1 %buf1_eor_V_12, i1 %buf1_eor_V_13, i1 %buf1_eor_V_14, i1 %buf1_eor_V_15, i31 %buf1_col_V, i31 %buf1_col_V_1, i31 %buf1_col_V_2, i31 %buf1_col_V_3, i31 %buf1_col_V_4, i31 %buf1_col_V_5, i31 %buf1_col_V_6, i31 %buf1_col_V_7, i31 %buf1_col_V_8, i31 %buf1_col_V_9, i31 %buf1_col_V_10, i31 %buf1_col_V_11, i31 %buf1_col_V_12, i31 %buf1_col_V_13, i31 %buf1_col_V_14, i31 %buf1_col_V_15, i32 %buf1_value_V, i32 %buf1_value_V_1, i32 %buf1_value_V_2, i32 %buf1_value_V_3, i32 %buf1_value_V_4, i32 %buf1_value_V_5, i32 %buf1_value_V_6, i32 %buf1_value_V_7, i32 %buf1_value_V_8, i32 %buf1_value_V_9, i32 %buf1_value_V_10, i32 %buf1_value_V_11, i32 %buf1_value_V_12, i32 %buf1_value_V_13, i32 %buf1_value_V_14, i32 %buf1_value_V_15" [src/spmm_device_fpga.cpp:155]   --->   Operation 289 'call' 'call_ln155' <Predicate = true> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 1.11>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%buf1_col_V_load = load i31 %buf1_col_V" [src/spmm_device_fpga.cpp:156]   --->   Operation 290 'load' 'buf1_col_V_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%buf1_col_V_1_load = load i31 %buf1_col_V_1" [src/spmm_device_fpga.cpp:156]   --->   Operation 291 'load' 'buf1_col_V_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%buf1_col_V_2_load = load i31 %buf1_col_V_2" [src/spmm_device_fpga.cpp:156]   --->   Operation 292 'load' 'buf1_col_V_2_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%buf1_col_V_3_load = load i31 %buf1_col_V_3" [src/spmm_device_fpga.cpp:156]   --->   Operation 293 'load' 'buf1_col_V_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%buf1_col_V_4_load = load i31 %buf1_col_V_4" [src/spmm_device_fpga.cpp:156]   --->   Operation 294 'load' 'buf1_col_V_4_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%buf1_col_V_5_load = load i31 %buf1_col_V_5" [src/spmm_device_fpga.cpp:156]   --->   Operation 295 'load' 'buf1_col_V_5_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%buf1_col_V_6_load = load i31 %buf1_col_V_6" [src/spmm_device_fpga.cpp:156]   --->   Operation 296 'load' 'buf1_col_V_6_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%buf1_col_V_7_load = load i31 %buf1_col_V_7" [src/spmm_device_fpga.cpp:156]   --->   Operation 297 'load' 'buf1_col_V_7_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%buf1_col_V_8_load = load i31 %buf1_col_V_8" [src/spmm_device_fpga.cpp:156]   --->   Operation 298 'load' 'buf1_col_V_8_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%buf1_col_V_9_load = load i31 %buf1_col_V_9" [src/spmm_device_fpga.cpp:156]   --->   Operation 299 'load' 'buf1_col_V_9_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%buf1_col_V_10_load = load i31 %buf1_col_V_10" [src/spmm_device_fpga.cpp:156]   --->   Operation 300 'load' 'buf1_col_V_10_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%buf1_col_V_11_load = load i31 %buf1_col_V_11" [src/spmm_device_fpga.cpp:156]   --->   Operation 301 'load' 'buf1_col_V_11_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%buf1_col_V_12_load = load i31 %buf1_col_V_12" [src/spmm_device_fpga.cpp:156]   --->   Operation 302 'load' 'buf1_col_V_12_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%buf1_col_V_13_load = load i31 %buf1_col_V_13" [src/spmm_device_fpga.cpp:156]   --->   Operation 303 'load' 'buf1_col_V_13_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%buf1_col_V_14_load = load i31 %buf1_col_V_14" [src/spmm_device_fpga.cpp:156]   --->   Operation 304 'load' 'buf1_col_V_14_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%buf1_col_V_15_load = load i31 %buf1_col_V_15" [src/spmm_device_fpga.cpp:156]   --->   Operation 305 'load' 'buf1_col_V_15_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [2/2] (1.11ns)   --->   "%call_ln156 = call void @load_dense_accoding_A, i31 %buf1_col_V_load, i31 %buf1_col_V_1_load, i31 %buf1_col_V_2_load, i31 %buf1_col_V_3_load, i31 %buf1_col_V_4_load, i31 %buf1_col_V_5_load, i31 %buf1_col_V_6_load, i31 %buf1_col_V_7_load, i31 %buf1_col_V_8_load, i31 %buf1_col_V_9_load, i31 %buf1_col_V_10_load, i31 %buf1_col_V_11_load, i31 %buf1_col_V_12_load, i31 %buf1_col_V_13_load, i31 %buf1_col_V_14_load, i31 %buf1_col_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:156]   --->   Operation 306 'call' 'call_ln156' <Predicate = true> <Delay = 1.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 2.51>
ST_15 : Operation 307 [1/2] (2.51ns)   --->   "%call_ln156 = call void @load_dense_accoding_A, i31 %buf1_col_V_load, i31 %buf1_col_V_1_load, i31 %buf1_col_V_2_load, i31 %buf1_col_V_3_load, i31 %buf1_col_V_4_load, i31 %buf1_col_V_5_load, i31 %buf1_col_V_6_load, i31 %buf1_col_V_7_load, i31 %buf1_col_V_8_load, i31 %buf1_col_V_9_load, i31 %buf1_col_V_10_load, i31 %buf1_col_V_11_load, i31 %buf1_col_V_12_load, i31 %buf1_col_V_13_load, i31 %buf1_col_V_14_load, i31 %buf1_col_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i32 %map_buf, i1 %map_buf_1, i2 %map_buf_2, i1 %map_buf_3, i3 %map_buf_4, i3 %map_buf_5, i2 %map_buf_6, i1 %map_buf_7, i4 %map_buf_8, i4 %map_buf_9, i4 %map_buf_10, i4 %map_buf_11, i3 %map_buf_12, i3 %map_buf_13, i2 %map_buf_14, i4 %map_buf_15, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:156]   --->   Operation 307 'call' 'call_ln156' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 2.86>
ST_16 : Operation 308 [1/1] (0.00ns)   --->   "%buf1_eor_V_load = load i1 %buf1_eor_V" [src/spmm_device_fpga.cpp:157]   --->   Operation 308 'load' 'buf1_eor_V_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 309 [1/1] (0.00ns)   --->   "%buf1_eor_V_1_load = load i1 %buf1_eor_V_1" [src/spmm_device_fpga.cpp:157]   --->   Operation 309 'load' 'buf1_eor_V_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 310 [1/1] (0.00ns)   --->   "%buf1_eor_V_2_load = load i1 %buf1_eor_V_2" [src/spmm_device_fpga.cpp:157]   --->   Operation 310 'load' 'buf1_eor_V_2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%buf1_eor_V_3_load = load i1 %buf1_eor_V_3" [src/spmm_device_fpga.cpp:157]   --->   Operation 311 'load' 'buf1_eor_V_3_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (0.00ns)   --->   "%buf1_eor_V_4_load = load i1 %buf1_eor_V_4" [src/spmm_device_fpga.cpp:157]   --->   Operation 312 'load' 'buf1_eor_V_4_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 313 [1/1] (0.00ns)   --->   "%buf1_eor_V_5_load = load i1 %buf1_eor_V_5" [src/spmm_device_fpga.cpp:157]   --->   Operation 313 'load' 'buf1_eor_V_5_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 314 [1/1] (0.00ns)   --->   "%buf1_eor_V_6_load = load i1 %buf1_eor_V_6" [src/spmm_device_fpga.cpp:157]   --->   Operation 314 'load' 'buf1_eor_V_6_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 315 [1/1] (0.00ns)   --->   "%buf1_eor_V_7_load = load i1 %buf1_eor_V_7" [src/spmm_device_fpga.cpp:157]   --->   Operation 315 'load' 'buf1_eor_V_7_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 316 [1/1] (0.00ns)   --->   "%buf1_eor_V_8_load = load i1 %buf1_eor_V_8" [src/spmm_device_fpga.cpp:157]   --->   Operation 316 'load' 'buf1_eor_V_8_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 317 [1/1] (0.00ns)   --->   "%buf1_eor_V_9_load = load i1 %buf1_eor_V_9" [src/spmm_device_fpga.cpp:157]   --->   Operation 317 'load' 'buf1_eor_V_9_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 318 [1/1] (0.00ns)   --->   "%buf1_eor_V_10_load = load i1 %buf1_eor_V_10" [src/spmm_device_fpga.cpp:157]   --->   Operation 318 'load' 'buf1_eor_V_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 319 [1/1] (0.00ns)   --->   "%buf1_eor_V_11_load = load i1 %buf1_eor_V_11" [src/spmm_device_fpga.cpp:157]   --->   Operation 319 'load' 'buf1_eor_V_11_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 320 [1/1] (0.00ns)   --->   "%buf1_eor_V_12_load = load i1 %buf1_eor_V_12" [src/spmm_device_fpga.cpp:157]   --->   Operation 320 'load' 'buf1_eor_V_12_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 321 [1/1] (0.00ns)   --->   "%buf1_eor_V_13_load = load i1 %buf1_eor_V_13" [src/spmm_device_fpga.cpp:157]   --->   Operation 321 'load' 'buf1_eor_V_13_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 322 [1/1] (0.00ns)   --->   "%buf1_eor_V_14_load = load i1 %buf1_eor_V_14" [src/spmm_device_fpga.cpp:157]   --->   Operation 322 'load' 'buf1_eor_V_14_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 323 [1/1] (0.00ns)   --->   "%buf1_eor_V_15_load = load i1 %buf1_eor_V_15" [src/spmm_device_fpga.cpp:157]   --->   Operation 323 'load' 'buf1_eor_V_15_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%buf1_value_V_load = load i32 %buf1_value_V" [src/spmm_device_fpga.cpp:157]   --->   Operation 324 'load' 'buf1_value_V_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%buf1_value_V_1_load = load i32 %buf1_value_V_1" [src/spmm_device_fpga.cpp:157]   --->   Operation 325 'load' 'buf1_value_V_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%buf1_value_V_2_load = load i32 %buf1_value_V_2" [src/spmm_device_fpga.cpp:157]   --->   Operation 326 'load' 'buf1_value_V_2_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%buf1_value_V_3_load = load i32 %buf1_value_V_3" [src/spmm_device_fpga.cpp:157]   --->   Operation 327 'load' 'buf1_value_V_3_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [1/1] (0.00ns)   --->   "%buf1_value_V_4_load = load i32 %buf1_value_V_4" [src/spmm_device_fpga.cpp:157]   --->   Operation 328 'load' 'buf1_value_V_4_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 329 [1/1] (0.00ns)   --->   "%buf1_value_V_5_load = load i32 %buf1_value_V_5" [src/spmm_device_fpga.cpp:157]   --->   Operation 329 'load' 'buf1_value_V_5_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 330 [1/1] (0.00ns)   --->   "%buf1_value_V_6_load = load i32 %buf1_value_V_6" [src/spmm_device_fpga.cpp:157]   --->   Operation 330 'load' 'buf1_value_V_6_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 331 [1/1] (0.00ns)   --->   "%buf1_value_V_7_load = load i32 %buf1_value_V_7" [src/spmm_device_fpga.cpp:157]   --->   Operation 331 'load' 'buf1_value_V_7_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 332 [1/1] (0.00ns)   --->   "%buf1_value_V_8_load = load i32 %buf1_value_V_8" [src/spmm_device_fpga.cpp:157]   --->   Operation 332 'load' 'buf1_value_V_8_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%buf1_value_V_9_load = load i32 %buf1_value_V_9" [src/spmm_device_fpga.cpp:157]   --->   Operation 333 'load' 'buf1_value_V_9_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (0.00ns)   --->   "%buf1_value_V_10_load = load i32 %buf1_value_V_10" [src/spmm_device_fpga.cpp:157]   --->   Operation 334 'load' 'buf1_value_V_10_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "%buf1_value_V_11_load = load i32 %buf1_value_V_11" [src/spmm_device_fpga.cpp:157]   --->   Operation 335 'load' 'buf1_value_V_11_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (0.00ns)   --->   "%buf1_value_V_12_load = load i32 %buf1_value_V_12" [src/spmm_device_fpga.cpp:157]   --->   Operation 336 'load' 'buf1_value_V_12_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "%buf1_value_V_13_load = load i32 %buf1_value_V_13" [src/spmm_device_fpga.cpp:157]   --->   Operation 337 'load' 'buf1_value_V_13_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%buf1_value_V_14_load = load i32 %buf1_value_V_14" [src/spmm_device_fpga.cpp:157]   --->   Operation 338 'load' 'buf1_value_V_14_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (0.00ns)   --->   "%buf1_value_V_15_load = load i32 %buf1_value_V_15" [src/spmm_device_fpga.cpp:157]   --->   Operation 339 'load' 'buf1_value_V_15_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%map_buf_load_1 = load i32 %map_buf" [src/spmm_device_fpga.cpp:157]   --->   Operation 340 'load' 'map_buf_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%map_buf_1_load_1 = load i1 %map_buf_1" [src/spmm_device_fpga.cpp:157]   --->   Operation 341 'load' 'map_buf_1_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%map_buf_2_load_1 = load i2 %map_buf_2" [src/spmm_device_fpga.cpp:157]   --->   Operation 342 'load' 'map_buf_2_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (0.00ns)   --->   "%map_buf_3_load_1 = load i1 %map_buf_3" [src/spmm_device_fpga.cpp:157]   --->   Operation 343 'load' 'map_buf_3_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "%map_buf_4_load_1 = load i3 %map_buf_4" [src/spmm_device_fpga.cpp:157]   --->   Operation 344 'load' 'map_buf_4_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 345 [1/1] (0.00ns)   --->   "%map_buf_5_load_1 = load i3 %map_buf_5" [src/spmm_device_fpga.cpp:157]   --->   Operation 345 'load' 'map_buf_5_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 346 [1/1] (0.00ns)   --->   "%map_buf_6_load_1 = load i2 %map_buf_6" [src/spmm_device_fpga.cpp:157]   --->   Operation 346 'load' 'map_buf_6_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 347 [1/1] (0.00ns)   --->   "%map_buf_7_load_1 = load i1 %map_buf_7" [src/spmm_device_fpga.cpp:157]   --->   Operation 347 'load' 'map_buf_7_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 348 [1/1] (0.00ns)   --->   "%map_buf_8_load_1 = load i4 %map_buf_8" [src/spmm_device_fpga.cpp:157]   --->   Operation 348 'load' 'map_buf_8_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%map_buf_9_load_1 = load i4 %map_buf_9" [src/spmm_device_fpga.cpp:157]   --->   Operation 349 'load' 'map_buf_9_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (0.00ns)   --->   "%map_buf_10_load_1 = load i4 %map_buf_10" [src/spmm_device_fpga.cpp:157]   --->   Operation 350 'load' 'map_buf_10_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%map_buf_11_load_1 = load i4 %map_buf_11" [src/spmm_device_fpga.cpp:157]   --->   Operation 351 'load' 'map_buf_11_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%map_buf_12_load_1 = load i3 %map_buf_12" [src/spmm_device_fpga.cpp:157]   --->   Operation 352 'load' 'map_buf_12_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%map_buf_13_load_1 = load i3 %map_buf_13" [src/spmm_device_fpga.cpp:157]   --->   Operation 353 'load' 'map_buf_13_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%map_buf_14_load_1 = load i2 %map_buf_14" [src/spmm_device_fpga.cpp:157]   --->   Operation 354 'load' 'map_buf_14_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%map_buf_15_load_1 = load i4 %map_buf_15" [src/spmm_device_fpga.cpp:157]   --->   Operation 355 'load' 'map_buf_15_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [2/2] (2.86ns)   --->   "%call_ln157 = call void @pe, i1 %buf1_eor_V_load, i1 %buf1_eor_V_1_load, i1 %buf1_eor_V_2_load, i1 %buf1_eor_V_3_load, i1 %buf1_eor_V_4_load, i1 %buf1_eor_V_5_load, i1 %buf1_eor_V_6_load, i1 %buf1_eor_V_7_load, i1 %buf1_eor_V_8_load, i1 %buf1_eor_V_9_load, i1 %buf1_eor_V_10_load, i1 %buf1_eor_V_11_load, i1 %buf1_eor_V_12_load, i1 %buf1_eor_V_13_load, i1 %buf1_eor_V_14_load, i1 %buf1_eor_V_15_load, i32 %buf1_value_V_load, i32 %buf1_value_V_1_load, i32 %buf1_value_V_2_load, i32 %buf1_value_V_3_load, i32 %buf1_value_V_4_load, i32 %buf1_value_V_5_load, i32 %buf1_value_V_6_load, i32 %buf1_value_V_7_load, i32 %buf1_value_V_8_load, i32 %buf1_value_V_9_load, i32 %buf1_value_V_10_load, i32 %buf1_value_V_11_load, i32 %buf1_value_V_12_load, i32 %buf1_value_V_13_load, i32 %buf1_value_V_14_load, i32 %buf1_value_V_15_load, i32 %Dense_Buf1, i32 %Dense_Buf1_1, i32 %Dense_Buf1_2, i32 %Dense_Buf1_3, i32 %Dense_Buf1_4, i32 %Dense_Buf1_5, i32 %Dense_Buf1_6, i32 %Dense_Buf1_7, i32 %map_buf_load_1, i1 %map_buf_1_load_1, i2 %map_buf_2_load_1, i1 %map_buf_3_load_1, i3 %map_buf_4_load_1, i3 %map_buf_5_load_1, i2 %map_buf_6_load_1, i1 %map_buf_7_load_1, i4 %map_buf_8_load_1, i4 %map_buf_9_load_1, i4 %map_buf_10_load_1, i4 %map_buf_11_load_1, i3 %map_buf_12_load_1, i3 %map_buf_13_load_1, i2 %map_buf_14_load_1, i4 %map_buf_15_load_1, i32 %Out_Buf1_0, i32 %Out_Buf1_1, i32 %Out_Buf1_2, i32 %Out_Buf1_3, i32 %Out_Buf1_4, i32 %Out_Buf1_5, i32 %Out_Buf1_6, i32 %Out_Buf1_7, i32 %K_read" [src/spmm_device_fpga.cpp:157]   --->   Operation 356 'call' 'call_ln157' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('K_read') on port 'K' [28]  (1 ns)

 <State 2>: 2.04ns
The critical path consists of the following:
	'sub' operation ('sub_ln142', src/spmm_device_fpga.cpp:142) [181]  (0.88 ns)
	'sub' operation ('sub_ln142_1', src/spmm_device_fpga.cpp:142) [184]  (0.856 ns)
	'select' operation ('total_batches', src/spmm_device_fpga.cpp:142) [187]  (0.3 ns)

 <State 3>: 1.15ns
The critical path consists of the following:
	'load' operation ('batch') on local variable 'batch' [191]  (0 ns)
	'add' operation ('add_ln154', src/spmm_device_fpga.cpp:154) [201]  (1.15 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	'call' operation ('call_ln147', src/spmm_device_fpga.cpp:147) to 'load_A' [202]  (2.92 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.37ns
The critical path consists of the following:
	'call' operation ('call_ln148', src/spmm_device_fpga.cpp:148) to 'load_stream_to_buffer' [205]  (1.37 ns)

 <State 8>: 1.11ns
The critical path consists of the following:
	'load' operation ('buf0_col_V_load', src/spmm_device_fpga.cpp:149) on local variable 'buf0.col.V', src/spmm_device_fpga.cpp:124 [206]  (0 ns)
	'call' operation ('call_ln149', src/spmm_device_fpga.cpp:149) to 'load_dense_accoding_A' [222]  (1.11 ns)

 <State 9>: 2.51ns
The critical path consists of the following:
	'call' operation ('call_ln149', src/spmm_device_fpga.cpp:149) to 'load_dense_accoding_A' [222]  (2.51 ns)

 <State 10>: 2.86ns
The critical path consists of the following:
	'load' operation ('buf0_eor_V_load', src/spmm_device_fpga.cpp:150) on local variable 'buf0.eor.V', src/spmm_device_fpga.cpp:124 [223]  (0 ns)
	'call' operation ('call_ln150', src/spmm_device_fpga.cpp:150) to 'pe' [271]  (2.86 ns)

 <State 11>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln144', src/spmm_device_fpga.cpp:144) of variable 'add_ln144', src/spmm_device_fpga.cpp:144 on local variable 'batch' [343]  (0.387 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.37ns
The critical path consists of the following:
	'call' operation ('call_ln155', src/spmm_device_fpga.cpp:155) to 'load_stream_to_buffer' [274]  (1.37 ns)

 <State 14>: 1.11ns
The critical path consists of the following:
	'load' operation ('buf1_col_V_load', src/spmm_device_fpga.cpp:156) on local variable 'buf1.col.V', src/spmm_device_fpga.cpp:125 [275]  (0 ns)
	'call' operation ('call_ln156', src/spmm_device_fpga.cpp:156) to 'load_dense_accoding_A' [291]  (1.11 ns)

 <State 15>: 2.51ns
The critical path consists of the following:
	'call' operation ('call_ln156', src/spmm_device_fpga.cpp:156) to 'load_dense_accoding_A' [291]  (2.51 ns)

 <State 16>: 2.86ns
The critical path consists of the following:
	'load' operation ('buf1_eor_V_load', src/spmm_device_fpga.cpp:157) on local variable 'buf1.eor.V', src/spmm_device_fpga.cpp:125 [292]  (0 ns)
	'call' operation ('call_ln157', src/spmm_device_fpga.cpp:157) to 'pe' [340]  (2.86 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
