// Seed: 264221648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  tri1 id_10 = ~id_6 - id_7;
  wire id_11;
  always @(*) id_9 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2
);
  assign id_4 = 1 != 1 > id_2 + 1;
  id_5(
      .id_0(id_0), .id_1(1)
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_7 = 0;
  assign id_4 = 1;
  supply0 id_6, id_7;
  assign id_6 = 1;
  id_8 :
  assert property (@(posedge 1 - id_2) id_6)
  else begin : LABEL_0
    #1;
  end
  assign #(1'd0) id_6 = 1;
endmodule
