C:\lscc\diamond\3.5\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synwork\clkdivtwo_comp.srs  -top  Tb_clock_divider  -hdllog  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synlog\clkdivtwo_compiler.srr  -encrypt  -mp  1  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.5\cae_library\synthesis\vhdl\ecp5u.vhd -lib work C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clk_div_2.vhd -lib work C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clktest.vhd 
rc:0 success:1
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synwork\clkdivtwo_comp.srs|o|1656858098|1605
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\synlog\clkdivtwo_compiler.srr|o|1656858098|2921
C:\lscc\diamond\3.5\cae_library\synthesis\vhdl\ecp5u.vhd|i|1424714222|95858
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clk_div_2.vhd|i|1656853999|765
C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clktest.vhd|i|1656856834|716
C:\lscc\diamond\3.5\synpbase\bin\c_hdl.exe|i|1429558072|1298944
C:\lscc\diamond\3.5\synpbase\bin64\c_hdl.exe|i|1429558266|1901568
