[General]
Ext_Type = .v
Processor_Name = RISCY
Version = 1.0
Prog_Lang = Verilog

[ALU]
ALU_Structure = Original_Documentation:Module:S1:ADD:SUB:NEG:SLL:SRL:AND:OR:SLT:S2:S3:S4:S5
ALU_Sections = ADD:SUB:NEG:SLL:SRL:AND:OR:SLT
ALU_Operations = ADD:SUB:NEG:SLL:SRL:AND:OR:SLT
ALU_Not_Operations = Original_Documentation:Module:S1:S2:S3:S4:S5

[Control]
Control_Structure = Original_Documentation:Module:S1:LW:SW:ADD:SUB:NEG:SLL:SRL:AND:OR:SLT:HD:BEQ:BNE:J:S2:S3:S4
Control_Sections = LW:SW:ADD:SUB:NEG:SLL:SRL:AND:OR:SLT:HD:BEQ:BNE:J
Control_Operations = LW:SW:ADD:SUB:NEG:SLL:SRL:AND:OR:SLT:HD:BEQ:BNE:J
Control_Not_Operations = Original_Documentation:Module:S1:S2:S3:S4

[Instructions_Memory]
Mem_Col = 16
Mem_Row = 16 
Mem_Type = ROM
Mem_Enc = Bin
Mem_Ext = .prog

[FilePaths]

ALU_Template = ./Hardware_Template/ALU.json
ALU_Gen = ./Generated_Hardware/ALU.v
Control_Template = ./Hardware_Template/Control.json
Control_Gen = ./Generated_Hardware/Control_Unit.v
