set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN U5} [get_ports {DDR2_DQ[0]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN U2} [get_ports {DDR2_DQ[1]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN U1} [get_ports {DDR2_DQ[2]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN V3} [get_ports {DDR2_DQ[3]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN W3} [get_ports {DDR2_DQ[4]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN U7} [get_ports {DDR2_DQ[5]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN V6} [get_ports {DDR2_DQ[6]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN V4} [get_ports {DDR2_DQ[7]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN Y2} [get_ports {DDR2_DQ[8]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN V2} [get_ports {DDR2_DQ[9]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN V1} [get_ports {DDR2_DQ[10]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN W1} [get_ports {DDR2_DQ[11]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN Y1} [get_ports {DDR2_DQ[12]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AB2} [get_ports {DDR2_DQ[13]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AC2} [get_ports {DDR2_DQ[14]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AA3} [get_ports {DDR2_DQ[15]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AA4} [get_ports {DDR2_DQ[16]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AB4} [get_ports {DDR2_DQ[17]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AC4} [get_ports {DDR2_DQ[18]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AC3} [get_ports {DDR2_DQ[19]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AC6} [get_ports {DDR2_DQ[20]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN Y6} [get_ports {DDR2_DQ[21]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN Y5} [get_ports {DDR2_DQ[22]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AD6} [get_ports {DDR2_DQ[23]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AD1} [get_ports {DDR2_DQ[24]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AE1} [get_ports {DDR2_DQ[25]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AE3} [get_ports {DDR2_DQ[26]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AE2} [get_ports {DDR2_DQ[27]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AE6} [get_ports {DDR2_DQ[28]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AE5} [get_ports {DDR2_DQ[29]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AF3} [get_ports {DDR2_DQ[30]}]
set_property -dict { IOSTANDARD SSTL18_II_T_DCI PACKAGE_PIN AF2} [get_ports {DDR2_DQ[31]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN U6} [get_ports {DDR2_DM[0]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN Y3} [get_ports {DDR2_DM[1]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AB6} [get_ports {DDR2_DM[2]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AD4} [get_ports {DDR2_DM[3]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN W6} [get_ports {DDR2_DQS_P[0]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN W5} [get_ports {DDR2_DQS_N[0]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN AB1} [get_ports {DDR2_DQS_P[1]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN AC1} [get_ports {DDR2_DQS_N[1]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN AA5} [get_ports {DDR2_DQS_P[2]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN AB5} [get_ports {DDR2_DQS_N[2]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN AF5} [get_ports {DDR2_DQS_P[3]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II_T_DCI PACKAGE_PIN AF4} [get_ports {DDR2_DQS_N[3]}]

set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AC8} [get_ports {DDR2_ADDR[0]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AA7} [get_ports {DDR2_ADDR[1]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AA8} [get_ports {DDR2_ADDR[2]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AF7} [get_ports {DDR2_ADDR[3]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AE7} [get_ports {DDR2_ADDR[4]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN W8} [get_ports {DDR2_ADDR[5]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN V9} [get_ports {DDR2_ADDR[6]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN Y10} [get_ports {DDR2_ADDR[7]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN Y11} [get_ports {DDR2_ADDR[8]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN Y7} [get_ports {DDR2_ADDR[9]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN Y8} [get_ports {DDR2_ADDR[10]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN W9} [get_ports {DDR2_ADDR[11]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN W10} [get_ports {DDR2_ADDR[12]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AC7} [get_ports {DDR2_BANK[0]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AB7} [get_ports {DDR2_BANK[1]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AD8} [get_ports {DDR2_BANK[2]}]

set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AC12} [get_ports {DDR2_CKE[0]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II PACKAGE_PIN V11} [get_ports {DDR2_CKP[0]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II PACKAGE_PIN W11} [get_ports {DDR2_CKN[0]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II PACKAGE_PIN V8} [get_ports {DDR2_CKP[1]}]
set_property -dict { IOSTANDARD DIFF_SSTL18_II PACKAGE_PIN V7} [get_ports {DDR2_CKN[1]}]

set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AA9} [get_ports {DDR2_RAS_N}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AB9} [get_ports {DDR2_CAS_N}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AC9} [get_ports {DDR2_WE_N}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AA13} [get_ports {DDR2_ODT[0]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AA12} [get_ports {DDR2_ODT[1]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AD9} [get_ports {DDR2_CS_N[0]}]
set_property -dict { IOSTANDARD SSTL18_II PACKAGE_PIN AB12} [get_ports {DDR2_CS_N[1]}]
