0.6
2019.1
Jun 29 2019
08:46:09
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/auxdec.v,1734258948,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/controlunit.v,1734258920,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/maindec.v,1734302974,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips.v,,maindec,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/adder.v,1734258876,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/alu.v,1734258906,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/datapath.v,1734318620,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/dreg.v,1734258910,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/dreg_en.v,,dreg,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/mux2.v,1734258880,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/regfile.v,1734258888,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/signext.v,1734258892,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/testbench/tb_mips_top.v,,signext,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/dmem.v,1571713020,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/imem.v,1734294401,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips.v,1734258860,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips_top.v,,mips,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips_top.v,1734258854,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/mux2.v,,mips_top,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/testbench/tb_mips_top.v,1734294922,verilog,,,,tb_mips_top,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/dreg_en.v,1734316163,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/forward_unit.v,,dreg_en,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/forward_unit.v,1734314290,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/hazard_unit.v,,forward_unit,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/hazard_unit.v,1734316044,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/imem.v,,hazard_unit,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/mux3.v,1734227558,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_ex_mem.v,,mux3,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_ex_mem.v,1734300448,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_id_ex.v,,pipeline_reg_ex_mem,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_id_ex.v,1733466376,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_if_id.v,,pipeline_reg_id_ex,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_if_id.v,1733366708,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_mem_wb.v,,pipeline_reg_if_id,,,,,,,,
D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_mem_wb.v,1733466500,verilog,,D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/regfile.v,,pipeline_reg_mem_wb,,,,,,,,
