Info: Starting: Create simulation model
Info: ip-generate --project-directory=Z:\SoC\quartus --output-directory=Z:\SoC\quartus\StepperMotorControl\simulation --file-set=SIM_VHDL --report-file=html:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.html --report-file=sopcinfo:Z:\SoC\quartus\StepperMotorControl.sopcinfo --report-file=csv:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.csv --report-file=spd:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.spd --report-file=cmp:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.cmp --report-file=sip:Z:\SoC\quartus\StepperMotorControl\simulation\StepperMotorControl.sip --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=Z:\SoC\quartus\StepperMotorControl.qsys
Progress: Loading quartus/StepperMotorControl.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding lcd [altera_avalon_lcd_16207 14.0]
Progress: Parameterizing module lcd
Progress: Adding pio_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_sw
Progress: Adding pio_key [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_hex0 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex0
Progress: Adding pio_hex1 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex1
Progress: Adding pio_hex2 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex2
Progress: Adding pio_hex3 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex3
Progress: Adding pio_led9 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led9
Progress: Adding registers [register_interface 2.0.0]
Progress: Parameterizing module registers
Progress: Adding motor_control_unit_0 [motor_control_unit 1.0]
Progress: Parameterizing module motor_control_unit_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: StepperMotorControl.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: StepperMotorControl.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: StepperMotorControl.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: StepperMotorControl.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: StepperMotorControl.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: StepperMotorControl.pll_100MHz: Able to implement PLL with user settings
Info: StepperMotorControl.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl: Generating StepperMotorControl "StepperMotorControl" for SIM_VHDL
Info: CPU: Starting RTL generation for module 'StepperMotorControl_CPU'
Info: CPU:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=StepperMotorControl_CPU --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0097_CPU_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --vhdl --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0097_CPU_gen//StepperMotorControl_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0097_CPU_gen/  ]
Info: CPU: # 2014.12.04 20:57:07 (*) Starting Nios II generation
Info: CPU: # 2014.12.04 20:57:07 (*)   Checking for plaintext license.
Info: CPU: # 2014.12.04 20:57:09 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.12.04 20:57:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.12.04 20:57:09 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2014.12.04 20:57:09 (*)   Plaintext license not found.
Info: CPU: # 2014.12.04 20:57:09 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2014.12.04 20:57:11 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.12.04 20:57:11 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.12.04 20:57:11 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2014.12.04 20:57:11 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2014.12.04 20:57:11 (*)   Elaborating CPU configuration settings
Info: CPU: # 2014.12.04 20:57:11 (*)   Creating all objects for CPU
Info: CPU: # 2014.12.04 20:57:13 (*)     Pipeline frontend
Info: CPU: # 2014.12.04 20:57:15 (*)   Creating 'C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0097_CPU_gen//StepperMotorControl_CPU_nios2_waves.do'
Info: CPU: # 2014.12.04 20:57:15 (*)   Generating RTL from CPU objects
Info: CPU: # 2014.12.04 20:57:23 (*)   Creating encrypted RTL
Info: CPU: # 2014.12.04 20:57:25 (*)   Creating IP functional simulation model
Info: CPU: # 2014.12.04 20:57:39 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'StepperMotorControl_CPU'
Info: CPU: "StepperMotorControl" instantiated altera_nios2_qsys "CPU"
Info: sysid_qsys_0: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: sysid_qsys_0: Generated simulation model StepperMotorControl_sysid_qsys_0.vho
Info: sysid_qsys_0: "StepperMotorControl" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: jtag_uart: Starting RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=StepperMotorControl_jtag_uart --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0101_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0101_jtag_uart_gen//StepperMotorControl_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0101_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart: "StepperMotorControl" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: RTX_Timer: Starting RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer:   Generation command is [exec C:/altera/14.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64//perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=StepperMotorControl_RTX_Timer --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0102_RTX_Timer_gen/ --quartus_dir=C:/altera/14.0/quartus --vhdl --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0102_RTX_Timer_gen//StepperMotorControl_RTX_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0102_RTX_Timer_gen/  ]
Info: RTX_Timer: Done RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer: "StepperMotorControl" instantiated altera_avalon_timer "RTX_Timer"
Info: SRAM_CVGX: "StepperMotorControl" instantiated altera_generic_tristate_controller "SRAM_CVGX"
Info: SRAM_Conduit: Generating VHDL simulation model
Warning: Parallel compilation is not licensed and has been disabled
Info: SRAM_Conduit: Generated simulation model StepperMotorControl_SRAM_Conduit.vho
Info: SRAM_Conduit: "StepperMotorControl" instantiated altera_tristate_conduit_bridge "SRAM_Conduit"
Info: pll_100MHz: Generating simgen model
Error: pll_100MHz: Execution of script C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0106_pll_100MHz_gen/proj.tcl failed
Error: pll_100MHz: Error starting the process ([Riedel/AppData/Local/Temp/alt6408_8648892241982168481.dir/0106_pll_100MHz_gen, C:/altera/14.0/quartus/bin64//quartus_sh, -t, C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0106_pll_100MHz_gen/proj.tcl]): Cannot run program "Riedel\AppData\Local\Temp\alt6408_8648892241982168481.dir\0106_pll_100MHz_gen" (in directory "C:\Users\Michael"): CreateProcess error=267, Der Verzeichnisname ist ungültig
Error: pll_100MHz: 
Error: pll_100MHz: Execution of script run_simgen_cmd.tcl failed
Error: pll_100MHz: Error starting the process ([Riedel/AppData/Local/Temp/alt6408_8648892241982168481.dir/0106_pll_100MHz_gen, C:/altera/14.0/quartus/bin64//quartus_sh, -t, run_simgen_cmd.tcl]): Cannot run program "Riedel\AppData\Local\Temp\alt6408_8648892241982168481.dir\0106_pll_100MHz_gen" (in directory "C:\Users\Michael"): CreateProcess error=267, Der Verzeichnisname ist ungültig
Error: pll_100MHz: 
Info: pll_100MHz: Error starting the process ([Riedel/AppData/Local/Temp/alt6408_8648892241982168481.dir/0106_pll_100MHz_gen, C:/altera/14.0/quartus/bin64//quartus_sh, -t, run_simgen_cmd.tcl]): Cannot run program "Riedel\AppData\Local\Temp\alt6408_8648892241982168481.dir\0106_pll_100MHz_gen" (in directory "C:\Users\Michael"): CreateProcess error=267, Der Verzeichnisname ist ungültig

Error: pll_100MHz: Simgen failed
Error: add_fileset_file: No such file C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0106_pll_100MHz_gen/StepperMotorControl_pll_100MHz.vho
    while executing
"add_fileset_file "${name}.vho" VHDL PATH ${tmpdir}${name}.vho"
    (procedure "generate_vhdl_sim" line 17)
    invoked from within
"generate_vhdl_sim StepperMotorControl_pll_100MHz"
Info: pll_100MHz: "StepperMotorControl" instantiated altera_pll "pll_100MHz"
Error: Generation stopped, 20 or more modules remaining
Info: StepperMotorControl: Done "StepperMotorControl" with 22 modules, 31 files
Error: ip-generate failed with exit code 1: 9 Errors, 3 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.spd --output-directory=Z:/SoC/quartus/StepperMotorControl/simulation/
Info: Doing: ip-make-simscript --spd=Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.spd --output-directory=Z:/SoC/quartus/StepperMotorControl/simulation/
Info: Generating the following file(s) for MODELSIM simulator in Z:/SoC/quartus/StepperMotorControl/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in Z:/SoC/quartus/StepperMotorControl/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in Z:/SoC/quartus/StepperMotorControl/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	6 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in Z:/SoC/quartus/StepperMotorControl/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=Z:\SoC\quartus --output-directory=Z:\SoC\quartus\StepperMotorControl --report-file=bsf:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=Z:\SoC\quartus\StepperMotorControl.qsys
Progress: Loading quartus/StepperMotorControl.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding lcd [altera_avalon_lcd_16207 14.0]
Progress: Parameterizing module lcd
Progress: Adding pio_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_sw
Progress: Adding pio_key [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_hex0 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex0
Progress: Adding pio_hex1 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex1
Progress: Adding pio_hex2 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex2
Progress: Adding pio_hex3 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex3
Progress: Adding pio_led9 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led9
Progress: Adding registers [register_interface 2.0.0]
Progress: Parameterizing module registers
Progress: Adding motor_control_unit_0 [motor_control_unit 1.0]
Progress: Parameterizing module motor_control_unit_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: StepperMotorControl.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: StepperMotorControl.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: StepperMotorControl.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: StepperMotorControl.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: StepperMotorControl.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: StepperMotorControl.pll_100MHz: Able to implement PLL with user settings
Info: StepperMotorControl.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=Z:\SoC\quartus --output-directory=Z:\SoC\quartus\StepperMotorControl\synthesis --file-set=QUARTUS_SYNTH --report-file=html:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.html --report-file=sopcinfo:Z:\SoC\quartus\StepperMotorControl.sopcinfo --report-file=cmp:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.cmp --report-file=qip:Z:\SoC\quartus\StepperMotorControl\synthesis\StepperMotorControl.qip --report-file=svd:Z:\SoC\quartus\StepperMotorControl\synthesis\StepperMotorControl.svd --report-file=regmap:Z:\SoC\quartus\StepperMotorControl\synthesis\StepperMotorControl.regmap --report-file=xml:Z:\SoC\quartus\StepperMotorControl\StepperMotorControl.xml --report-file=debuginfo:Z:\SoC\quartus\StepperMotorControl\synthesis\StepperMotorControl.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=Z:\SoC\quartus\StepperMotorControl.qsys --language=VHDL
Progress: Loading quartus/StepperMotorControl.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding lcd [altera_avalon_lcd_16207 14.0]
Progress: Parameterizing module lcd
Progress: Adding pio_sw [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_sw
Progress: Adding pio_key [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_key
Progress: Adding pio_hex0 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex0
Progress: Adding pio_hex1 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex1
Progress: Adding pio_hex2 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex2
Progress: Adding pio_hex3 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_hex3
Progress: Adding pio_led9 [altera_avalon_pio 14.0]
Progress: Parameterizing module pio_led9
Progress: Adding registers [register_interface 2.0.0]
Progress: Parameterizing module registers
Progress: Adding motor_control_unit_0 [motor_control_unit 1.0]
Progress: Parameterizing module motor_control_unit_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: StepperMotorControl.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: StepperMotorControl.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: StepperMotorControl.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: StepperMotorControl.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: StepperMotorControl.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: StepperMotorControl.pll_100MHz: Able to implement PLL with user settings
Info: StepperMotorControl.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: StepperMotorControl: Generating StepperMotorControl "StepperMotorControl" for QUARTUS_SYNTH
Info: CPU: Starting RTL generation for module 'StepperMotorControl_CPU'
Info: CPU:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=StepperMotorControl_CPU --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0108_CPU_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0108_CPU_gen//StepperMotorControl_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2014.12.04 20:58:13 (*) Starting Nios II generation
Info: CPU: # 2014.12.04 20:58:13 (*)   Checking for plaintext license.
Info: CPU: # 2014.12.04 20:58:16 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.12.04 20:58:16 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.12.04 20:58:16 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2014.12.04 20:58:16 (*)   Plaintext license not found.
Info: CPU: # 2014.12.04 20:58:16 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2014.12.04 20:58:18 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.12.04 20:58:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.12.04 20:58:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2014.12.04 20:58:18 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2014.12.04 20:58:18 (*)   Elaborating CPU configuration settings
Info: CPU: # 2014.12.04 20:58:18 (*)   Creating all objects for CPU
Info: CPU: # 2014.12.04 20:58:20 (*)     Pipeline frontend
Info: CPU: # 2014.12.04 20:58:23 (*)   Generating RTL from CPU objects
Info: CPU: # 2014.12.04 20:58:26 (*)   Creating encrypted RTL
Info: CPU: # 2014.12.04 20:58:27 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'StepperMotorControl_CPU'
Info: CPU: "StepperMotorControl" instantiated altera_nios2_qsys "CPU"
Info: sysid_qsys_0: "StepperMotorControl" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: jtag_uart: Starting RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=StepperMotorControl_jtag_uart --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0110_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0110_jtag_uart_gen//StepperMotorControl_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'StepperMotorControl_jtag_uart'
Info: jtag_uart: "StepperMotorControl" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: RTX_Timer: Starting RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer:   Generation command is [exec C:/altera/14.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64//perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=StepperMotorControl_RTX_Timer --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0111_RTX_Timer_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0111_RTX_Timer_gen//StepperMotorControl_RTX_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: RTX_Timer: Done RTL generation for module 'StepperMotorControl_RTX_Timer'
Info: RTX_Timer: "StepperMotorControl" instantiated altera_avalon_timer "RTX_Timer"
Info: SRAM_CVGX: "StepperMotorControl" instantiated altera_generic_tristate_controller "SRAM_CVGX"
Info: SRAM_Conduit: "StepperMotorControl" instantiated altera_tristate_conduit_bridge "SRAM_Conduit"
Info: pll_100MHz: "StepperMotorControl" instantiated altera_pll "pll_100MHz"
Info: SRAM_PinSharer: "StepperMotorControl" instantiated altera_tristate_conduit_pin_sharer "SRAM_PinSharer"
Info: lcd: Starting RTL generation for module 'StepperMotorControl_lcd'
Info: lcd:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=StepperMotorControl_lcd --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0114_lcd_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0114_lcd_gen//StepperMotorControl_lcd_component_configuration.pl  --do_build_sim=0  ]
Info: lcd: Done RTL generation for module 'StepperMotorControl_lcd'
Info: lcd: "StepperMotorControl" instantiated altera_avalon_lcd_16207 "lcd"
Info: pio_sw: Starting RTL generation for module 'StepperMotorControl_pio_sw'
Info: pio_sw:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_sw --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0115_pio_sw_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0115_pio_sw_gen//StepperMotorControl_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'StepperMotorControl_pio_sw'
Info: pio_sw: "StepperMotorControl" instantiated altera_avalon_pio "pio_sw"
Info: pio_key: Starting RTL generation for module 'StepperMotorControl_pio_key'
Info: pio_key:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_key --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0116_pio_key_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0116_pio_key_gen//StepperMotorControl_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'StepperMotorControl_pio_key'
Info: pio_key: "StepperMotorControl" instantiated altera_avalon_pio "pio_key"
Info: pio_hex0: Starting RTL generation for module 'StepperMotorControl_pio_hex0'
Info: pio_hex0:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_hex0 --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0117_pio_hex0_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0117_pio_hex0_gen//StepperMotorControl_pio_hex0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_hex0: Done RTL generation for module 'StepperMotorControl_pio_hex0'
Info: pio_hex0: "StepperMotorControl" instantiated altera_avalon_pio "pio_hex0"
Info: pio_led9: Starting RTL generation for module 'StepperMotorControl_pio_led9'
Info: pio_led9:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=StepperMotorControl_pio_led9 --dir=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0118_pio_led9_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/MICHAE~1/AppData/Local/Temp/alt6408_8648892241982168481.dir/0118_pio_led9_gen//StepperMotorControl_pio_led9_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led9: Done RTL generation for module 'StepperMotorControl_pio_led9'
Info: pio_led9: "StepperMotorControl" instantiated altera_avalon_pio "pio_led9"
Info: registers: "StepperMotorControl" instantiated register_interface "registers"
Info: motor_control_unit_0: "StepperMotorControl" instantiated motor_control_unit "motor_control_unit_0"
Info: mm_interconnect_0: "StepperMotorControl" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "StepperMotorControl" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "StepperMotorControl" instantiated altera_reset_controller "rst_controller"
Info: tdt: "SRAM_CVGX" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "SRAM_CVGX" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "SRAM_CVGX" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "SRAM_PinSharer" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "SRAM_PinSharer" instantiated altera_merlin_std_arbitrator "arbiter"
Info: CPU_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_instruction_master_agent"
Info: CPU_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_agent"
Info: CPU_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: CPU_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_instruction_master_limiter"
Info: Reusing file Z:/SoC/quartus/StepperMotorControl/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SRAM_CVGX_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_CVGX_uas_burst_adapter"
Info: Reusing file Z:/SoC/quartus/StepperMotorControl/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file Z:/SoC/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file Z:/SoC/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file Z:/SoC/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SRAM_CVGX_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_CVGX_uas_rsp_width_adapter"
Info: Reusing file Z:/SoC/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file Z:/SoC/quartus/StepperMotorControl/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: StepperMotorControl: Done "StepperMotorControl" with 44 modules, 74 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
