/* Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(5CEBA4F23) Path("C:/Users/elshazlio/Documents/Group 1 Phase 3 v16/Quartus/output_files/") File("fpga_wrapper_simple.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
