				/******* Observations from Xilinx's VC709 FPGA Card *******/
============================================================
Jan 5, 2021.
Starting
1K: err=0 t=0.078848 seconds
	4KB x 256 = 1024KB is 0.078848 seconds
		12.7MBPS
	
4K: err=0 t=0.307890 seconds
16K: err=0 t=1.224083 seconds
64K: err=1 t=4.888856 seconds
Done
============================================================
Jan 15, 2021.
Starting
1K: err=0 t=0.072245 seconds
	4KB x 256 = 1024KB is 0.072245 seconds
		13.8MBPS.
4K: err=0 t=0.282118 seconds
16K: err=0 t=1.121634 seconds
64K: err=1 t=4.479699 seconds
Done

	Almost a 10% improvement.
============================================================
Jan 17, 2021

Starting
1K: err=0 t=0.066149 seconds
	4KB x 256 = 1024KB is 0.066149 seconds
		15.11MBPS
4K: err=0 t=0.258328 seconds
16K: err=0 t=1.027065 seconds
64K: err=0 t=4.101893 seconds
Done

	An improvement of (15.11-12.7)/12.7 =  18% in
	bandwidth!
=============================================================
Jan 27, 2021.

1K: err=0 t=0.041737 seconds
	1MB in 0.041737 seconds
		25MBPS

4K: err=0 t=0.162891 seconds
16K: err=0 t=0.647530 seconds
64K: err=0 t=2.585993 seconds

	An improvement of almost 2X  in bandwidth
	relative to Jan 5, 2021 version
	


=============================================================
April 24, 2021 (memory access latency increased marginally due to 
					trace logger in memory path).

1K: err=0 t=0.044335 seconds
4K: err=0 t=0.173108 seconds
16K: err=0 t=0.688221 seconds
64K: err=0 t=2.748576 seconds
Done


