// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_array_ap_fixed_4u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_TDATA,
        data_V_data_V_TVALID,
        data_V_data_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state9 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_TDATA;
input   data_V_data_V_TVALID;
output   data_V_data_V_TREADY;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_TREADY;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    data_V_data_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln53_fu_4661_p2;
reg    res_V_data_0_V_blk_n;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] p_Result_s_reg_6050;
reg   [0:0] p_Result_s_reg_6050_pp0_iter5_reg;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
reg   [9:0] indvar_flatten_reg_623;
reg   [4:0] h_idx_assign_reg_634;
reg   [4:0] wp_idx_reg_645;
reg   [0:0] icmp_ln53_reg_5971;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    data_window_0_V_V_full_n;
reg    data_window_0_V_V_write;
reg   [0:0] trunc_ln14_reg_6014;
wire    data_window_1_V_V_full_n;
reg    data_window_1_V_V_write;
reg   [0:0] tmp_16_reg_6018;
wire    data_window_2_V_V_full_n;
reg    data_window_2_V_V_write;
reg   [0:0] tmp_17_reg_6022;
wire    data_window_3_V_V_full_n;
reg    data_window_3_V_V_write;
reg   [0:0] tmp_18_reg_6026;
wire    data_window_4_V_V_full_n;
reg    data_window_4_V_V_write;
reg   [0:0] tmp_19_reg_6030;
wire    data_window_5_V_V_full_n;
reg    data_window_5_V_V_write;
reg   [0:0] tmp_20_reg_6034;
wire    data_window_6_V_V_full_n;
reg    data_window_6_V_V_write;
reg   [0:0] tmp_21_reg_6038;
wire    data_window_7_V_V_full_n;
reg    data_window_7_V_V_write;
reg   [0:0] tmp_22_reg_6042;
wire    data_window_8_V_V_full_n;
reg    data_window_8_V_V_write;
reg   [0:0] tmp_23_reg_6046;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] data_window_0_V_V_dout;
wire    data_window_0_V_V_empty_n;
reg    data_window_0_V_V_read;
reg   [0:0] p_Result_s_reg_6050_pp0_iter2_reg;
wire   [15:0] data_window_1_V_V_dout;
wire    data_window_1_V_V_empty_n;
reg    data_window_1_V_V_read;
wire   [15:0] data_window_2_V_V_dout;
wire    data_window_2_V_V_empty_n;
reg    data_window_2_V_V_read;
wire   [15:0] data_window_3_V_V_dout;
wire    data_window_3_V_V_empty_n;
reg    data_window_3_V_V_read;
wire   [15:0] data_window_4_V_V_dout;
wire    data_window_4_V_V_empty_n;
reg    data_window_4_V_V_read;
wire   [15:0] data_window_5_V_V_dout;
wire    data_window_5_V_V_empty_n;
reg    data_window_5_V_V_read;
wire   [15:0] data_window_6_V_V_dout;
wire    data_window_6_V_V_empty_n;
reg    data_window_6_V_V_read;
wire   [15:0] data_window_7_V_V_dout;
wire    data_window_7_V_V_empty_n;
reg    data_window_7_V_V_read;
wire   [15:0] data_window_8_V_V_dout;
wire    data_window_8_V_V_empty_n;
reg    data_window_8_V_V_read;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    io_acc_block_signal_op318;
reg    ap_block_state8_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] add_ln53_fu_4667_p2;
wire   [4:0] select_ln13_5_fu_4751_p3;
reg   [4:0] select_ln13_5_reg_5980;
wire   [4:0] select_ln53_fu_4759_p3;
wire   [4:0] select_ln13_1_fu_4809_p3;
reg   [4:0] select_ln13_1_reg_5991;
reg   [15:0] tmp_V_reg_5996;
reg   [15:0] tmp_V_reg_5996_pp0_iter1_reg;
wire   [4:0] i_iw_fu_4817_p2;
wire   [0:0] trunc_ln14_fu_4894_p1;
reg   [0:0] p_Result_s_reg_6050_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_6050_pp0_iter4_reg;
reg  signed [15:0] tmp_V_191_reg_6054;
reg  signed [15:0] tmp_V_192_reg_6061;
reg  signed [15:0] tmp_V_193_reg_6070;
reg   [15:0] tmp_V_194_reg_6076;
reg  signed [15:0] tmp_V_195_reg_6081;
reg  signed [15:0] tmp_V_196_reg_6088;
reg  signed [15:0] tmp_V_197_reg_6095;
reg  signed [15:0] tmp_V_198_reg_6103;
reg  signed [15:0] tmp_V_199_reg_6112;
reg   [3:0] trunc_ln708_2141_reg_6118;
reg   [6:0] trunc_ln708_2115_reg_6123;
reg   [8:0] trunc_ln708_2119_reg_6128;
reg   [9:0] trunc_ln708_2120_reg_6133;
reg   [9:0] trunc_ln708_2122_reg_6138;
reg   [9:0] trunc_ln708_2126_reg_6143;
reg   [9:0] trunc_ln708_2127_reg_6148;
reg   [9:0] trunc_ln708_2129_reg_6153;
reg   [9:0] trunc_ln708_2133_reg_6158;
reg   [8:0] trunc_ln708_2136_reg_6163;
reg   [9:0] trunc_ln708_2137_reg_6168;
reg   [7:0] trunc_ln708_2140_reg_6173;
reg   [9:0] trunc_ln708_2146_reg_6178;
wire   [9:0] add_ln703_fu_5623_p2;
reg   [9:0] add_ln703_reg_6183;
wire   [9:0] add_ln703_4395_fu_5629_p2;
reg   [9:0] add_ln703_4395_reg_6188;
wire   [9:0] add_ln703_4398_fu_5635_p2;
reg   [9:0] add_ln703_4398_reg_6193;
wire   [9:0] add_ln703_4403_fu_5641_p2;
reg   [9:0] add_ln703_4403_reg_6198;
wire   [9:0] add_ln703_4404_fu_5647_p2;
reg   [9:0] add_ln703_4404_reg_6203;
wire   [9:0] add_ln703_4407_fu_5653_p2;
reg   [9:0] add_ln703_4407_reg_6208;
wire   [9:0] add_ln703_4412_fu_5659_p2;
reg   [9:0] add_ln703_4412_reg_6213;
wire   [8:0] add_ln703_4419_fu_5695_p2;
reg   [8:0] add_ln703_4419_reg_6218;
wire   [9:0] add_ln703_4421_fu_5701_p2;
reg   [9:0] add_ln703_4421_reg_6223;
wire   [8:0] add_ln703_4428_fu_5733_p2;
reg   [8:0] add_ln703_4428_reg_6228;
wire   [9:0] p_Val2_32_fu_5781_p2;
reg   [9:0] p_Val2_32_reg_6233;
wire   [9:0] acc_1_V_fu_5817_p2;
reg   [9:0] acc_1_V_reg_6238;
wire   [9:0] acc_2_V_fu_5840_p2;
reg   [9:0] acc_2_V_reg_6243;
wire   [9:0] acc_3_V_fu_5863_p2;
reg   [9:0] acc_3_V_reg_6248;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] mul_ln1118_2963_fu_656_p0;
wire  signed [23:0] sext_ln1118_2559_fu_5242_p1;
wire  signed [15:0] mul_ln1118_2966_fu_657_p0;
wire  signed [23:0] sext_ln1118_2564_fu_5324_p1;
wire  signed [15:0] mul_ln1118_2955_fu_659_p0;
wire  signed [15:0] mul_ln1118_2961_fu_660_p0;
wire  signed [23:0] sext_ln1118_2558_fu_5195_p1;
wire  signed [15:0] mul_ln1118_2962_fu_661_p0;
wire  signed [15:0] mul_ln1118_2960_fu_663_p0;
wire  signed [15:0] mul_ln1118_2970_fu_665_p0;
wire  signed [15:0] mul_ln1118_2974_fu_666_p0;
wire  signed [23:0] sext_ln1118_2579_fu_5556_p1;
wire  signed [15:0] mul_ln1118_2964_fu_668_p0;
wire  signed [15:0] mul_ln1118_2971_fu_669_p0;
wire  signed [23:0] sext_ln1118_2568_fu_5398_p1;
wire  signed [15:0] mul_ln1118_2952_fu_672_p0;
wire  signed [23:0] sext_ln1118_2546_fu_4983_p1;
wire  signed [15:0] mul_ln1118_2972_fu_673_p0;
wire  signed [15:0] mul_ln1118_fu_674_p0;
wire  signed [15:0] mul_ln1118_2956_fu_675_p0;
wire  signed [23:0] sext_ln1118_2556_fu_5145_p1;
wire  signed [15:0] mul_ln1118_2975_fu_678_p0;
wire  signed [15:0] mul_ln1118_2965_fu_679_p0;
wire  signed [15:0] mul_ln1118_2957_fu_680_p0;
wire  signed [15:0] mul_ln1118_2973_fu_681_p0;
wire  signed [15:0] mul_ln1118_2969_fu_683_p0;
wire  signed [15:0] mul_ln1118_2958_fu_684_p0;
wire  signed [15:0] mul_ln1118_2951_fu_685_p0;
wire  signed [15:0] mul_ln1118_2953_fu_686_p0;
wire  signed [23:0] sext_ln1118_2549_fu_5050_p1;
wire  signed [15:0] mul_ln1118_2967_fu_687_p0;
wire  signed [15:0] mul_ln1118_2968_fu_689_p0;
wire  signed [15:0] mul_ln1118_2959_fu_690_p0;
wire  signed [15:0] mul_ln1118_2954_fu_691_p0;
wire   [3:0] tmp_fu_4619_p4;
wire   [4:0] r_fu_4635_p2;
wire   [0:0] icmp_ln24_fu_4641_p2;
wire   [4:0] sub_ln23_fu_4647_p2;
wire   [0:0] icmp_ln54_fu_4673_p2;
wire   [4:0] add_ln53_2_fu_4687_p2;
wire   [3:0] tmp_14_fu_4693_p4;
wire   [4:0] sub_ln23_4_fu_4709_p2;
wire   [0:0] icmp_ln24_4_fu_4715_p2;
wire   [4:0] sub_ln23_5_fu_4721_p2;
wire   [0:0] icmp_ln13_3_fu_4703_p2;
wire   [4:0] select_ln23_2_fu_4727_p3;
wire   [0:0] icmp_ln13_fu_4629_p2;
wire   [4:0] select_ln23_fu_4653_p3;
wire   [4:0] select_ln13_3_fu_4735_p3;
wire   [4:0] select_ln13_4_fu_4743_p3;
wire   [4:0] select_ln13_fu_4679_p3;
wire   [3:0] tmp_15_fu_4767_p4;
wire   [4:0] r_2_fu_4783_p2;
wire   [0:0] icmp_ln24_3_fu_4789_p2;
wire   [4:0] sub_ln23_2_fu_4795_p2;
wire   [0:0] icmp_ln13_4_fu_4777_p2;
wire   [4:0] select_ln23_1_fu_4801_p3;
wire   [4:0] shl_ln13_fu_4823_p2;
wire   [4:0] add_ln321_2_fu_4828_p2;
wire   [4:0] p_Val2_s_fu_4838_p26;
wire   [8:0] p_Val2_s_fu_4838_p27;
wire  signed [15:0] trunc_ln708_2141_fu_4970_p1;
wire   [23:0] mul_ln1118_fu_674_p2;
wire   [23:0] mul_ln1118_2951_fu_685_p2;
wire   [17:0] tmp_51_fu_5009_p3;
wire  signed [18:0] sext_ln1118_fu_4980_p1;
wire  signed [18:0] sext_ln1118_2547_fu_5016_p1;
wire   [18:0] sub_ln1118_1243_fu_5020_p2;
wire   [4:0] trunc_ln708_2113_fu_5026_p4;
wire   [23:0] mul_ln1118_2952_fu_672_p2;
wire   [19:0] tmp_52_fu_5061_p3;
wire  signed [20:0] sext_ln1118_2550_fu_5055_p1;
wire  signed [20:0] sext_ln1118_2552_fu_5068_p1;
wire   [20:0] sub_ln1118_1244_fu_5072_p2;
wire   [23:0] mul_ln1118_2953_fu_686_p2;
wire   [17:0] shl_ln_fu_5098_p3;
wire  signed [18:0] sext_ln1118_2554_fu_5105_p1;
wire   [18:0] sub_ln1118_fu_5109_p2;
wire  signed [18:0] sext_ln1118_2551_fu_5058_p1;
wire   [18:0] sub_ln1118_1245_fu_5115_p2;
wire   [4:0] trunc_ln708_2117_fu_5121_p4;
wire   [23:0] mul_ln1118_2954_fu_691_p2;
wire   [22:0] mul_ln1118_2955_fu_659_p2;
wire   [23:0] mul_ln1118_2956_fu_675_p2;
wire   [23:0] mul_ln1118_2957_fu_680_p2;
wire   [23:0] mul_ln1118_2958_fu_684_p2;
wire   [23:0] mul_ln1118_2959_fu_690_p2;
wire   [23:0] mul_ln1118_2960_fu_663_p2;
wire   [23:0] mul_ln1118_2961_fu_660_p2;
wire   [23:0] mul_ln1118_2962_fu_661_p2;
wire   [23:0] mul_ln1118_2963_fu_656_p2;
wire   [23:0] mul_ln1118_2964_fu_668_p2;
wire   [23:0] mul_ln1118_2965_fu_679_p2;
wire   [18:0] shl_ln1118_s_fu_5278_p3;
wire   [16:0] shl_ln1118_1235_fu_5289_p3;
wire  signed [19:0] sext_ln1118_2561_fu_5296_p1;
wire  signed [19:0] sext_ln1118_2560_fu_5285_p1;
wire   [19:0] add_ln1118_fu_5300_p2;
wire   [5:0] trunc_ln708_2130_fu_5306_p4;
wire   [23:0] mul_ln1118_2966_fu_657_p2;
wire   [22:0] mul_ln1118_2967_fu_687_p2;
wire   [8:0] trunc_ln708_2132_fu_5339_p4;
wire   [23:0] mul_ln1118_2968_fu_689_p2;
wire   [16:0] shl_ln1118_1236_fu_5363_p3;
wire  signed [17:0] sext_ln1118_2565_fu_5370_p1;
wire   [17:0] sub_ln1118_1246_fu_5374_p2;
wire   [3:0] trunc_ln708_2134_fu_5380_p4;
wire   [23:0] mul_ln1118_2969_fu_683_p2;
wire   [22:0] mul_ln1118_2970_fu_665_p2;
wire   [23:0] mul_ln1118_2971_fu_669_p2;
wire   [20:0] shl_ln1118_1237_fu_5436_p3;
wire  signed [21:0] sext_ln1118_2570_fu_5443_p1;
wire  signed [21:0] sext_ln1118_2569_fu_5403_p1;
wire   [21:0] sub_ln1118_1247_fu_5447_p2;
wire   [7:0] trunc_ln708_2138_fu_5453_p4;
wire   [23:0] mul_ln1118_2972_fu_673_p2;
wire   [20:0] shl_ln1118_1238_fu_5484_p3;
wire   [18:0] shl_ln1118_1239_fu_5495_p3;
wire  signed [21:0] sext_ln1118_2575_fu_5502_p1;
wire  signed [21:0] sext_ln1118_2574_fu_5491_p1;
wire   [21:0] sub_ln1118_1248_fu_5506_p2;
wire   [19:0] tmp_53_fu_5525_p3;
wire  signed [20:0] sext_ln1118_2573_fu_5471_p1;
wire  signed [20:0] sext_ln1118_2577_fu_5532_p1;
wire   [20:0] sub_ln1118_1249_fu_5536_p2;
wire   [6:0] trunc_ln708_2142_fu_5542_p4;
wire   [23:0] mul_ln1118_2973_fu_681_p2;
wire   [23:0] mul_ln1118_2974_fu_666_p2;
wire   [18:0] shl_ln1118_1240_fu_5582_p3;
wire  signed [19:0] sext_ln1118_2580_fu_5589_p1;
wire   [19:0] sub_ln1118_1250_fu_5593_p2;
wire   [5:0] trunc_ln708_2145_fu_5599_p4;
wire   [23:0] mul_ln1118_2975_fu_678_p2;
wire   [9:0] trunc_ln708_2123_fu_5202_p4;
wire   [9:0] trunc_ln2_fu_4989_p4;
wire   [9:0] trunc_ln708_2135_fu_5406_p4;
wire   [9:0] trunc_ln708_2131_fu_5329_p4;
wire   [9:0] trunc_ln708_2143_fu_5562_p4;
wire   [9:0] trunc_ln708_2139_fu_5474_p4;
wire   [9:0] trunc_ln708_2116_fu_5088_p4;
wire   [9:0] trunc_ln708_s_fu_4999_p4;
wire   [9:0] trunc_ln708_2128_fu_5258_p4;
wire   [9:0] trunc_ln708_2124_fu_5212_p4;
wire  signed [9:0] sext_ln708_1043_fu_5349_p1;
wire   [9:0] trunc_ln708_2144_fu_5572_p4;
wire   [9:0] trunc_ln708_2125_fu_5222_p4;
wire   [9:0] trunc_ln708_2121_fu_5175_p4;
wire  signed [7:0] sext_ln1118_2581_fu_5609_p1;
wire   [7:0] add_ln703_4416_fu_5665_p2;
wire  signed [5:0] sext_ln1118_2576_fu_5522_p1;
wire  signed [5:0] sext_ln1118_2555_fu_5131_p1;
wire   [5:0] add_ln703_4417_fu_5675_p2;
wire  signed [6:0] sext_ln1118_2548_fu_5036_p1;
wire  signed [6:0] sext_ln703_699_fu_5681_p1;
wire   [6:0] add_ln703_4418_fu_5685_p2;
wire  signed [8:0] sext_ln703_698_fu_5671_p1;
wire  signed [8:0] sext_ln703_700_fu_5691_p1;
wire   [9:0] trunc_ln708_2118_fu_5135_p4;
wire   [9:0] trunc_ln708_2114_fu_5040_p4;
wire  signed [8:0] sext_ln1118_2578_fu_5552_p1;
wire  signed [8:0] sext_ln1118_2571_fu_5463_p1;
wire  signed [4:0] sext_ln1118_2566_fu_5390_p1;
wire   [4:0] add_ln703_4426_fu_5713_p2;
wire  signed [6:0] sext_ln1118_2562_fu_5316_p1;
wire   [6:0] zext_ln703_fu_5719_p1;
wire   [6:0] add_ln703_4427_fu_5723_p2;
wire   [8:0] add_ln703_4425_fu_5707_p2;
wire  signed [8:0] sext_ln703_702_fu_5729_p1;
wire   [9:0] add_ln703_4396_fu_5751_p2;
wire  signed [7:0] sext_ln1118_2553_fu_5739_p1;
wire   [7:0] add_ln703_4399_fu_5760_p2;
wire  signed [9:0] sext_ln708_fu_5742_p1;
wire  signed [9:0] sext_ln703_fu_5766_p1;
wire   [9:0] add_ln703_4400_fu_5770_p2;
wire   [9:0] add_ln703_4397_fu_5755_p2;
wire   [9:0] add_ln703_4401_fu_5776_p2;
wire   [9:0] add_ln703_4405_fu_5787_p2;
wire  signed [8:0] sext_ln708_1045_fu_5748_p1;
wire   [8:0] add_ln703_4408_fu_5796_p2;
wire  signed [9:0] sext_ln708_1044_fu_5745_p1;
wire  signed [9:0] sext_ln703_697_fu_5802_p1;
wire   [9:0] add_ln703_4409_fu_5806_p2;
wire   [9:0] add_ln703_4406_fu_5791_p2;
wire   [9:0] add_ln703_4410_fu_5812_p2;
wire   [9:0] add_ln703_4413_fu_5823_p2;
wire   [9:0] add_ln703_4414_fu_5827_p2;
wire   [9:0] add_ln703_4415_fu_5832_p2;
wire  signed [9:0] sext_ln703_701_fu_5837_p1;
wire   [9:0] add_ln703_4422_fu_5846_p2;
wire   [9:0] add_ln703_4423_fu_5850_p2;
wire   [9:0] add_ln703_4424_fu_5855_p2;
wire  signed [9:0] sext_ln703_703_fu_5860_p1;
wire   [13:0] res_0_V_fu_5869_p3;
wire   [13:0] res_1_V_fu_5881_p3;
wire   [13:0] res_2_V_fu_5893_p3;
wire   [13:0] tmp_data_3_V_fu_5905_p3;
wire    ap_CS_fsm_state9;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_data_V_data_V_U_apdone_blk;
wire   [15:0] data_V_data_V_TDATA_int;
wire    data_V_data_V_TVALID_int;
reg    data_V_data_V_TREADY_int;
wire    regslice_both_data_V_data_V_U_ack_in;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

myproject_mux_255_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 9 ),
    .din4_WIDTH( 9 ),
    .din5_WIDTH( 9 ),
    .din6_WIDTH( 9 ),
    .din7_WIDTH( 9 ),
    .din8_WIDTH( 9 ),
    .din9_WIDTH( 9 ),
    .din10_WIDTH( 9 ),
    .din11_WIDTH( 9 ),
    .din12_WIDTH( 9 ),
    .din13_WIDTH( 9 ),
    .din14_WIDTH( 9 ),
    .din15_WIDTH( 9 ),
    .din16_WIDTH( 9 ),
    .din17_WIDTH( 9 ),
    .din18_WIDTH( 9 ),
    .din19_WIDTH( 9 ),
    .din20_WIDTH( 9 ),
    .din21_WIDTH( 9 ),
    .din22_WIDTH( 9 ),
    .din23_WIDTH( 9 ),
    .din24_WIDTH( 9 ),
    .din25_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
myproject_mux_255_9_1_1_U3(
    .din0(9'd1),
    .din1(9'd3),
    .din2(9'd7),
    .din3(9'd6),
    .din4(9'd4),
    .din5(9'd9),
    .din6(9'd27),
    .din7(9'd63),
    .din8(9'd54),
    .din9(9'd36),
    .din10(9'd73),
    .din11(9'd219),
    .din12(9'd511),
    .din13(9'd438),
    .din14(9'd292),
    .din15(9'd72),
    .din16(9'd216),
    .din17(9'd504),
    .din18(9'd432),
    .din19(9'd288),
    .din20(9'd64),
    .din21(9'd192),
    .din22(9'd448),
    .din23(9'd384),
    .din24(9'd256),
    .din25(p_Val2_s_fu_4838_p26),
    .dout(p_Val2_s_fu_4838_p27)
);

fifo_w16_d84_A data_window_0_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_0_V_V_full_n),
    .if_write(data_window_0_V_V_write),
    .if_dout(data_window_0_V_V_dout),
    .if_empty_n(data_window_0_V_V_empty_n),
    .if_read(data_window_0_V_V_read)
);

fifo_w16_d84_A data_window_1_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_1_V_V_full_n),
    .if_write(data_window_1_V_V_write),
    .if_dout(data_window_1_V_V_dout),
    .if_empty_n(data_window_1_V_V_empty_n),
    .if_read(data_window_1_V_V_read)
);

fifo_w16_d84_A data_window_2_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_2_V_V_full_n),
    .if_write(data_window_2_V_V_write),
    .if_dout(data_window_2_V_V_dout),
    .if_empty_n(data_window_2_V_V_empty_n),
    .if_read(data_window_2_V_V_read)
);

fifo_w16_d84_A data_window_3_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_3_V_V_full_n),
    .if_write(data_window_3_V_V_write),
    .if_dout(data_window_3_V_V_dout),
    .if_empty_n(data_window_3_V_V_empty_n),
    .if_read(data_window_3_V_V_read)
);

fifo_w16_d84_A data_window_4_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_4_V_V_full_n),
    .if_write(data_window_4_V_V_write),
    .if_dout(data_window_4_V_V_dout),
    .if_empty_n(data_window_4_V_V_empty_n),
    .if_read(data_window_4_V_V_read)
);

fifo_w16_d84_A data_window_5_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_5_V_V_full_n),
    .if_write(data_window_5_V_V_write),
    .if_dout(data_window_5_V_V_dout),
    .if_empty_n(data_window_5_V_V_empty_n),
    .if_read(data_window_5_V_V_read)
);

fifo_w16_d84_A data_window_6_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_6_V_V_full_n),
    .if_write(data_window_6_V_V_write),
    .if_dout(data_window_6_V_V_dout),
    .if_empty_n(data_window_6_V_V_empty_n),
    .if_read(data_window_6_V_V_read)
);

fifo_w16_d84_A data_window_7_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_7_V_V_full_n),
    .if_write(data_window_7_V_V_write),
    .if_dout(data_window_7_V_V_dout),
    .if_empty_n(data_window_7_V_V_empty_n),
    .if_read(data_window_7_V_V_read)
);

fifo_w16_d84_A data_window_8_V_V_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(tmp_V_reg_5996_pp0_iter1_reg),
    .if_full_n(data_window_8_V_V_full_n),
    .if_write(data_window_8_V_V_write),
    .if_dout(data_window_8_V_V_dout),
    .if_empty_n(data_window_8_V_V_empty_n),
    .if_read(data_window_8_V_V_read)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_V_TDATA),
    .vld_in(data_V_data_V_TVALID),
    .ack_in(regslice_both_data_V_data_V_U_ack_in),
    .data_out(data_V_data_V_TDATA_int),
    .vld_out(data_V_data_V_TVALID_int),
    .ack_out(data_V_data_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_4661_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        h_idx_assign_reg_634 <= select_ln53_fu_4759_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        h_idx_assign_reg_634 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_4661_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_623 <= add_ln53_fu_4667_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_623 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_4661_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        wp_idx_reg_645 <= i_iw_fu_4817_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        wp_idx_reg_645 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_s_reg_6050_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_1_V_reg_6238 <= acc_1_V_fu_5817_p2;
        acc_2_V_reg_6243 <= acc_2_V_fu_5840_p2;
        acc_3_V_reg_6248 <= acc_3_V_fu_5863_p2;
        p_Val2_32_reg_6233 <= p_Val2_32_fu_5781_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_s_reg_6050_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln703_4395_reg_6188 <= add_ln703_4395_fu_5629_p2;
        add_ln703_4398_reg_6193 <= add_ln703_4398_fu_5635_p2;
        add_ln703_4403_reg_6198 <= add_ln703_4403_fu_5641_p2;
        add_ln703_4404_reg_6203 <= add_ln703_4404_fu_5647_p2;
        add_ln703_4407_reg_6208 <= add_ln703_4407_fu_5653_p2;
        add_ln703_4412_reg_6213 <= add_ln703_4412_fu_5659_p2;
        add_ln703_4419_reg_6218 <= add_ln703_4419_fu_5695_p2;
        add_ln703_4421_reg_6223 <= add_ln703_4421_fu_5701_p2;
        add_ln703_4428_reg_6228 <= add_ln703_4428_fu_5733_p2;
        add_ln703_reg_6183 <= add_ln703_fu_5623_p2;
        trunc_ln708_2115_reg_6123 <= {{sub_ln1118_1244_fu_5072_p2[20:14]}};
        trunc_ln708_2119_reg_6128 <= {{mul_ln1118_2955_fu_659_p2[22:14]}};
        trunc_ln708_2120_reg_6133 <= {{mul_ln1118_2956_fu_675_p2[23:14]}};
        trunc_ln708_2122_reg_6138 <= {{mul_ln1118_2958_fu_684_p2[23:14]}};
        trunc_ln708_2126_reg_6143 <= {{mul_ln1118_2962_fu_661_p2[23:14]}};
        trunc_ln708_2127_reg_6148 <= {{mul_ln1118_2963_fu_656_p2[23:14]}};
        trunc_ln708_2129_reg_6153 <= {{mul_ln1118_2965_fu_679_p2[23:14]}};
        trunc_ln708_2133_reg_6158 <= {{mul_ln1118_2968_fu_689_p2[23:14]}};
        trunc_ln708_2136_reg_6163 <= {{mul_ln1118_2970_fu_665_p2[22:14]}};
        trunc_ln708_2137_reg_6168 <= {{mul_ln1118_2971_fu_669_p2[23:14]}};
        trunc_ln708_2140_reg_6173 <= {{sub_ln1118_1248_fu_5506_p2[21:14]}};
        trunc_ln708_2146_reg_6178 <= {{mul_ln1118_2975_fu_678_p2[23:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln53_reg_5971 <= icmp_ln53_fu_4661_p2;
        p_Result_s_reg_6050 <= p_Val2_s_fu_4838_p27[32'd8];
        tmp_16_reg_6018 <= p_Val2_s_fu_4838_p27[32'd1];
        tmp_17_reg_6022 <= p_Val2_s_fu_4838_p27[32'd2];
        tmp_18_reg_6026 <= p_Val2_s_fu_4838_p27[32'd3];
        tmp_19_reg_6030 <= p_Val2_s_fu_4838_p27[32'd4];
        tmp_20_reg_6034 <= p_Val2_s_fu_4838_p27[32'd5];
        tmp_21_reg_6038 <= p_Val2_s_fu_4838_p27[32'd6];
        tmp_22_reg_6042 <= p_Val2_s_fu_4838_p27[32'd7];
        tmp_23_reg_6046 <= p_Val2_s_fu_4838_p27[32'd8];
        tmp_V_reg_5996_pp0_iter1_reg <= tmp_V_reg_5996;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        p_Result_s_reg_6050_pp0_iter2_reg <= p_Result_s_reg_6050;
        p_Result_s_reg_6050_pp0_iter3_reg <= p_Result_s_reg_6050_pp0_iter2_reg;
        p_Result_s_reg_6050_pp0_iter4_reg <= p_Result_s_reg_6050_pp0_iter3_reg;
        p_Result_s_reg_6050_pp0_iter5_reg <= p_Result_s_reg_6050_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_4661_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln13_1_reg_5991 <= select_ln13_1_fu_4809_p3;
        select_ln13_5_reg_5980 <= select_ln13_5_fu_4751_p3;
        tmp_V_reg_5996 <= data_V_data_V_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_191_reg_6054 <= data_window_0_V_V_dout;
        tmp_V_192_reg_6061 <= data_window_1_V_V_dout;
        tmp_V_193_reg_6070 <= data_window_2_V_V_dout;
        tmp_V_194_reg_6076 <= data_window_3_V_V_dout;
        tmp_V_195_reg_6081 <= data_window_4_V_V_dout;
        tmp_V_196_reg_6088 <= data_window_5_V_V_dout;
        tmp_V_197_reg_6095 <= data_window_6_V_V_dout;
        tmp_V_198_reg_6103 <= data_window_7_V_V_dout;
        tmp_V_199_reg_6112 <= data_window_8_V_V_dout;
        trunc_ln708_2141_reg_6118 <= {{trunc_ln708_2141_fu_4970_p1[15:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_reg_5971 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln14_reg_6014 <= trunc_ln14_fu_4894_p1;
    end
end

always @ (*) begin
    if ((icmp_ln53_fu_4661_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_4661_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_V_TDATA_blk_n = data_V_data_V_TVALID_int;
    end else begin
        data_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_V_TVALID == 1'b1) & (regslice_both_data_V_data_V_U_ack_in == 1'b1))) begin
        data_V_data_V_TREADY = 1'b1;
    end else begin
        data_V_data_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_fu_4661_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_V_data_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_0_V_V_read = 1'b1;
    end else begin
        data_window_0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln14_reg_6014 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_0_V_V_write = 1'b1;
    end else begin
        data_window_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_1_V_V_read = 1'b1;
    end else begin
        data_window_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_16_reg_6018 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_1_V_V_write = 1'b1;
    end else begin
        data_window_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_2_V_V_read = 1'b1;
    end else begin
        data_window_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_17_reg_6022 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_2_V_V_write = 1'b1;
    end else begin
        data_window_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_3_V_V_read = 1'b1;
    end else begin
        data_window_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_18_reg_6026 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_3_V_V_write = 1'b1;
    end else begin
        data_window_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_4_V_V_read = 1'b1;
    end else begin
        data_window_4_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_19_reg_6030 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_4_V_V_write = 1'b1;
    end else begin
        data_window_4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_5_V_V_read = 1'b1;
    end else begin
        data_window_5_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_20_reg_6034 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_5_V_V_write = 1'b1;
    end else begin
        data_window_5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_6_V_V_read = 1'b1;
    end else begin
        data_window_6_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_21_reg_6038 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_6_V_V_write = 1'b1;
    end else begin
        data_window_6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_7_V_V_read = 1'b1;
    end else begin
        data_window_7_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_22_reg_6042 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_7_V_V_write = 1'b1;
    end else begin
        data_window_7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        data_window_8_V_V_read = 1'b1;
    end else begin
        data_window_8_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_23_reg_6046 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_window_8_V_V_write = 1'b1;
    end else begin
        data_window_8_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln53_fu_4661_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln53_fu_4661_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_1_V_fu_5817_p2 = (add_ln703_4406_fu_5791_p2 + add_ln703_4410_fu_5812_p2);

assign acc_2_V_fu_5840_p2 = ($signed(add_ln703_4415_fu_5832_p2) + $signed(sext_ln703_701_fu_5837_p1));

assign acc_3_V_fu_5863_p2 = ($signed(add_ln703_4424_fu_5855_p2) + $signed(sext_ln703_703_fu_5860_p1));

assign add_ln1118_fu_5300_p2 = ($signed(sext_ln1118_2561_fu_5296_p1) + $signed(sext_ln1118_2560_fu_5285_p1));

assign add_ln321_2_fu_4828_p2 = (shl_ln13_fu_4823_p2 + select_ln13_1_reg_5991);

assign add_ln53_2_fu_4687_p2 = (5'd1 + h_idx_assign_reg_634);

assign add_ln53_fu_4667_p2 = (indvar_flatten_reg_623 + 10'd1);

assign add_ln703_4395_fu_5629_p2 = (trunc_ln708_2135_fu_5406_p4 + trunc_ln708_2131_fu_5329_p4);

assign add_ln703_4396_fu_5751_p2 = (trunc_ln708_2127_reg_6148 + add_ln703_4395_reg_6188);

assign add_ln703_4397_fu_5755_p2 = (add_ln703_reg_6183 + add_ln703_4396_fu_5751_p2);

assign add_ln703_4398_fu_5635_p2 = (trunc_ln708_2143_fu_5562_p4 + trunc_ln708_2139_fu_5474_p4);

assign add_ln703_4399_fu_5760_p2 = ($signed(sext_ln1118_2553_fu_5739_p1) + $signed(8'd18));

assign add_ln703_4400_fu_5770_p2 = ($signed(sext_ln708_fu_5742_p1) + $signed(sext_ln703_fu_5766_p1));

assign add_ln703_4401_fu_5776_p2 = (add_ln703_4398_reg_6193 + add_ln703_4400_fu_5770_p2);

assign add_ln703_4403_fu_5641_p2 = (trunc_ln708_2116_fu_5088_p4 + trunc_ln708_s_fu_4999_p4);

assign add_ln703_4404_fu_5647_p2 = (trunc_ln708_2128_fu_5258_p4 + trunc_ln708_2124_fu_5212_p4);

assign add_ln703_4405_fu_5787_p2 = (trunc_ln708_2120_reg_6133 + add_ln703_4404_reg_6203);

assign add_ln703_4406_fu_5791_p2 = (add_ln703_4403_reg_6198 + add_ln703_4405_fu_5787_p2);

assign add_ln703_4407_fu_5653_p2 = ($signed(sext_ln708_1043_fu_5349_p1) + $signed(trunc_ln708_2144_fu_5572_p4));

assign add_ln703_4408_fu_5796_p2 = ($signed(sext_ln708_1045_fu_5748_p1) + $signed(9'd488));

assign add_ln703_4409_fu_5806_p2 = ($signed(sext_ln708_1044_fu_5745_p1) + $signed(sext_ln703_697_fu_5802_p1));

assign add_ln703_4410_fu_5812_p2 = (add_ln703_4407_reg_6208 + add_ln703_4409_fu_5806_p2);

assign add_ln703_4412_fu_5659_p2 = (trunc_ln708_2125_fu_5222_p4 + trunc_ln708_2121_fu_5175_p4);

assign add_ln703_4413_fu_5823_p2 = (trunc_ln708_2137_reg_6168 + trunc_ln708_2133_reg_6158);

assign add_ln703_4414_fu_5827_p2 = (trunc_ln708_2129_reg_6153 + add_ln703_4413_fu_5823_p2);

assign add_ln703_4415_fu_5832_p2 = (add_ln703_4412_reg_6213 + add_ln703_4414_fu_5827_p2);

assign add_ln703_4416_fu_5665_p2 = ($signed(sext_ln1118_2581_fu_5609_p1) + $signed(8'd195));

assign add_ln703_4417_fu_5675_p2 = ($signed(sext_ln1118_2576_fu_5522_p1) + $signed(sext_ln1118_2555_fu_5131_p1));

assign add_ln703_4418_fu_5685_p2 = ($signed(sext_ln1118_2548_fu_5036_p1) + $signed(sext_ln703_699_fu_5681_p1));

assign add_ln703_4419_fu_5695_p2 = ($signed(sext_ln703_698_fu_5671_p1) + $signed(sext_ln703_700_fu_5691_p1));

assign add_ln703_4421_fu_5701_p2 = (trunc_ln708_2118_fu_5135_p4 + trunc_ln708_2114_fu_5040_p4);

assign add_ln703_4422_fu_5846_p2 = (trunc_ln708_2146_reg_6178 + trunc_ln708_2126_reg_6143);

assign add_ln703_4423_fu_5850_p2 = (trunc_ln708_2122_reg_6138 + add_ln703_4422_fu_5846_p2);

assign add_ln703_4424_fu_5855_p2 = (add_ln703_4421_reg_6223 + add_ln703_4423_fu_5850_p2);

assign add_ln703_4425_fu_5707_p2 = ($signed(sext_ln1118_2578_fu_5552_p1) + $signed(sext_ln1118_2571_fu_5463_p1));

assign add_ln703_4426_fu_5713_p2 = ($signed(sext_ln1118_2566_fu_5390_p1) + $signed(5'd20));

assign add_ln703_4427_fu_5723_p2 = ($signed(sext_ln1118_2562_fu_5316_p1) + $signed(zext_ln703_fu_5719_p1));

assign add_ln703_4428_fu_5733_p2 = ($signed(add_ln703_4425_fu_5707_p2) + $signed(sext_ln703_702_fu_5729_p1));

assign add_ln703_fu_5623_p2 = (trunc_ln708_2123_fu_5202_p4 + trunc_ln2_fu_4989_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (io_acc_block_signal_op318 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln53_fu_4661_p2 == 1'd0) & (data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((tmp_23_reg_6046 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_22_reg_6042 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_21_reg_6038 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_20_reg_6034 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_19_reg_6030 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_18_reg_6026 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_17_reg_6022 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_16_reg_6018 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((trunc_ln14_reg_6014 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (io_acc_block_signal_op318 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln53_fu_4661_p2 == 1'd0) & (data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((tmp_23_reg_6046 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_22_reg_6042 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_21_reg_6038 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_20_reg_6034 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_19_reg_6030 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_18_reg_6026 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_17_reg_6022 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_16_reg_6018 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((trunc_ln14_reg_6014 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (io_acc_block_signal_op318 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln53_fu_4661_p2 == 1'd0) & (data_V_data_V_TVALID_int == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((tmp_23_reg_6046 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_22_reg_6042 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_21_reg_6038 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_20_reg_6034 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_19_reg_6030 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_18_reg_6026 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_17_reg_6022 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_16_reg_6018 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((trunc_ln14_reg_6014 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((icmp_ln53_fu_4661_p2 == 1'd0) & (data_V_data_V_TVALID_int == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((tmp_23_reg_6046 == 1'd1) & (data_window_8_V_V_full_n == 1'b0)) | ((tmp_22_reg_6042 == 1'd1) & (data_window_7_V_V_full_n == 1'b0)) | ((tmp_21_reg_6038 == 1'd1) & (data_window_6_V_V_full_n == 1'b0)) | ((tmp_20_reg_6034 == 1'd1) & (data_window_5_V_V_full_n == 1'b0)) | ((tmp_19_reg_6030 == 1'd1) & (data_window_4_V_V_full_n == 1'b0)) | ((tmp_18_reg_6026 == 1'd1) & (data_window_3_V_V_full_n == 1'b0)) | ((tmp_17_reg_6022 == 1'd1) & (data_window_2_V_V_full_n == 1'b0)) | ((tmp_16_reg_6018 == 1'd1) & (data_window_1_V_V_full_n == 1'b0)) | ((trunc_ln14_reg_6014 == 1'd1) & (data_window_0_V_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = (((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_8_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_7_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_6_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_5_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_4_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_3_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_2_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_1_V_V_empty_n == 1'b0)) | ((p_Result_s_reg_6050_pp0_iter2_reg == 1'd1) & (data_window_0_V_V_empty_n == 1'b0)));
end

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter6 = ((p_Result_s_reg_6050_pp0_iter5_reg == 1'd1) & (io_acc_block_signal_op318 == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign i_iw_fu_4817_p2 = (select_ln13_fu_4679_p3 + 5'd1);

assign icmp_ln13_3_fu_4703_p2 = ((tmp_14_fu_4693_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_4_fu_4777_p2 = ((tmp_15_fu_4767_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_4629_p2 = ((tmp_fu_4619_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln24_3_fu_4789_p2 = ((r_2_fu_4783_p2 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln24_4_fu_4715_p2 = ((sub_ln23_4_fu_4709_p2 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln24_fu_4641_p2 = ((r_fu_4635_p2 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_4661_p2 = ((indvar_flatten_reg_623 == 10'd900) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_4673_p2 = ((wp_idx_reg_645 == 5'd30) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op318 = (res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign mul_ln1118_2951_fu_685_p0 = sext_ln1118_2546_fu_4983_p1;

assign mul_ln1118_2951_fu_685_p2 = ($signed(mul_ln1118_2951_fu_685_p0) * $signed(-'h11D));

assign mul_ln1118_2952_fu_672_p0 = sext_ln1118_2546_fu_4983_p1;

assign mul_ln1118_2952_fu_672_p2 = ($signed(mul_ln1118_2952_fu_672_p0) * $signed('h92));

assign mul_ln1118_2953_fu_686_p0 = sext_ln1118_2549_fu_5050_p1;

assign mul_ln1118_2953_fu_686_p2 = ($signed(mul_ln1118_2953_fu_686_p0) * $signed(-'hCA));

assign mul_ln1118_2954_fu_691_p0 = sext_ln1118_2549_fu_5050_p1;

assign mul_ln1118_2954_fu_691_p2 = ($signed(mul_ln1118_2954_fu_691_p0) * $signed('h43));

assign mul_ln1118_2955_fu_659_p0 = tmp_V_193_reg_6070;

assign mul_ln1118_2955_fu_659_p2 = ($signed(mul_ln1118_2955_fu_659_p0) * $signed('h3B));

assign mul_ln1118_2956_fu_675_p0 = sext_ln1118_2556_fu_5145_p1;

assign mul_ln1118_2956_fu_675_p2 = ($signed(mul_ln1118_2956_fu_675_p0) * $signed(-'hC1));

assign mul_ln1118_2957_fu_680_p0 = sext_ln1118_2556_fu_5145_p1;

assign mul_ln1118_2957_fu_680_p2 = ($signed(mul_ln1118_2957_fu_680_p0) * $signed('h91));

assign mul_ln1118_2958_fu_684_p0 = sext_ln1118_2556_fu_5145_p1;

assign mul_ln1118_2958_fu_684_p2 = ($signed(mul_ln1118_2958_fu_684_p0) * $signed('h46));

assign mul_ln1118_2959_fu_690_p0 = sext_ln1118_2558_fu_5195_p1;

assign mul_ln1118_2959_fu_690_p2 = ($signed(mul_ln1118_2959_fu_690_p0) * $signed(-'h127));

assign mul_ln1118_2960_fu_663_p0 = sext_ln1118_2558_fu_5195_p1;

assign mul_ln1118_2960_fu_663_p2 = ($signed(mul_ln1118_2960_fu_663_p0) * $signed(-'h132));

assign mul_ln1118_2961_fu_660_p0 = sext_ln1118_2558_fu_5195_p1;

assign mul_ln1118_2961_fu_660_p2 = ($signed(mul_ln1118_2961_fu_660_p0) * $signed('h68));

assign mul_ln1118_2962_fu_661_p0 = sext_ln1118_2558_fu_5195_p1;

assign mul_ln1118_2962_fu_661_p2 = ($signed(mul_ln1118_2962_fu_661_p0) * $signed('h91));

assign mul_ln1118_2963_fu_656_p0 = sext_ln1118_2559_fu_5242_p1;

assign mul_ln1118_2963_fu_656_p2 = ($signed(mul_ln1118_2963_fu_656_p0) * $signed('h57));

assign mul_ln1118_2964_fu_668_p0 = sext_ln1118_2559_fu_5242_p1;

assign mul_ln1118_2964_fu_668_p2 = ($signed(mul_ln1118_2964_fu_668_p0) * $signed(-'hA8));

assign mul_ln1118_2965_fu_679_p0 = sext_ln1118_2559_fu_5242_p1;

assign mul_ln1118_2965_fu_679_p2 = ($signed(mul_ln1118_2965_fu_679_p0) * $signed('h7A));

assign mul_ln1118_2966_fu_657_p0 = sext_ln1118_2564_fu_5324_p1;

assign mul_ln1118_2966_fu_657_p2 = ($signed(mul_ln1118_2966_fu_657_p0) * $signed('h5B));

assign mul_ln1118_2967_fu_687_p0 = tmp_V_196_reg_6088;

assign mul_ln1118_2967_fu_687_p2 = ($signed(mul_ln1118_2967_fu_687_p0) * $signed('h2B));

assign mul_ln1118_2968_fu_689_p0 = sext_ln1118_2564_fu_5324_p1;

assign mul_ln1118_2968_fu_689_p2 = ($signed(mul_ln1118_2968_fu_689_p0) * $signed('h56));

assign mul_ln1118_2969_fu_683_p0 = sext_ln1118_2568_fu_5398_p1;

assign mul_ln1118_2969_fu_683_p2 = ($signed(mul_ln1118_2969_fu_683_p0) * $signed(-'hBD));

assign mul_ln1118_2970_fu_665_p0 = tmp_V_197_reg_6095;

assign mul_ln1118_2970_fu_665_p2 = ($signed(mul_ln1118_2970_fu_665_p0) * $signed(-'h23));

assign mul_ln1118_2971_fu_669_p0 = sext_ln1118_2568_fu_5398_p1;

assign mul_ln1118_2971_fu_669_p2 = ($signed(mul_ln1118_2971_fu_669_p0) * $signed('h46));

assign mul_ln1118_2972_fu_673_p0 = tmp_V_198_reg_6103;

assign mul_ln1118_2972_fu_673_p2 = ($signed(mul_ln1118_2972_fu_673_p0) * $signed(-'hB8));

assign mul_ln1118_2973_fu_681_p0 = sext_ln1118_2579_fu_5556_p1;

assign mul_ln1118_2973_fu_681_p2 = ($signed(mul_ln1118_2973_fu_681_p0) * $signed(-'h219));

assign mul_ln1118_2974_fu_666_p0 = sext_ln1118_2579_fu_5556_p1;

assign mul_ln1118_2974_fu_666_p2 = ($signed(mul_ln1118_2974_fu_666_p0) * $signed('h57));

assign mul_ln1118_2975_fu_678_p0 = sext_ln1118_2579_fu_5556_p1;

assign mul_ln1118_2975_fu_678_p2 = ($signed(mul_ln1118_2975_fu_678_p0) * $signed(-'h75));

assign mul_ln1118_fu_674_p0 = sext_ln1118_2546_fu_4983_p1;

assign mul_ln1118_fu_674_p2 = ($signed(mul_ln1118_fu_674_p0) * $signed(-'hDA));

assign p_Val2_32_fu_5781_p2 = (add_ln703_4397_fu_5755_p2 + add_ln703_4401_fu_5776_p2);

assign p_Val2_s_fu_4838_p26 = (add_ln321_2_fu_4828_p2 + select_ln13_5_reg_5980);

assign r_2_fu_4783_p2 = ($signed(5'd30) - $signed(select_ln13_fu_4679_p3));

assign r_fu_4635_p2 = ($signed(5'd30) - $signed(h_idx_assign_reg_634));

assign res_0_V_fu_5869_p3 = {{p_Val2_32_reg_6233}, {4'd0}};

assign res_1_V_fu_5881_p3 = {{acc_1_V_reg_6238}, {4'd0}};

assign res_2_V_fu_5893_p3 = {{acc_2_V_reg_6243}, {4'd0}};

assign res_V_data_0_V_din = $signed(res_0_V_fu_5869_p3);

assign res_V_data_1_V_din = $signed(res_1_V_fu_5881_p3);

assign res_V_data_2_V_din = $signed(res_2_V_fu_5893_p3);

assign res_V_data_3_V_din = $signed(tmp_data_3_V_fu_5905_p3);

assign select_ln13_1_fu_4809_p3 = ((icmp_ln13_4_fu_4777_p2[0:0] === 1'b1) ? select_ln13_fu_4679_p3 : select_ln23_1_fu_4801_p3);

assign select_ln13_3_fu_4735_p3 = ((icmp_ln13_3_fu_4703_p2[0:0] === 1'b1) ? add_ln53_2_fu_4687_p2 : select_ln23_2_fu_4727_p3);

assign select_ln13_4_fu_4743_p3 = ((icmp_ln13_fu_4629_p2[0:0] === 1'b1) ? h_idx_assign_reg_634 : select_ln23_fu_4653_p3);

assign select_ln13_5_fu_4751_p3 = ((icmp_ln54_fu_4673_p2[0:0] === 1'b1) ? select_ln13_3_fu_4735_p3 : select_ln13_4_fu_4743_p3);

assign select_ln13_fu_4679_p3 = ((icmp_ln54_fu_4673_p2[0:0] === 1'b1) ? 5'd0 : wp_idx_reg_645);

assign select_ln23_1_fu_4801_p3 = ((icmp_ln24_3_fu_4789_p2[0:0] === 1'b1) ? sub_ln23_2_fu_4795_p2 : 5'd2);

assign select_ln23_2_fu_4727_p3 = ((icmp_ln24_4_fu_4715_p2[0:0] === 1'b1) ? sub_ln23_5_fu_4721_p2 : 5'd2);

assign select_ln23_fu_4653_p3 = ((icmp_ln24_fu_4641_p2[0:0] === 1'b1) ? sub_ln23_fu_4647_p2 : 5'd2);

assign select_ln53_fu_4759_p3 = ((icmp_ln54_fu_4673_p2[0:0] === 1'b1) ? add_ln53_2_fu_4687_p2 : h_idx_assign_reg_634);

assign sext_ln1118_2546_fu_4983_p1 = tmp_V_191_reg_6054;

assign sext_ln1118_2547_fu_5016_p1 = $signed(tmp_51_fu_5009_p3);

assign sext_ln1118_2548_fu_5036_p1 = $signed(trunc_ln708_2113_fu_5026_p4);

assign sext_ln1118_2549_fu_5050_p1 = tmp_V_192_reg_6061;

assign sext_ln1118_2550_fu_5055_p1 = tmp_V_192_reg_6061;

assign sext_ln1118_2551_fu_5058_p1 = tmp_V_192_reg_6061;

assign sext_ln1118_2552_fu_5068_p1 = $signed(tmp_52_fu_5061_p3);

assign sext_ln1118_2553_fu_5739_p1 = $signed(trunc_ln708_2115_reg_6123);

assign sext_ln1118_2554_fu_5105_p1 = $signed(shl_ln_fu_5098_p3);

assign sext_ln1118_2555_fu_5131_p1 = $signed(trunc_ln708_2117_fu_5121_p4);

assign sext_ln1118_2556_fu_5145_p1 = tmp_V_193_reg_6070;

assign sext_ln1118_2558_fu_5195_p1 = $signed(tmp_V_194_reg_6076);

assign sext_ln1118_2559_fu_5242_p1 = tmp_V_195_reg_6081;

assign sext_ln1118_2560_fu_5285_p1 = $signed(shl_ln1118_s_fu_5278_p3);

assign sext_ln1118_2561_fu_5296_p1 = $signed(shl_ln1118_1235_fu_5289_p3);

assign sext_ln1118_2562_fu_5316_p1 = $signed(trunc_ln708_2130_fu_5306_p4);

assign sext_ln1118_2564_fu_5324_p1 = tmp_V_196_reg_6088;

assign sext_ln1118_2565_fu_5370_p1 = $signed(shl_ln1118_1236_fu_5363_p3);

assign sext_ln1118_2566_fu_5390_p1 = $signed(trunc_ln708_2134_fu_5380_p4);

assign sext_ln1118_2568_fu_5398_p1 = tmp_V_197_reg_6095;

assign sext_ln1118_2569_fu_5403_p1 = tmp_V_197_reg_6095;

assign sext_ln1118_2570_fu_5443_p1 = $signed(shl_ln1118_1237_fu_5436_p3);

assign sext_ln1118_2571_fu_5463_p1 = $signed(trunc_ln708_2138_fu_5453_p4);

assign sext_ln1118_2573_fu_5471_p1 = tmp_V_198_reg_6103;

assign sext_ln1118_2574_fu_5491_p1 = $signed(shl_ln1118_1238_fu_5484_p3);

assign sext_ln1118_2575_fu_5502_p1 = $signed(shl_ln1118_1239_fu_5495_p3);

assign sext_ln1118_2576_fu_5522_p1 = $signed(trunc_ln708_2141_reg_6118);

assign sext_ln1118_2577_fu_5532_p1 = $signed(tmp_53_fu_5525_p3);

assign sext_ln1118_2578_fu_5552_p1 = $signed(trunc_ln708_2142_fu_5542_p4);

assign sext_ln1118_2579_fu_5556_p1 = tmp_V_199_reg_6112;

assign sext_ln1118_2580_fu_5589_p1 = $signed(shl_ln1118_1240_fu_5582_p3);

assign sext_ln1118_2581_fu_5609_p1 = $signed(trunc_ln708_2145_fu_5599_p4);

assign sext_ln1118_fu_4980_p1 = tmp_V_191_reg_6054;

assign sext_ln703_697_fu_5802_p1 = $signed(add_ln703_4408_fu_5796_p2);

assign sext_ln703_698_fu_5671_p1 = $signed(add_ln703_4416_fu_5665_p2);

assign sext_ln703_699_fu_5681_p1 = $signed(add_ln703_4417_fu_5675_p2);

assign sext_ln703_700_fu_5691_p1 = $signed(add_ln703_4418_fu_5685_p2);

assign sext_ln703_701_fu_5837_p1 = $signed(add_ln703_4419_reg_6218);

assign sext_ln703_702_fu_5729_p1 = $signed(add_ln703_4427_fu_5723_p2);

assign sext_ln703_703_fu_5860_p1 = $signed(add_ln703_4428_reg_6228);

assign sext_ln703_fu_5766_p1 = $signed(add_ln703_4399_fu_5760_p2);

assign sext_ln708_1043_fu_5349_p1 = $signed(trunc_ln708_2132_fu_5339_p4);

assign sext_ln708_1044_fu_5745_p1 = $signed(trunc_ln708_2136_reg_6163);

assign sext_ln708_1045_fu_5748_p1 = $signed(trunc_ln708_2140_reg_6173);

assign sext_ln708_fu_5742_p1 = $signed(trunc_ln708_2119_reg_6128);

assign shl_ln1118_1235_fu_5289_p3 = {{tmp_V_195_reg_6081}, {1'd0}};

assign shl_ln1118_1236_fu_5363_p3 = {{tmp_V_196_reg_6088}, {1'd0}};

assign shl_ln1118_1237_fu_5436_p3 = {{tmp_V_197_reg_6095}, {5'd0}};

assign shl_ln1118_1238_fu_5484_p3 = {{tmp_V_198_reg_6103}, {5'd0}};

assign shl_ln1118_1239_fu_5495_p3 = {{tmp_V_198_reg_6103}, {3'd0}};

assign shl_ln1118_1240_fu_5582_p3 = {{tmp_V_199_reg_6112}, {3'd0}};

assign shl_ln1118_s_fu_5278_p3 = {{tmp_V_195_reg_6081}, {3'd0}};

assign shl_ln13_fu_4823_p2 = select_ln13_5_reg_5980 << 5'd2;

assign shl_ln_fu_5098_p3 = {{tmp_V_192_reg_6061}, {2'd0}};

assign start_out = real_start;

assign sub_ln1118_1243_fu_5020_p2 = ($signed(sext_ln1118_fu_4980_p1) - $signed(sext_ln1118_2547_fu_5016_p1));

assign sub_ln1118_1244_fu_5072_p2 = ($signed(sext_ln1118_2550_fu_5055_p1) - $signed(sext_ln1118_2552_fu_5068_p1));

assign sub_ln1118_1245_fu_5115_p2 = ($signed(sub_ln1118_fu_5109_p2) - $signed(sext_ln1118_2551_fu_5058_p1));

assign sub_ln1118_1246_fu_5374_p2 = ($signed(18'd0) - $signed(sext_ln1118_2565_fu_5370_p1));

assign sub_ln1118_1247_fu_5447_p2 = ($signed(sext_ln1118_2570_fu_5443_p1) - $signed(sext_ln1118_2569_fu_5403_p1));

assign sub_ln1118_1248_fu_5506_p2 = ($signed(sext_ln1118_2575_fu_5502_p1) - $signed(sext_ln1118_2574_fu_5491_p1));

assign sub_ln1118_1249_fu_5536_p2 = ($signed(sext_ln1118_2573_fu_5471_p1) - $signed(sext_ln1118_2577_fu_5532_p1));

assign sub_ln1118_1250_fu_5593_p2 = ($signed(20'd0) - $signed(sext_ln1118_2580_fu_5589_p1));

assign sub_ln1118_fu_5109_p2 = ($signed(19'd0) - $signed(sext_ln1118_2554_fu_5105_p1));

assign sub_ln23_2_fu_4795_p2 = (5'd5 - r_2_fu_4783_p2);

assign sub_ln23_4_fu_4709_p2 = ($signed(5'd29) - $signed(h_idx_assign_reg_634));

assign sub_ln23_5_fu_4721_p2 = (5'd5 - sub_ln23_4_fu_4709_p2);

assign sub_ln23_fu_4647_p2 = (5'd5 - r_fu_4635_p2);

assign tmp_14_fu_4693_p4 = {{add_ln53_2_fu_4687_p2[4:1]}};

assign tmp_15_fu_4767_p4 = {{select_ln13_fu_4679_p3[4:1]}};

assign tmp_51_fu_5009_p3 = {{tmp_V_191_reg_6054}, {2'd0}};

assign tmp_52_fu_5061_p3 = {{tmp_V_192_reg_6061}, {4'd0}};

assign tmp_53_fu_5525_p3 = {{tmp_V_198_reg_6103}, {4'd0}};

assign tmp_data_3_V_fu_5905_p3 = {{acc_3_V_reg_6248}, {4'd0}};

assign tmp_fu_4619_p4 = {{h_idx_assign_reg_634[4:1]}};

assign trunc_ln14_fu_4894_p1 = p_Val2_s_fu_4838_p27[0:0];

assign trunc_ln2_fu_4989_p4 = {{mul_ln1118_fu_674_p2[23:14]}};

assign trunc_ln708_2113_fu_5026_p4 = {{sub_ln1118_1243_fu_5020_p2[18:14]}};

assign trunc_ln708_2114_fu_5040_p4 = {{mul_ln1118_2952_fu_672_p2[23:14]}};

assign trunc_ln708_2116_fu_5088_p4 = {{mul_ln1118_2953_fu_686_p2[23:14]}};

assign trunc_ln708_2117_fu_5121_p4 = {{sub_ln1118_1245_fu_5115_p2[18:14]}};

assign trunc_ln708_2118_fu_5135_p4 = {{mul_ln1118_2954_fu_691_p2[23:14]}};

assign trunc_ln708_2121_fu_5175_p4 = {{mul_ln1118_2957_fu_680_p2[23:14]}};

assign trunc_ln708_2123_fu_5202_p4 = {{mul_ln1118_2959_fu_690_p2[23:14]}};

assign trunc_ln708_2124_fu_5212_p4 = {{mul_ln1118_2960_fu_663_p2[23:14]}};

assign trunc_ln708_2125_fu_5222_p4 = {{mul_ln1118_2961_fu_660_p2[23:14]}};

assign trunc_ln708_2128_fu_5258_p4 = {{mul_ln1118_2964_fu_668_p2[23:14]}};

assign trunc_ln708_2130_fu_5306_p4 = {{add_ln1118_fu_5300_p2[19:14]}};

assign trunc_ln708_2131_fu_5329_p4 = {{mul_ln1118_2966_fu_657_p2[23:14]}};

assign trunc_ln708_2132_fu_5339_p4 = {{mul_ln1118_2967_fu_687_p2[22:14]}};

assign trunc_ln708_2134_fu_5380_p4 = {{sub_ln1118_1246_fu_5374_p2[17:14]}};

assign trunc_ln708_2135_fu_5406_p4 = {{mul_ln1118_2969_fu_683_p2[23:14]}};

assign trunc_ln708_2138_fu_5453_p4 = {{sub_ln1118_1247_fu_5447_p2[21:14]}};

assign trunc_ln708_2139_fu_5474_p4 = {{mul_ln1118_2972_fu_673_p2[23:14]}};

assign trunc_ln708_2141_fu_4970_p1 = data_window_7_V_V_dout;

assign trunc_ln708_2142_fu_5542_p4 = {{sub_ln1118_1249_fu_5536_p2[20:14]}};

assign trunc_ln708_2143_fu_5562_p4 = {{mul_ln1118_2973_fu_681_p2[23:14]}};

assign trunc_ln708_2144_fu_5572_p4 = {{mul_ln1118_2974_fu_666_p2[23:14]}};

assign trunc_ln708_2145_fu_5599_p4 = {{sub_ln1118_1250_fu_5593_p2[19:14]}};

assign trunc_ln708_s_fu_4999_p4 = {{mul_ln1118_2951_fu_685_p2[23:14]}};

assign zext_ln703_fu_5719_p1 = add_ln703_4426_fu_5713_p2;

endmodule //conv_2d_cl_array_array_ap_fixed_4u_config2_s
