FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 19279.1.0 ed419b33ceb7 */
/* bench 19279.1.1 c5e8fcac44e1 */
/* bench 19279.1.2 4a8bb0772dc4 */
/* bench 19279.1.3 22448e9d51a1 */
/* bench 19279.1.4 bcd9ac4dd3f0 */
/* bench 19279.1.5 9085cc7da229 */
/* bench 19279.1.6 0d074b74ab44 */
/* bench 19279.1.7 3d9f0246eac3 */
/* bench 19279.1.8 520f1e02e872 */
/* bench 19279.1.9 88e10a8f2719 */
/* bench 20586.2.0 ba230ea6a325 */
#include <linux/io.h>
#include <asm/smp_scu.h>
#include <asm/smp.h>
#include "addr-map.h"

/* bench 14876.1.0 4a6b7fff66b9 */
/* bench 14876.1.1 fd4080d6053c */
/* bench 14876.1.2 d4a43227b62a */
/* bench 14876.1.3 2f33d4d0fab8 */
/* bench 14876.1.4 3a5681894dcc */
/* bench 14876.1.5 63c8eeabc057 */
/* bench 14876.1.6 e4e3425939d3 */
/* bench 14876.1.7 8aa2313df50b */
{
	/*
	 * Apparently, the boot ROM on the second core spins on this
	 * register becoming non-zero and then jumps to the address written
	 * there. No IPIs involved.
	 */
	__raw_writel(__pa_symbol(secondary_startup), SW_BRANCH_VIRT_ADDR);
	return 0;
}

static void mmp3_smp_prepare_cpus(unsigned int max_cpus)
{
	scu_enable(SCU_VIRT_BASE);
}

static const struct smp_operations mmp3_smp_ops __initconst = {
	.smp_prepare_cpus	= mmp3_smp_prepare_cpus,
	.smp_boot_secondary	= mmp3_boot_secondary,
};
CPU_METHOD_OF_DECLARE(mmp3_smp, "marvell,mmp3-smp", &mmp3_smp_ops);
