Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 14 11:59:20 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/Programming/TESI/MFCC_Blocks/timing_report.txt
| Design       : pipeline
| Device       : xa7z010-clg400
| Speed File   : -1I  PRODUCTION 1.09 2019-11-22
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           36          
XDCH-2    Warning   Same min and max delay values on IO port  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    971.323        0.000                      0                43161        0.017        0.000                      0                43161      498.750        0.000                       0                 13942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_output  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_output        971.323        0.000                      0                43161        0.017        0.000                      0                43161      498.750        0.000                       0                 13942  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      971.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             971.323ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.959ns  (logic 10.865ns (38.860%)  route 17.094ns (61.140%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 1004.366 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.505    32.838    filterbank/coefficients[55]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  filterbank/coefficients_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.484  1004.366    filterbank/clk_output_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  filterbank/coefficients_reg[2]/C
                         clock pessimism              0.354  1004.721    
                         clock uncertainty           -0.035  1004.685    
    SLICE_X28Y63         FDRE (Setup_fdre_C_R)       -0.524  1004.161    filterbank/coefficients_reg[2]
  -------------------------------------------------------------------
                         required time                       1004.161    
                         arrival time                         -32.838    
  -------------------------------------------------------------------
                         slack                                971.323    

Slack (MET) :             971.323ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.959ns  (logic 10.865ns (38.860%)  route 17.094ns (61.140%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 1004.366 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.505    32.838    filterbank/coefficients[55]_i_1_n_0
    SLICE_X28Y63         FDRE                                         r  filterbank/coefficients_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.484  1004.366    filterbank/clk_output_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  filterbank/coefficients_reg[3]/C
                         clock pessimism              0.354  1004.721    
                         clock uncertainty           -0.035  1004.685    
    SLICE_X28Y63         FDRE (Setup_fdre_C_R)       -0.524  1004.161    filterbank/coefficients_reg[3]
  -------------------------------------------------------------------
                         required time                       1004.161    
                         arrival time                         -32.838    
  -------------------------------------------------------------------
                         slack                                971.323    

Slack (MET) :             971.781ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.696ns  (logic 10.865ns (39.229%)  route 16.831ns (60.771%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 1004.366 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.242    32.575    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.484  1004.366    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[4]/C
                         clock pessimism              0.455  1004.821    
                         clock uncertainty           -0.035  1004.786    
    SLICE_X21Y64         FDRE (Setup_fdre_C_R)       -0.429  1004.357    filterbank/coefficients_reg[4]
  -------------------------------------------------------------------
                         required time                       1004.357    
                         arrival time                         -32.575    
  -------------------------------------------------------------------
                         slack                                971.781    

Slack (MET) :             971.781ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.696ns  (logic 10.865ns (39.229%)  route 16.831ns (60.771%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 1004.366 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.242    32.575    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.484  1004.366    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[5]/C
                         clock pessimism              0.455  1004.821    
                         clock uncertainty           -0.035  1004.786    
    SLICE_X21Y64         FDRE (Setup_fdre_C_R)       -0.429  1004.357    filterbank/coefficients_reg[5]
  -------------------------------------------------------------------
                         required time                       1004.357    
                         arrival time                         -32.575    
  -------------------------------------------------------------------
                         slack                                971.781    

Slack (MET) :             971.781ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.696ns  (logic 10.865ns (39.229%)  route 16.831ns (60.771%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 1004.366 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.242    32.575    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.484  1004.366    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[6]/C
                         clock pessimism              0.455  1004.821    
                         clock uncertainty           -0.035  1004.786    
    SLICE_X21Y64         FDRE (Setup_fdre_C_R)       -0.429  1004.357    filterbank/coefficients_reg[6]
  -------------------------------------------------------------------
                         required time                       1004.357    
                         arrival time                         -32.575    
  -------------------------------------------------------------------
                         slack                                971.781    

Slack (MET) :             971.781ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.696ns  (logic 10.865ns (39.229%)  route 16.831ns (60.771%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 1004.366 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.242    32.575    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.484  1004.366    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y64         FDRE                                         r  filterbank/coefficients_reg[7]/C
                         clock pessimism              0.455  1004.821    
                         clock uncertainty           -0.035  1004.786    
    SLICE_X21Y64         FDRE (Setup_fdre_C_R)       -0.429  1004.357    filterbank/coefficients_reg[7]
  -------------------------------------------------------------------
                         required time                       1004.357    
                         arrival time                         -32.575    
  -------------------------------------------------------------------
                         slack                                971.781    

Slack (MET) :             971.858ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.607ns  (logic 10.865ns (39.356%)  route 16.742ns (60.644%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.153    32.486    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.472  1004.354    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[44]/C
                         clock pessimism              0.455  1004.809    
                         clock uncertainty           -0.035  1004.774    
    SLICE_X21Y74         FDRE (Setup_fdre_C_R)       -0.429  1004.345    filterbank/coefficients_reg[44]
  -------------------------------------------------------------------
                         required time                       1004.345    
                         arrival time                         -32.486    
  -------------------------------------------------------------------
                         slack                                971.858    

Slack (MET) :             971.858ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.607ns  (logic 10.865ns (39.356%)  route 16.742ns (60.644%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.153    32.486    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.472  1004.354    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[45]/C
                         clock pessimism              0.455  1004.809    
                         clock uncertainty           -0.035  1004.774    
    SLICE_X21Y74         FDRE (Setup_fdre_C_R)       -0.429  1004.345    filterbank/coefficients_reg[45]
  -------------------------------------------------------------------
                         required time                       1004.345    
                         arrival time                         -32.486    
  -------------------------------------------------------------------
                         slack                                971.858    

Slack (MET) :             971.858ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.607ns  (logic 10.865ns (39.356%)  route 16.742ns (60.644%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.153    32.486    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.472  1004.354    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[46]/C
                         clock pessimism              0.455  1004.809    
                         clock uncertainty           -0.035  1004.774    
    SLICE_X21Y74         FDRE (Setup_fdre_C_R)       -0.429  1004.345    filterbank/coefficients_reg[46]
  -------------------------------------------------------------------
                         required time                       1004.345    
                         arrival time                         -32.486    
  -------------------------------------------------------------------
                         slack                                971.858    

Slack (MET) :             971.858ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        27.607ns  (logic 10.865ns (39.356%)  route 16.742ns (60.644%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.354ns = ( 1004.354 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.656     4.879    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y78         FDRE                                         r  filterbank/curr_filter_base_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.518     5.397 f  filterbank/curr_filter_base_reg[1]_rep/Q
                         net (fo=106, routed)         2.559     7.956    filterbank/curr_filter_base_reg[1]_rep_n_0
    SLICE_X2Y79                                                       f  filterbank/coeffs[5][63]_i_3/I1
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.124     8.080 r  filterbank/coeffs[5][63]_i_3/O
                         net (fo=23, routed)          2.220    10.300    filterbank/coeffs[5][63]_i_3_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_121/I1
    SLICE_X1Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.424 r  filterbank/multOp_i_121/O
                         net (fo=1, routed)           0.403    10.828    filterbank/multOp_i_121_n_0
    SLICE_X1Y75                                                       r  filterbank/multOp_i_69/I0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.952 r  filterbank/multOp_i_69/O
                         net (fo=1, routed)           1.119    12.071    filterbank/multOp_i_69_n_0
    SLICE_X3Y78                                                       r  filterbank/multOp_i_27/I5
    SLICE_X3Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.195 r  filterbank/multOp_i_27/O
                         net (fo=1, routed)           0.734    12.929    filterbank/multOp_i_27_n_0
    SLICE_X3Y67                                                       r  filterbank/multOp_i_8/I2
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124    13.053 r  filterbank/multOp_i_8/O
                         net (fo=4, routed)           2.315    15.368    filterbank/multOp_i_8_n_0
    DSP48_X1Y24                                                       r  filterbank/multOp__3/B[5]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851    19.219 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.221    filterbank/multOp__3_n_106
    DSP48_X1Y25                                                       r  filterbank/multOp__4/PCIN[47]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.934 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    20.936    filterbank/multOp__4_n_106
    DSP48_X1Y26                                                       r  filterbank/multOp__5/PCIN[47]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    22.454 r  filterbank/multOp__5/P[16]
                         net (fo=1, routed)           1.637    24.091    filterbank/multOp__5_n_89
    SLICE_X19Y65                                                      r  filterbank/coeffs_reg[2][39]_i_2/S[0]
    SLICE_X19Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    24.462 r  filterbank/coeffs_reg[2][39]_i_2/O[0]
                         net (fo=2, routed)           1.437    25.899    filterbank/coeffs_reg[2][39]_i_2_n_7
    SLICE_X21Y69                                                      r  filterbank/coeffs[2][35]_i_4/I3
    SLICE_X21Y69         LUT4 (Prop_lut4_I3_O)        0.299    26.198 r  filterbank/coeffs[2][35]_i_4/O
                         net (fo=1, routed)           0.000    26.198    filterbank/coeffs[2][35]_i_4_n_0
    SLICE_X21Y69                                                      r  filterbank/coeffs_reg[2][35]_i_1/S[1]
    SLICE_X21Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.748 r  filterbank/coeffs_reg[2][35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.748    filterbank/coeffs_reg[2][35]_i_1_n_0
    SLICE_X21Y70                                                      r  filterbank/coeffs_reg[2][39]_i_1/CI
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    27.004 f  filterbank/coeffs_reg[2][39]_i_1/O[2]
                         net (fo=18, routed)          2.257    29.261    filterbank/data1[38]
    SLICE_X22Y71                                                      f  filterbank/coefficients[55]_i_19/I0
    SLICE_X22Y71         LUT2 (Prop_lut2_I0_O)        0.302    29.563 r  filterbank/coefficients[55]_i_19/O
                         net (fo=1, routed)           0.000    29.563    filterbank/coefficients[55]_i_19_n_0
    SLICE_X22Y71                                                      r  filterbank/coefficients_reg[55]_i_13/S[3]
    SLICE_X22Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.964 r  filterbank/coefficients_reg[55]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.964    filterbank/coefficients_reg[55]_i_13_n_0
    SLICE_X22Y72                                                      r  filterbank/coefficients_reg[55]_i_8/CI
    SLICE_X22Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.078 r  filterbank/coefficients_reg[55]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.078    filterbank/coefficients_reg[55]_i_8_n_0
    SLICE_X22Y73                                                      r  filterbank/coefficients_reg[55]_i_3/CI
    SLICE_X22Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.192 r  filterbank/coefficients_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.192    filterbank/coefficients_reg[55]_i_3_n_0
    SLICE_X22Y74                                                      r  filterbank/coefficients_reg[55]_i_2/CI
    SLICE_X22Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.306 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.903    31.209    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X23Y73                                                      r  filterbank/coefficients[55]_i_1/I0
    SLICE_X23Y73         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          1.153    32.486    filterbank/coefficients[55]_i_1_n_0
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       1.472  1004.354    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y74         FDRE                                         r  filterbank/coefficients_reg[47]/C
                         clock pessimism              0.455  1004.809    
                         clock uncertainty           -0.035  1004.774    
    SLICE_X21Y74         FDRE (Setup_fdre_C_R)       -0.429  1004.345    filterbank/coefficients_reg[47]
  -------------------------------------------------------------------
                         required time                       1004.345    
                         arrival time                         -32.486    
  -------------------------------------------------------------------
                         slack                                971.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.230ns (58.692%)  route 0.162ns (41.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.564     1.491    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y49         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/Q
                         net (fo=2, routed)           0.162     1.781    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.gen_full_lut6_2s[16].mlut0_0[12]
    SLICE_X18Y50                                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.gen_full_lut6_2s[6].mlut1/I0
    SLICE_X18Y50         LUT3 (Prop_lut3_I0_O)        0.102     1.883 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.gen_full_lut6_2s[6].mlut1/O
                         net (fo=1, routed)           0.000     1.883    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.qi[13]
    SLICE_X18Y50         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.831     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/aclk
    SLICE_X18Y50         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[13]/C
                         clock pessimism             -0.249     1.758    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.107     1.865    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[15].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.947%)  route 0.212ns (60.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X19Y35         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[15].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[15].ff/Q
                         net (fo=1, routed)           0.212     1.839    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[15]
    SLICE_X23Y32         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.820     1.996    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X23Y32         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[15]/C
                         clock pessimism             -0.254     1.742    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.078     1.820    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.404%)  route 0.214ns (62.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.553     1.480    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X31Y28         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[1]/Q
                         net (fo=1, routed)           0.214     1.822    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/dina[1]
    RAMB18_X1Y12         RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.864     2.040    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X1Y12         RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.482     1.558    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.242     1.800    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[13].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.840%)  route 0.213ns (60.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X19Y34         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[13].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[13].ff/Q
                         net (fo=1, routed)           0.213     1.840    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[13]
    SLICE_X23Y32         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.820     1.996    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X23Y32         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]/C
                         clock pessimism             -0.254     1.742    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.071     1.813    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[7].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.862%)  route 0.213ns (60.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.558     1.485    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X19Y33         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[7].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[7].ff/Q
                         net (fo=1, routed)           0.213     1.838    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[7]
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.819     1.995    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[7]/C
                         clock pessimism             -0.254     1.741    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.070     1.811    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/use_lut6_2.latency1.Q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.157%)  route 0.229ns (61.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.560     1.487    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/aclk
    SLICE_X22Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/use_lut6_2.latency1.Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_im/scale_mux/use_lut6_2.latency1.Q_reg[16]/Q
                         net (fo=1, routed)           0.229     1.856    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_IM[15]
    SLICE_X17Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.831     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X17Y45         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[15]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X17Y45         FDRE (Hold_fdre_C_D)         0.075     1.828    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_rev_out_im_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[8].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.521%)  route 0.216ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.558     1.485    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X19Y33         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[8].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[8].ff/Q
                         net (fo=1, routed)           0.216     1.841    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[8]
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.819     1.995    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X22Y31         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[8]/C
                         clock pessimism             -0.254     1.741    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.072     1.813    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[6].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.728%)  route 0.214ns (60.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.557     1.484    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/aclk
    SLICE_X19Y32         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[6].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.re_cmp/comp_gen[6].ff/Q
                         net (fo=1, routed)           0.214     1.839    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_tmp[6]
    SLICE_X22Y30         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.818     1.994    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/aclk
    SLICE_X22Y30         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[6]/C
                         clock pessimism             -0.254     1.740    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.070     1.810    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/twos_cmp.btfly_x1_re_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.227ns (58.373%)  route 0.162ns (41.626%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.564     1.491    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X18Y49         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[12]/Q
                         net (fo=2, routed)           0.162     1.781    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.gen_full_lut6_2s[16].mlut0_0[12]
    SLICE_X18Y50                                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.gen_full_lut6_2s[6].mlut0/I1
    SLICE_X18Y50         LUT3 (Prop_lut3_I1_O)        0.099     1.880 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.gen_full_lut6_2s[6].mlut0/O
                         net (fo=1, routed)           0.000     1.880    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.qi[12]
    SLICE_X18Y50         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.831     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/aclk
    SLICE_X18Y50         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[12]/C
                         clock pessimism             -0.249     1.758    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.091     1.849    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/scaling1bit.scaler_re/scale_mux/use_lut6_2.latency1.Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.557     1.484    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X23Y37         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[6]/Q
                         net (fo=1, routed)           0.267     1.892    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[6]
    SLICE_X20Y33         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                                                               r  clk_output_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_output_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13941, routed)       0.823     1.999    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X20Y33         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][6]_srl32/CLK
                         clock pessimism             -0.254     1.745    
    SLICE_X20Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.860    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_output
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_output }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y15  dct/output_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         1000.000    997.056    RAMB36_X2Y15  dct/output_buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y10  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y10  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y2   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X34Y90  dct/coeff_buffer_reg_0_31_0_5/RAMC/CLK



