// SR Flip flop,  
module day15(s,r,clk,q,qc);
  input s,r,clk;
  output reg q;
  output qc;
  always@(posedge clk)
    begin
      if(s == 1 && r == 0)
        begin
          q <= 1'b1;
        end
      else if(s == 0 && r == 1)
        begin
          q <= 1'b0;
         
        end
      else if(s == 1 && r == 1)
        begin
          q <= q;
           
        end
    end
  assign qc = ~q;
  endmodule
