{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset_n,\n    input logic [7:0] in,\n    output logic [7:0] pedge\n);\n\nlogic [7:0] prev_in;\n\nalways_ff @(posedge clk or negedge reset_n) begin\n    if (!reset_n) begin\n        pedge <= 8'b00000000;\n        prev_in <= 8'b00000000;\n    end else begin\n        pedge <= (~prev_in & in);\n        prev_in <= in;\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}