FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * platform/serial.h
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (C) 2001 Tensilica Inc.
 */

/* bench 2347.4.0 de22c61ccb0c */
/* bench 2347.4.1 5f1c617b5b17 */
/* bench 2347.4.2 9f47820efcc6 */
/* bench 5776.4.0 a65e867c68bc */
/* bench 5776.4.1 8fc07d809370 */
/* bench 5776.4.2 e5e97e20f82e */
/* bench 5776.4.3 6a32d2664e4e */
/* bench 5776.4.4 3b364384254b */
/* bench 5776.4.5 c8d2736dbb63 */
/* bench 5776.4.6 a1f642332a91 */
/* bench 5776.4.7 69c1cf4d67f4 */
/* bench 5776.4.8 3fe3bb1bbf90 */
/* bench 5776.4.9 a2ef06beba4a */
/* bench 5776.4.10 6ee4b12994e9 */
/* bench 5776.4.11 ee9cd52cb025 */
/* bench 2347.4.5 db171ce5d9a9 */
#define _XTENSA_XT2000_SERIAL_H

#include <asm/core.h>
#include <asm/io.h>

/*  National-Semi PC16552D DUART:  */

#define DUART16552_1_INTNUM	XCHAL_EXTINT4_NUM
#define DUART16552_2_INTNUM	XCHAL_EXTINT5_NUM

#define DUART16552_1_ADDR	IOADDR(0x0d050020)	/* channel 1 */
#define DUART16552_2_ADDR	IOADDR(0x0d050000)	/* channel 2 */
/* bench 3650.1.0 29acb87d81af */
/* bench 3650.1.1 941c81883ba6 */
/* bench 3650.1.2 063fa0c4a9a3 */
/* bench 3650.1.3 a5885c63451b */
/* bench 11984.0.0 e764627bd79c */
/* bench 11984.0.1 f206c4a6b028 */
/* bench 11984.0.2 77ce94b25dca */
/* bench 11984.0.3 26351c42a743 */
/* bench 11984.0.4 5bd79066444d */
/* bench 11984.0.5 df446ea0a285 */
/* bench 11984.0.6 4f16fc1d8968 */
/* bench 11984.0.7 27b157431a19 */

#define DUART16552_XTAL_FREQ	18432000	/* crystal frequency in Hz */
#define BASE_BAUD ( DUART16552_XTAL_FREQ / 16 )

#endif /* _XTENSA_XT2000_SERIAL_H */
