{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "colab_type": "text",
        "id": "view-in-github"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/friyk/DSL-30.110/blob/main/T04/T04_CmodA7_PRNG.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "42PVV_ZR2vGC"
      },
      "source": [
        "# T04 - CMOD A7 Pseudo Random Number Generator (PRNG)\n",
        "\n",
        "|Group members|Student ID|\n",
        "|---|---|\n",
        "|Chua Kevin Subong|1007002|\n",
        "|Kaung Khant Htet|1003437|\n",
        "|Ng Au Hern Wesley|1006888|\n",
        "|Pan Ziyue|1006658|\n",
        "|Shum Hei Lam|1009861|\n",
        "\n",
        "## [Github Repo](https://github.com/friyk/DSL-30.110/tree/main/T04/Quantum_CSRNG)\n",
        "\n",
        "## Objective\n",
        "Design and implement a pseudo-random number generator (PRNG) on the **CMOD A7 FPGA board** using Verilog. The generated number shall be displayed on the 4-digit 7-segment LED display, with features for reset, seeding, and periodic updates.\n",
        "\n",
        "---\n",
        "\n",
        "## Key Features\n",
        "1. **Reset Functionality**  \n",
        "   - Press **BTN0** to restart the system and generate a new seed.\n",
        "   \n",
        "2. **7-Segment Display**  \n",
        "   - Display the pseudo-random number in decimal (e.g., `3271`) or hexadecimal (e.g., `3ab1`).  \n",
        "   - First number after reset must be validated using an external seed source:  \n",
        "     - Ambient temperature  \n",
        "     - Ambient light intensity  \n",
        "     - Thermal noise from resistor  \n",
        "     - Real-time clock  \n",
        "     - *Additional remarks awarded for creative seeding approaches*  \n",
        "\n",
        "3. **Update Frequency**  \n",
        "   - Refresh the displayed number at a configurable interval (e.g., 1 second).  \n",
        "\n",
        "---\n",
        "\n",
        "## Instructions\n",
        "\n",
        "### FPGA Project Setup\n",
        "1. **Vivado Project**  \n",
        "   - Create a new Vivado project targeting the **CMOD A7-35T** FPGA.  \n",
        "\n",
        "2. **Verilog Implementation**  \n",
        "   - Design the PRNG core using a linear feedback shift register (LFSR) or other algorithm.  \n",
        "\n",
        "3. **Testbench (Optional)**  \n",
        "   - Verify PRNG output distribution (e.g., Gaussian) using statistical tests.  \n",
        "\n",
        "4. **Constraint File (.xdc)**  \n",
        "   - Map I/O pins for buttons, clock, and 7-segment display.  \n",
        "\n",
        "5. **Bitstream Generation & Programming**  \n",
        "   - Synthesize the design and program the FPGA.  \n",
        "\n",
        "6. **Testing & Documentation**  \n",
        "   - Debug using onboard LEDs and document challenges, state diagrams, and design choices.  \n",
        "\n",
        "---\n",
        "\n",
        "## Submission Requirements\n",
        "1. **Jupyter Notebook (`T04_CmodA7_PRNG.ipynb`)**  \n",
        "   - Include:  \n",
        "     - **Verilog Code** (modules, testbenches, waveforms).  \n",
        "     - **Demo Video** (â‰¤1 minute, MP4 format).  \n",
        "     - **Report** with design rationale, challenges, and lessons learned.  \n",
        "   - Provide **Google Colab** and **GitHub** links.  \n",
        "\n",
        "2. **Additional Files**  \n",
        "   - Submit `.ipynb` and video to edimension.  \n",
        "\n",
        "---\n",
        "\n",
        "## Additional Challenges (Optional)\n",
        "1. **Application Project**  \n",
        "   - Implement a real-world application (e.g., lottery system, game).  \n",
        "\n",
        "2. **Algorithmic Project**  \n",
        "   - Develop a novel PRNG variant (e.g., combining LFSR with chaos theory).  \n",
        "\n",
        "3. **Theoretical Project**  \n",
        "   - Analyze PRNG properties (e.g., entropy, periodicity).  \n",
        "\n",
        "*Contact the faculty and researchers for customized project ideas.*\n",
        "\n",
        "---\n",
        "\n",
        "## Deadline & Grading\n",
        "- **Deadline**: Set in the edimension submission folder.  \n",
        "- **Grading Criteria**:  \n",
        "  - PRNG functionality (50%)  \n",
        "  - Code clarity & constraint mapping (30%)  \n",
        "  - Documentation quality (20%)  \n",
        "  - *Bonus points for creative implementations.*  \n",
        "- The report should present how AI is used in the design (if applicable). The guideline: [![Open in Colab](https://colab.research.google.com/assets/colab-badge.svg)](https://github.com/pe8sutd/Colab_DSL_Practice25/blob/main/G01_Used_of_AI_in_Design.ipynb)\n",
        "---\n",
        "\n",
        "## Resources\n",
        "- **Instructor GitHub**: [pe8sutd](https://github.com/pe8sutd)  \n",
        "- **Vivado Guides**: See `Google Classroom` for installation and programming tutorials.  \n",
        "- **CMOD A7 PCB Guide**: Refer to `O4_PCB_CMODA7_Tutorial.pdf`.  \n",
        "\n",
        "---\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "UvES4e8D6Plq"
      },
      "source": [
        "## Submission\n",
        "\n",
        "### Report\n",
        "\n",
        "Access the report [here](30.110%20T04%20Report%20Grp01.docx). If you are unable to click this link, refer to the file \"30.110 T04 Report Grp01.docx\" under this file's containing folder. \n",
        "\n",
        "### Verilog Code\n",
        "\n",
        "#### top module"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {},
      "outputs": [],
      "source": [
        "%%verilog\n",
        "`timescale 1ns / 1ps\n",
        "//////////////////////////////////////////////////////////////////////////////////\n",
        "// Company: \n",
        "// Engineer: \n",
        "// \n",
        "// Create Date: 23.04.2025 14:35:44\n",
        "// Design Name: \n",
        "// Module Name: top\n",
        "// Project Name: \n",
        "// Target Devices: \n",
        "// Tool Versions: \n",
        "// Description: \n",
        "// \n",
        "// Dependencies: \n",
        "// \n",
        "// Revision:\n",
        "// Revision 0.01 - File Created\n",
        "// Additional Comments:\n",
        "// \n",
        "//////////////////////////////////////////////////////////////////////////////////\n",
        "\n",
        "`default_nettype none\n",
        "\n",
        "module top (\n",
        "    // 12MHz System Clock\n",
        "    input wire clk,\n",
        "    // Geiger counter digital input\n",
        "    input wire pio1,\n",
        "    // UART TX\n",
        "    output wire tx,\n",
        "    // Debug RGB LED. Note that they are connected to cathode and therefore active low\n",
        "    output wire led0_b,\n",
        "    output wire led0_g,\n",
        "    output wire led0_r,\n",
        "    // 2 Buttons, BTN0 for reset\n",
        "    input wire [1:0] btn\n",
        ");\n",
        "    // ===================== Parameters =====================\n",
        "    // Please modify these parameters before synthesis!\n",
        "    parameter DEBUG_ENABLED = 0; // Enables serial debug output\n",
        "\n",
        "    // ===================== Unified Reset Signal =====================\n",
        "    wire [1:0] db_btn;\n",
        "    wire reset_n; // Active LOW reset\n",
        "    debouncer #(\n",
        "        .WIDTH(2),\n",
        "        .CLOCKS(1024),\n",
        "        .CLOCKS_CLOG2(10)\n",
        "    ) m_db_btn (\n",
        "        .clk(clk),\n",
        "        .din(btn),\n",
        "        .dout(db_btn)\n",
        "    );\n",
        "    assign reset_n = ~db_btn[0];\n",
        "    //assign led0_b = db_btn[1];\n",
        "    \n",
        "    // ===================== FIFO =====================\n",
        "    // For now, this FIFO simply caches the data coming \n",
        "    // from the neoTRNG and outputs it to serial\n",
        "    // so serial will always try to empty this FIFO\n",
        "    (* mark_debug = \"true\" *) reg fifo_we_reg = 0;            // Write enable\n",
        "    (* mark_debug = \"true\" *) reg fifo_re_reg = 0;            // Read enable\n",
        "    (* mark_debug = \"true\" *) reg [7:0] fifo_in_reg;\n",
        "    (* mark_debug = \"true\" *) wire [7:0] fifo_out;\n",
        "    (* mark_debug = \"true\" *) reg [511:0] fifo_out_cache;     // This is required to fully cache the FIFO, since a shift left operation on the original will delete it\n",
        "    (* mark_debug = \"true\" *) wire fifo_full;\n",
        "    (* mark_debug = \"true\" *) wire fifo_empty;\n",
        "    assign led0_r = ~fifo_full;           // indicate FIFO full warning on red LED\n",
        "    assign led0_b = ~fifo_empty;          // indicate FIFO empty warning on blue LED\n",
        "    serial_fifo serial_fifo(\n",
        "        .clk(clk),\n",
        "        .rst(~reset_n),\n",
        "        // Write related pin\n",
        "        .full(fifo_full),\n",
        "        .din(fifo_in_reg),\n",
        "        .wr_en(fifo_we_reg),\n",
        "        // Read related pins\n",
        "        .empty(fifo_empty),\n",
        "        .dout(fifo_out),\n",
        "        .rd_en(fifo_re_reg)\n",
        "    );\n",
        "    \n",
        "    // ===================== neoTRNG modules =====================\n",
        "    (* mark_debug = \"true\" *) wire valid_neotrng_output;\n",
        "    (* mark_debug = \"true\" *) reg [7:0] neotrng_data_reg = 8'hff;\n",
        "    (* mark_debug = \"true\" *) wire [7:0] neotrng_data_wire;\n",
        "    neoTRNG neotrng (\n",
        "        .clk_i(clk),\n",
        "        .rstn_i(reset_n),\n",
        "        .enable_i(1),           // TODO: you can disable or enable neoTRNG here for debugging purposes\n",
        "        .valid_o(valid_neotrng_output),\n",
        "        .data_o(neotrng_data_wire)\n",
        "    );\n",
        "\n",
        "    // neoTRNG has a weird idiosyncracy: you MUST extract the data immediately when the valid pin goes high, or else it would be too late\n",
        "    // As such, this snippet of code caches the valid output of neoTRNG inside a register\n",
        "    always @(posedge clk) begin\n",
        "        if (valid_neotrng_output)\n",
        "            neotrng_data_reg <= neotrng_data_wire;\n",
        "        else\n",
        "            neotrng_data_reg <= neotrng_data_reg;\n",
        "    end\n",
        "\n",
        "    // ===================== FastClk Nuclear Decay detector =====================\n",
        "    wire fastclk_ready;\n",
        "    wire [7:0] fastclk_data_wire;\n",
        "    fastclk fastclk(\n",
        "        .rst(~reset_n),\n",
        "        .clk(clk),\n",
        "        .geiger_in(pio1),\n",
        "\n",
        "        .data(fastclk_data_wire),\n",
        "        .ready(fastclk_ready)\n",
        "    );\n",
        "    \n",
        "    // ===================== Blake2s hash algorithm core =====================\n",
        "    \n",
        "    (* mark_debug = \"true\" *) reg blake_init_reg = 0;\n",
        "    (* mark_debug = \"true\" *) reg blake_update_reg = 0;\n",
        "    (* mark_debug = \"true\" *) reg blake_finish_reg = 0;\n",
        "    (* mark_debug = \"true\" *) reg [511:0] blake_blockdata_reg = 512'h0;\n",
        "    (* mark_debug = \"true\" *) reg [511:0] blake_blockdata_bitmask = 512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_000000ff;\n",
        "    wire [255:0] blake_output_wire;\n",
        "    reg [255:0] blake_output_reg = 256'h0;\n",
        "    (* mark_debug = \"true\" *) wire blake_ready;\n",
        "    \n",
        "    blake2s_core blakecore(\n",
        "        .clk(clk),\n",
        "        .reset_n(reset_n),\n",
        "\n",
        "        // Control signals\n",
        "        .init(blake_init_reg),\n",
        "        .update(blake_update_reg),\n",
        "        .finish(blake_finish_reg),\n",
        "\n",
        "        // Data inputs\n",
        "        .block(blake_blockdata_reg),\n",
        "        .blocklen(7'h40),\n",
        "\n",
        "        // Outputs\n",
        "        .digest(blake_output_wire),\n",
        "        .ready(blake_ready)\n",
        "    );\n",
        "\n",
        "    // ===================== Serial module =====================\n",
        "    reg uart_send = 0;\n",
        "    reg [7:0] uart_data;\n",
        "    wire uart_ready;\n",
        "    \n",
        "    UART_TX_CTRL uart_tx (\n",
        "        .CLK(clk),\n",
        "        .SEND(uart_send),\n",
        "        .DATA(uart_data),\n",
        "        .READY(uart_ready),\n",
        "        .UART_TX(tx)\n",
        "    );\n",
        "    \n",
        "    /*always @(posedge clk or negedge uart_ready) begin\n",
        "        //UART is not ready, do not send any data\n",
        "        if (~uart_ready) begin\n",
        "            uart_send <= 0;\n",
        "            uart_data <= 8'h20;\n",
        "        // UART is ready, send next character\n",
        "        end else begin\n",
        "            if (valid_neotrng_output[0]) begin\n",
        "                uart_send <= 1;\n",
        "                uart_data <= neotrng_data_reg[7:0];\n",
        "            end else begin\n",
        "                uart_send <= 0;\n",
        "                uart_data <= 8'h20;\n",
        "            end\n",
        "        end\n",
        "    end*/\n",
        "\n",
        "    // ===================== Control unit (FSM) =====================\n",
        "\n",
        "    parameter FSM_INIT0         = 4'd3;\n",
        "    parameter FSM_INIT1         = 4'd4;\n",
        "\n",
        "    parameter FSM_IDLE          = 4'd0;\n",
        "    // Seed states are meant to be states that feed the FIFO data to output (demo mode)\n",
        "    parameter FSM_SEED0         = 4'd1;\n",
        "    parameter FSM_SEED1         = 4'd2;\n",
        "    // Output states are when data is being fed out of the FIFO to the BLAKE2s hash function\n",
        "    parameter FSM_OUTPUT0       = 4'd6;\n",
        "    parameter FSM_OUTPUT1       = 4'd7;\n",
        "    parameter FSM_OUTPUT2       = 4'd8;\n",
        "    parameter FSM_OUTPUT3       = 4'd9;\n",
        "    parameter FSM_OUTPUT4       = 4'd10;\n",
        "    parameter FSM_OUTPUT5       = 4'd11;\n",
        "    parameter FSM_OUTPUT6       = 4'd12;\n",
        "\n",
        "    parameter FSM_UART_SEND     = 4'd5;\n",
        "    parameter FSM_NOP           = 4'd14; // Explicitly force a no operation\n",
        "    parameter FSM_DEBUG         = 4'd15;\n",
        "\n",
        "    (* mark_debug = \"true\" *) reg [3:0] fsm_state_reg = FSM_INIT0;\n",
        "    reg [3:0] fsm_current_state = FSM_INIT0;\n",
        "    reg toPrintDebug = DEBUG_ENABLED;\n",
        "\n",
        "    reg [9:0] output_count_1 = 0; // This counter determines which bytes of data are being committed. 0 -> 8 -> 16 -> ... -> 504. This will apply a shift left\n",
        "    reg [5:0] final_output_ctr = 0; // This counter counts the number of bytes leaving the system through the serial port. As the Blake2 function gives 256 bits, this has to run 32 times\n",
        "\n",
        "    always @(posedge clk or negedge reset_n) begin\n",
        "        // Reset State\n",
        "        if (!reset_n) begin\n",
        "            fifo_re_reg <= 0;\n",
        "            fifo_we_reg <= 0;\n",
        "            fifo_in_reg <= 8'h00;\n",
        "            uart_send <= 0;\n",
        "            fsm_state_reg <= FSM_INIT0;\n",
        "            toPrintDebug <= DEBUG_ENABLED;\n",
        "            blake_init_reg <= 0;\n",
        "            blake_update_reg <= 0;\n",
        "            blake_finish_reg <= 0;\n",
        "            fifo_out_cache <= 512'h0;\n",
        "        end\n",
        "        else begin\n",
        "            case (fsm_state_reg)\n",
        "                FSM_INIT0: begin        // The main purpose of this state is to initialise the big modules, like the Blake2 unit\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 1;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    fsm_state_reg <= FSM_INIT1;\n",
        "                end\n",
        "\n",
        "                FSM_INIT1: begin        // Wait for the big modules to finish initialising before going to IDLE\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    // The transition also waits patiently for neoTRNG to boot up, for the FIFO to init (full signal turns off), and blake to completely start up\n",
        "                    if (valid_neotrng_output & ~fifo_full & fifo_empty & blake_ready) begin\n",
        "                        fsm_state_reg <= FSM_IDLE;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_IDLE: begin\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00; // We commented this out as the next clock cycle needs to retain the FIFO in data\n",
        "                    uart_send <= 0;\n",
        "                    fsm_state_reg <= fsm_state_reg;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    // SKIP debug stub here, will cause too many messages!\n",
        "                    if (fastclk_ready) begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_SEED1;\n",
        "                    end else if (valid_neotrng_output) begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_SEED0;\n",
        "                    end else if (fifo_full) begin\n",
        "                        // Output to BLAKE2s once FIFO is full\n",
        "                        // ideally, we want to deplete the FIFO\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_OUTPUT0;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_SEED0: begin\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 1;\n",
        "                    fifo_in_reg <= neotrng_data_reg;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    // SKIP debug stub here, will cause too many messages!\n",
        "                    if (fastclk_ready) begin\n",
        "                        // During the neoTRNG based seeding, do another validation pass \n",
        "                        // with the fastclk just to be sure we ingest the data coming \n",
        "                        // from the geiger counter\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_SEED1;\n",
        "                    end else begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_IDLE;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_SEED1: begin\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 1;\n",
        "                    fifo_in_reg <= fastclk_data_wire;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    if (toPrintDebug) begin\n",
        "                        fsm_current_state <= FSM_SEED1;\n",
        "                        fsm_state_reg <= FSM_DEBUG;\n",
        "                    end else begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_IDLE;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_OUTPUT0: begin        // Initial output, set initial conditions including initial addresses. Init the Blake2 core as well\n",
        "                    fifo_re_reg <= 1;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 1;  // Init the blake2 core here so it has a few clock cycles\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    output_count_1 <= 0;\n",
        "\n",
        "                    fifo_out_cache <= 512'h0;\n",
        "                    blake_blockdata_bitmask <= 512'h00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_00000000_000000ff;\n",
        "                    blake_blockdata_reg <= (blake_blockdata_reg & (~blake_blockdata_bitmask)) | (fifo_out << output_count_1);\n",
        "\n",
        "                    if (toPrintDebug) begin\n",
        "                        fsm_current_state <= FSM_OUTPUT0;\n",
        "                        fsm_state_reg <= FSM_DEBUG;\n",
        "                    end else begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_OUTPUT1;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_OUTPUT1: begin      // Intermediate output, increment the address and check if the address has overflowed. Do not read or write anything yet!\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    blake_blockdata_bitmask <= blake_blockdata_bitmask << 8;\n",
        "                    output_count_1 <= output_count_1 + 8;\n",
        "\n",
        "                    // SKIP debug stub here, will cause double increment!\n",
        "                    if (output_count_1 >= 504) begin\n",
        "                        // goto finish state\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_OUTPUT3;\n",
        "                    end else begin\n",
        "                        // goto store state\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_OUTPUT2;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_OUTPUT2: begin      // Store this number into the block register\n",
        "                    fifo_re_reg <= 1;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    blake_blockdata_reg <= (blake_blockdata_reg & (~blake_blockdata_bitmask)) | (fifo_out << output_count_1);\n",
        "\n",
        "                    // go back to intermediate state\n",
        "                    if (toPrintDebug) begin\n",
        "                        fsm_current_state <= FSM_OUTPUT2;\n",
        "                        fsm_state_reg <= FSM_DEBUG;\n",
        "                    end else begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_OUTPUT1;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_OUTPUT3: begin      // Finish state, no need to store the last byte, and turn on the blake update signal so it starts computing\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 1;\n",
        "\n",
        "                    if (toPrintDebug) begin\n",
        "                        fsm_current_state <= FSM_OUTPUT3;\n",
        "                        fsm_state_reg <= FSM_DEBUG;\n",
        "                    end else begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_OUTPUT4;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_OUTPUT4: begin      // Wait for blake2 unit to finish computing\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    if (toPrintDebug) begin\n",
        "                        fsm_current_state <= FSM_OUTPUT4;\n",
        "                        fsm_state_reg <= FSM_DEBUG;\n",
        "                    end else if (blake_ready & ~blake_finish_reg & ~blake_init_reg & ~blake_update_reg) begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_OUTPUT5;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_OUTPUT5: begin      // Output to serial! As we've completed the computation\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    // 256-bit digest that we have to output\n",
        "                    blake_output_reg <= blake_output_wire;\n",
        "                    final_output_ctr <= 0;\n",
        "\n",
        "                    if (toPrintDebug) begin\n",
        "                        fsm_current_state <= FSM_OUTPUT5;\n",
        "                        fsm_state_reg <= FSM_DEBUG;\n",
        "                    end else begin\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_UART_SEND;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_UART_SEND: begin\n",
        "                    toPrintDebug <= 0;\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    if (uart_ready) begin\n",
        "                        uart_send <= 1;\n",
        "                        uart_data <= blake_output_reg[7:0];\n",
        "                        fsm_state_reg <= FSM_OUTPUT6;\n",
        "                    end else begin\n",
        "                        uart_send <= 0;\n",
        "                        uart_data <= 8'hff;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_OUTPUT6: begin\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    // fifo_in_reg <= 8'h00;\n",
        "                    uart_send <= 0;\n",
        "                    blake_init_reg <= 0;\n",
        "                    blake_update_reg <= 0;\n",
        "                    blake_finish_reg <= 0;\n",
        "\n",
        "                    blake_output_reg <= blake_output_reg >> 8;\n",
        "                    final_output_ctr <= final_output_ctr + 1;\n",
        "\n",
        "                    // SKIP debug stub here, will cause double increment!\n",
        "                    if (final_output_ctr >= 31) begin\n",
        "                        // goto finish state\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_IDLE;\n",
        "                    end else begin\n",
        "                        // continue printing\n",
        "                        toPrintDebug <= DEBUG_ENABLED;\n",
        "                        fsm_state_reg <= FSM_UART_SEND;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "                FSM_NOP: begin\n",
        "                    toPrintDebug <= 0;\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    uart_send <= 0;\n",
        "                    \n",
        "                    fsm_state_reg <= fsm_current_state;\n",
        "                end\n",
        "\n",
        "                FSM_DEBUG: begin\n",
        "                    toPrintDebug <= 0;\n",
        "                    fifo_re_reg <= 0;\n",
        "                    fifo_we_reg <= 0;\n",
        "                    if (uart_ready) begin\n",
        "                        uart_send <= 1;\n",
        "                        uart_data <= fsm_current_state;\n",
        "                        fsm_state_reg <= fsm_current_state;\n",
        "                    end else begin\n",
        "                        uart_send <= 0;\n",
        "                        uart_data <= 8'hff;\n",
        "                    end\n",
        "                end\n",
        "\n",
        "            endcase\n",
        "        end\n",
        "\n",
        "    end\n",
        "    \n",
        "endmodule"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "#### fastclk"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {},
      "outputs": [],
      "source": [
        "%%verilog\n",
        "`timescale 1ns / 1ps\n",
        "//////////////////////////////////////////////////////////////////////////////////\n",
        "// Company: \n",
        "// Engineer: \n",
        "// \n",
        "// Create Date: 23.04.2025 14:52:26\n",
        "// Design Name: \n",
        "// Module Name: fastclk\n",
        "// Project Name: \n",
        "// Target Devices: \n",
        "// Tool Versions: \n",
        "// Description: \n",
        "// \n",
        "// Dependencies: \n",
        "// \n",
        "// Revision:\n",
        "// Revision 0.01 - File Created\n",
        "// Additional Comments:\n",
        "// \n",
        "//////////////////////////////////////////////////////////////////////////////////\n",
        "\n",
        "// using io pin \n",
        "module fastclk(\n",
        "    // System-wide reset\n",
        "    input wire rst,\n",
        "    // System-wide clock, assumed to be 12MHz\n",
        "    input wire clk,\n",
        "    // The raw geiger pulse (digital only)\n",
        "    input wire geiger_in,\n",
        "    \n",
        "    // This is the raw counter itself, which counts up sequentially until a geiger pulse resets it\n",
        "    output reg [7:0] counter,\n",
        "    // This output holds the previous value until it changes due to a geiger pulse\n",
        "    output reg [7:0] data,\n",
        "    // This output shows whether fastclk is ready to provide a new piece of random data. This will only stay high for 1 clk\n",
        "    output reg ready\n",
        ");\n",
        "\n",
        "    // Rising edge detector for geiger_in so it prevents holding the counter for excessive periods of time\n",
        "    wire geiger_in_posedge;\n",
        "    pos_edge_det(\n",
        "        .sig(geiger_in),\n",
        "        .clk(clk),\n",
        "        .pe(geiger_in_posedge)\n",
        "    );\n",
        "\n",
        "    // Note: this counter is intentionally allowed to overflow as overflowing does not inherently destroy the\n",
        "    // entropy provided by this system\n",
        "\n",
        "    // At 12MHz, an 8-bit counter will overflow in 21us\n",
        "    // a 16-bit counter will overflow in 5461us -> 5ms\n",
        "    // a 32-bit counter will overflow in 357s, which is a bit excessive for us, but would be nice for the Blake2 hash function\n",
        "\n",
        "    always @(posedge clk or posedge rst) begin\n",
        "        if (rst) begin\n",
        "            counter <= 8'h00;\n",
        "            data <= 8'h00; \n",
        "            ready <= 0;  \n",
        "        end\n",
        "        else if (~geiger_in_posedge) begin\n",
        "            counter <= counter + 1'b1;\n",
        "            ready <= 0;\n",
        "        end\n",
        "        else if (geiger_in_posedge) begin\n",
        "            data <= counter;\n",
        "            counter <= 8'h00;\n",
        "            ready <= 1;\n",
        "        end\n",
        "    end\n",
        "\n",
        "endmodule"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "#### Python code\n",
        "\n",
        "Python code in this repository is used for serial data capture and conversions for validation purposes. These files were generated by ChatGPT 4o and has been tested working.\n",
        "\n",
        "`dumpserial.py`:"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {},
      "outputs": [],
      "source": [
        "import serial\n",
        "import signal\n",
        "import sys\n",
        "\n",
        "# Configuration\n",
        "COM_PORT = 'COM8'\n",
        "BAUD_RATE = 1000000\n",
        "OUTPUT_FILE = 'serial_dump.bin'\n",
        "\n",
        "# Flag to signal graceful shutdown\n",
        "running = True\n",
        "\n",
        "def signal_handler(sig, frame):\n",
        "    global running\n",
        "    print(\"\\nCtrl-C received. Shutting down...\")\n",
        "    running = False\n",
        "\n",
        "def main():\n",
        "    global running\n",
        "\n",
        "    # Register the signal handler for Ctrl-C\n",
        "    signal.signal(signal.SIGINT, signal_handler)\n",
        "\n",
        "    try:\n",
        "        # Open the serial port\n",
        "        with serial.Serial(COM_PORT, BAUD_RATE, parity=serial.PARITY_NONE, stopbits=serial.STOPBITS_ONE) as ser:\n",
        "            print(f\"Connected to {COM_PORT} at {BAUD_RATE} baud. Writing to {OUTPUT_FILE}...\")\n",
        "            with open(OUTPUT_FILE, 'wb') as f:\n",
        "                while running:\n",
        "                    if ser.in_waiting:\n",
        "                        data = ser.read(ser.in_waiting)\n",
        "                        f.write(data)\n",
        "    except serial.SerialException as e:\n",
        "        print(f\"Serial error: {e}\")\n",
        "    except Exception as e:\n",
        "        print(f\"Unexpected error: {e}\")\n",
        "    finally:\n",
        "        print(\"Serial logging stopped.\")\n",
        "\n",
        "if __name__ == '__main__':\n",
        "    main()\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "`file_to_binary.py`:"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {},
      "outputs": [],
      "source": [
        "import os\n",
        "import sys\n",
        "\n",
        "def file_to_binary(input_path):\n",
        "    # Get the output path with .e extension\n",
        "    base_name = os.path.splitext(input_path)[0]\n",
        "    output_path = base_name + '.e'\n",
        "\n",
        "    try:\n",
        "        with open(input_path, 'rb') as infile, open(output_path, 'w') as outfile:\n",
        "            while byte := infile.read(1):\n",
        "                binary_string = format(ord(byte), '08b')\n",
        "                outfile.write(binary_string)\n",
        "        print(f\"Binary output written to: {output_path}\")\n",
        "    except FileNotFoundError:\n",
        "        print(f\"File not found: {input_path}\")\n",
        "    except Exception as e:\n",
        "        print(f\"Error: {e}\")\n",
        "\n",
        "if __name__ == '__main__':\n",
        "    if len(sys.argv) != 2:\n",
        "        print(\"Usage: python file_to_binary.py <input_file>\")\n",
        "        sys.exit(1)\n",
        "\n",
        "    input_file = sys.argv[1]\n",
        "    file_to_binary(input_file)\n"
      ]
    }
  ],
  "metadata": {
    "colab": {
      "include_colab_link": true,
      "provenance": []
    },
    "language_info": {
      "name": "python"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}
