{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558182531175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558182531191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 07:28:50 2019 " "Processing started: Sat May 18 07:28:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558182531191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558182531191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta P2 -c P2 " "Command: quartus_sta P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558182531191 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1558182531582 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[0\]\[0\] 1 " "Incompatible bus dimensions on node name \"o_result\[0\]\[0\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532113 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[0\]\[1\] 1 " "Incompatible bus dimensions on node name \"o_result\[0\]\[1\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[0\]\[2\] 1 " "Incompatible bus dimensions on node name \"o_result\[0\]\[2\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[0\]\[3\] 1 " "Incompatible bus dimensions on node name \"o_result\[0\]\[3\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[0\]\[4\] 1 " "Incompatible bus dimensions on node name \"o_result\[0\]\[4\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[0\]\[5\] 1 " "Incompatible bus dimensions on node name \"o_result\[0\]\[5\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[0\]\[6\] 1 " "Incompatible bus dimensions on node name \"o_result\[0\]\[6\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[1\]\[0\] 1 " "Incompatible bus dimensions on node name \"o_result\[1\]\[0\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[1\]\[1\] 1 " "Incompatible bus dimensions on node name \"o_result\[1\]\[1\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[1\]\[2\] 1 " "Incompatible bus dimensions on node name \"o_result\[1\]\[2\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[1\]\[3\] 1 " "Incompatible bus dimensions on node name \"o_result\[1\]\[3\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[1\]\[4\] 1 " "Incompatible bus dimensions on node name \"o_result\[1\]\[4\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[1\]\[5\] 1 " "Incompatible bus dimensions on node name \"o_result\[1\]\[5\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[1\]\[6\] 1 " "Incompatible bus dimensions on node name \"o_result\[1\]\[6\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[2\]\[0\] 1 " "Incompatible bus dimensions on node name \"o_result\[2\]\[0\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[2\]\[1\] 1 " "Incompatible bus dimensions on node name \"o_result\[2\]\[1\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[2\]\[2\] 1 " "Incompatible bus dimensions on node name \"o_result\[2\]\[2\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[2\]\[3\] 1 " "Incompatible bus dimensions on node name \"o_result\[2\]\[3\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[2\]\[4\] 1 " "Incompatible bus dimensions on node name \"o_result\[2\]\[4\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[2\]\[5\] 1 " "Incompatible bus dimensions on node name \"o_result\[2\]\[5\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[2\]\[6\] 1 " "Incompatible bus dimensions on node name \"o_result\[2\]\[6\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[3\]\[0\] 1 " "Incompatible bus dimensions on node name \"o_result\[3\]\[0\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[3\]\[1\] 1 " "Incompatible bus dimensions on node name \"o_result\[3\]\[1\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[3\]\[2\] 1 " "Incompatible bus dimensions on node name \"o_result\[3\]\[2\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[3\]\[3\] 1 " "Incompatible bus dimensions on node name \"o_result\[3\]\[3\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[3\]\[4\] 1 " "Incompatible bus dimensions on node name \"o_result\[3\]\[4\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[3\]\[5\] 1 " "Incompatible bus dimensions on node name \"o_result\[3\]\[5\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[3\]\[6\] 1 " "Incompatible bus dimensions on node name \"o_result\[3\]\[6\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[4\]\[0\] 1 " "Incompatible bus dimensions on node name \"o_result\[4\]\[0\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[4\]\[1\] 1 " "Incompatible bus dimensions on node name \"o_result\[4\]\[1\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[4\]\[2\] 1 " "Incompatible bus dimensions on node name \"o_result\[4\]\[2\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[4\]\[3\] 1 " "Incompatible bus dimensions on node name \"o_result\[4\]\[3\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[4\]\[4\] 1 " "Incompatible bus dimensions on node name \"o_result\[4\]\[4\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[4\]\[5\] 1 " "Incompatible bus dimensions on node name \"o_result\[4\]\[5\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WHDB_INCOMPATIBLE_BUS_DIMENSIONS" "o_result\[4\]\[6\] 1 " "Incompatible bus dimensions on node name \"o_result\[4\]\[6\]\", expecting <= 1 dimension(s) " {  } { { "src/mdr.sv" "" { Text "C:/Users/C18561/Documents/Code/SV/REPOSITORIO/DV_git/P2/src/mdr.sv" 18 0 0 } }  } 0 136023 "Incompatible bus dimensions on node name \"%1!s!\", expecting <= %2!d! dimension(s) " 0 0 "Timing Analyzer" 0 -1 1558182532129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558182532613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558182532613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182532785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182532785 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1558182533519 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558182533644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558182533644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558182533644 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1558182533644 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P2.sdc " "Synopsys Design Constraints File file not found: 'P2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558182533660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register core:CORE\|counter2:COUNTER_MULT\|r_count\[5\] clk " "Register core:CORE\|counter2:COUNTER_MULT\|r_count\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182533660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182533660 "|mdr|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_op\[0\] " "Node: i_op\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] i_op\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] is being clocked by i_op\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182533660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182533660 "|mdr|i_op[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control:CTRL\|r_control.state\[0\] " "Node: control:CTRL\|r_control.state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[12\] control:CTRL\|r_control.state\[0\] " "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[12\] is being clocked by control:CTRL\|r_control.state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182533660 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182533660 "|mdr|control:CTRL|r_control.state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558182533676 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558182533676 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558182533676 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558182533676 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558182533707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.592 " "Worst-case setup slack is 43.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.592               0.000 altera_reserved_tck  " "   43.592               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182533754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182533754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.188 " "Worst-case recovery slack is 95.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.188               0.000 altera_reserved_tck  " "   95.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182533769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.182 " "Worst-case removal slack is 1.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.182               0.000 altera_reserved_tck  " "    1.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182533785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182533785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182533785 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182533894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182533894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182533894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182533894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.168 ns " "Worst Case Available Settling Time: 341.168 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182533894 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182533894 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558182533894 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558182533910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558182533957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558182534457 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register core:CORE\|counter2:COUNTER_MULT\|r_count\[5\] clk " "Register core:CORE\|counter2:COUNTER_MULT\|r_count\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182534613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182534613 "|mdr|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_op\[0\] " "Node: i_op\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] i_op\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] is being clocked by i_op\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182534613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182534613 "|mdr|i_op[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control:CTRL\|r_control.state\[0\] " "Node: control:CTRL\|r_control.state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[12\] control:CTRL\|r_control.state\[0\] " "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[12\] is being clocked by control:CTRL\|r_control.state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182534613 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182534613 "|mdr|control:CTRL|r_control.state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558182534613 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558182534613 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558182534613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.173 " "Worst-case setup slack is 44.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.173               0.000 altera_reserved_tck  " "   44.173               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.702 " "Worst-case recovery slack is 95.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.702               0.000 altera_reserved_tck  " "   95.702               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.082 " "Worst-case removal slack is 1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 altera_reserved_tck  " "    1.082               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.502 " "Worst-case minimum pulse width slack is 49.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.502               0.000 altera_reserved_tck  " "   49.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534707 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182534801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182534801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182534801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182534801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.904 ns " "Worst Case Available Settling Time: 341.904 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182534801 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182534801 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558182534801 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558182534801 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register core:CORE\|counter2:COUNTER_MULT\|r_count\[5\] clk " "Register core:CORE\|counter2:COUNTER_MULT\|r_count\[5\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182534926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182534926 "|mdr|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_op\[0\] " "Node: i_op\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] i_op\[0\] " "Latch core:CORE\|alu_mult:ALU\|r_val_M\[11\] is being clocked by i_op\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182534926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182534926 "|mdr|i_op[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control:CTRL\|r_control.state\[0\] " "Node: control:CTRL\|r_control.state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[12\] control:CTRL\|r_control.state\[0\] " "Latch core:CORE\|square_root:SQUARE_ROOT\|shift_reg_right_data:DATA\|r_val\[12\] is being clocked by control:CTRL\|r_control.state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558182534926 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558182534926 "|mdr|control:CTRL|r_control.state[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558182534926 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558182534926 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558182534926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.982 " "Worst-case setup slack is 46.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.982               0.000 altera_reserved_tck  " "   46.982               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.409 " "Worst-case recovery slack is 97.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.409               0.000 altera_reserved_tck  " "   97.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.565 " "Worst-case removal slack is 0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.565               0.000 altera_reserved_tck  " "    0.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.457 " "Worst-case minimum pulse width slack is 49.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.457               0.000 altera_reserved_tck  " "   49.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558182534988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558182534988 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182535098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182535098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182535098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182535098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.891 ns " "Worst Case Available Settling Time: 345.891 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182535098 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558182535098 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558182535098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558182535676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558182535691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558182535832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 07:28:55 2019 " "Processing ended: Sat May 18 07:28:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558182535832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558182535832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558182535832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558182535832 ""}
