The above 2 files give a description of "First In First Out" in Verilog.
async_fifo.v: Design module
async_fifo_tb.v: Testbench to check the above module.
