set ::env(PROJECT_NAME) fpu
set ::env(DESIGN_TOP) fpu
set ::env(DESIGN_DIR) ./arithmetic/fpu/rtl
set ::env(TOP_VERILOG) ./arithmetic/fpu/rtl/fpu.v
