--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button3     |    3.782(R)|   -1.944(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    4.883(R)|   -3.233(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    5.716(R)|   -3.728(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    5.777(R)|   -3.404(R)|clock_27mhz_IBUFG |   0.000|
switch<2>   |    6.174(R)|   -3.382(R)|clock_27mhz_IBUFG |   0.000|
user3<2>    |    7.784(R)|   -3.352(R)|clock_27mhz_IBUFG |   0.000|
user3<5>    |    7.030(R)|   -2.598(R)|clock_27mhz_IBUFG |   0.000|
user3<8>    |    8.682(R)|   -4.548(R)|clock_27mhz_IBUFG |   0.000|
user3<11>   |    7.809(R)|   -3.675(R)|clock_27mhz_IBUFG |   0.000|
user3<14>   |    7.947(R)|   -3.813(R)|clock_27mhz_IBUFG |   0.000|
user3<17>   |    7.838(R)|   -3.704(R)|clock_27mhz_IBUFG |   0.000|
user3<20>   |    7.887(R)|   -3.753(R)|clock_27mhz_IBUFG |   0.000|
user3<23>   |    8.446(R)|   -4.312(R)|clock_27mhz_IBUFG |   0.000|
user3<26>   |    7.801(R)|   -3.667(R)|clock_27mhz_IBUFG |   0.000|
user3<29>   |    7.620(R)|   -3.486(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
disp_clock      |   10.728(R)|clock_27mhz_IBUFG |   0.000|
user3<0>        |   13.069(R)|clock_27mhz_IBUFG |   0.000|
user3<1>        |   12.849(R)|clock_27mhz_IBUFG |   0.000|
user3<3>        |   12.602(R)|clock_27mhz_IBUFG |   0.000|
user3<4>        |   11.865(R)|clock_27mhz_IBUFG |   0.000|
user3<6>        |   11.593(R)|clock_27mhz_IBUFG |   0.000|
user3<7>        |   12.102(R)|clock_27mhz_IBUFG |   0.000|
user3<9>        |   12.720(R)|clock_27mhz_IBUFG |   0.000|
user3<10>       |   11.227(R)|clock_27mhz_IBUFG |   0.000|
user3<12>       |   11.717(R)|clock_27mhz_IBUFG |   0.000|
user3<13>       |   11.674(R)|clock_27mhz_IBUFG |   0.000|
user3<15>       |   11.391(R)|clock_27mhz_IBUFG |   0.000|
user3<16>       |   12.897(R)|clock_27mhz_IBUFG |   0.000|
user3<18>       |   12.641(R)|clock_27mhz_IBUFG |   0.000|
user3<19>       |   11.309(R)|clock_27mhz_IBUFG |   0.000|
user3<21>       |   12.205(R)|clock_27mhz_IBUFG |   0.000|
user3<22>       |   12.353(R)|clock_27mhz_IBUFG |   0.000|
user3<24>       |   12.650(R)|clock_27mhz_IBUFG |   0.000|
user3<25>       |   12.640(R)|clock_27mhz_IBUFG |   0.000|
user3<27>       |   12.101(R)|clock_27mhz_IBUFG |   0.000|
user3<28>       |   12.150(R)|clock_27mhz_IBUFG |   0.000|
user3<31>       |   14.569(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   13.798(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   13.828(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   13.845(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   15.073(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   16.334(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   16.004(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   16.301(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   17.850(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   18.149(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   13.112(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   15.295(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   14.032(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   13.425(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   16.541(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   15.635(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   16.842(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   15.612(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.778(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   14.014(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   13.928(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   14.325(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   13.710(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   15.557(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   14.609(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   15.847(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   14.930(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   12.990(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   17.358|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.467|
---------------+-------------------+---------+


Analysis completed Fri Dec  4 00:58:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 425 MB



