#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: Y:\SoftWare\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: Administrator
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 31 18:52:22 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : create_clock -name ref_clk [get_ports ref_clk] -period 20.0 -waveform {0 10.0}
Executing : create_clock -name ref_clk [get_ports ref_clk] -period 20.0 -waveform {0 10.0} successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports ref_clk
Executing : get_ports ref_clk successfully.
Executing : get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT
Executing : get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports ref_clk] [get_pins I_ipsxb_ddr_top.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks ref_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_clocks ref_clk
Executing : get_clocks ref_clk successfully.
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk]
Executing : set_clock_groups -name ref_clk -asynchronous -group [get_clocks ref_clk] successfully.
Executing : get_clocks free_clk
C: SDC-2017: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 22)] Nothing implicitly matched 'free_clk'.
Executing : get_clocks free_clk successfully.
Executing : set_clock_groups -name free_clk -asynchronous -group [get_clocks free_clk]
C: SDC-2027: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 22)] One or more clocks can not find in the group '[get_clocks free_clk]', command 'set_clock_groups' is ignored.
Executing : set_clock_groups -name free_clk -asynchronous -group [get_clocks free_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
E: ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 687)] Object 'p:free_clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 688)] Object 'p:free_clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 689)] Object 'p:free_clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 690)] Object 'p:free_clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 691)] Object 'p:free_clk' can not be found in current view.
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 366)] | Port mem_dq[10] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 377)] | Port mem_dq[11] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 421)] | Port mem_dq[15] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ipcore/ddr_test/pnr/ddr_test.fdc(line number: 698)] | Port pll_lock has been placed at location AA3, whose type is share pin.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:5s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Thu Oct 31 18:52:25 2024
Action synthesize: Peak memory pool usage is 265 MB
