#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x125f04170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x125f04310 .scope module, "inst_controller" "inst_controller" 3 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "fetch_req_rdy";
    .port_info 3 /INPUT 4 "fetch_req_val";
    .port_info 4 /INPUT 32 "fetch_req_addr";
    .port_info 5 /INPUT 4 "fetch_resp_rdy";
    .port_info 6 /OUTPUT 4 "fetch_resp_val";
    .port_info 7 /OUTPUT 64 "fetch_resp_inst";
    .port_info 8 /INPUT 1 "mem2fetch_req_rdy";
    .port_info 9 /OUTPUT 1 "mem2fetch_req_val";
    .port_info 10 /OUTPUT 8 "mem2fetch_req_addr";
    .port_info 11 /OUTPUT 1 "mem2fetch_resp_rdy";
    .port_info 12 /INPUT 1 "mem2fetch_resp_val";
    .port_info 13 /INPUT 16 "mem2fetch_resp_inst";
P_0x125f04480 .param/l "IDLE" 1 3 36, C4<00>;
P_0x125f044c0 .param/l "MEM_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x125f04500 .param/l "MEM_DATA_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x125f04540 .param/l "NUM_CORES" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x125f04580 .param/l "NUM_MEM_CHAN" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x125f045c0 .param/l "REQUEST" 1 3 37, C4<01>;
P_0x125f04600 .param/l "RESPONSE" 1 3 38, C4<10>;
L_0x125f16f50 .functor BUFZ 1, v0x125f16150_0, C4<0>, C4<0>, C4<0>;
L_0x125f17000 .functor BUFZ 8, v0x125f15f60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x125f170b0 .functor BUFZ 1, v0x125f16410_0, C4<0>, C4<0>, C4<0>;
v0x125f05450_0 .var "channel_state", 1 0;
o0x118008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f15500_0 .net "clk", 0 0, o0x118008040;  0 drivers
o0x118008070 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x125f155a0 .array "fetch_req_addr", 0 3;
v0x125f155a0_0 .net v0x125f155a0 0, 7 0, o0x118008070; 0 drivers
o0x1180080a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x125f155a0_1 .net v0x125f155a0 1, 7 0, o0x1180080a0; 0 drivers
o0x1180080d0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x125f155a0_2 .net v0x125f155a0 2, 7 0, o0x1180080d0; 0 drivers
o0x118008100 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x125f155a0_3 .net v0x125f155a0 3, 7 0, o0x118008100; 0 drivers
v0x125f156b0 .array "fetch_req_rdy", 0 3;
v0x125f156b0_0 .net v0x125f156b0 0, 0 0, L_0x125f048d0; 1 drivers
v0x125f156b0_1 .net v0x125f156b0 1, 0 0, L_0x125f16940; 1 drivers
v0x125f156b0_2 .net v0x125f156b0 2, 0 0, L_0x125f16b30; 1 drivers
v0x125f156b0_3 .net v0x125f156b0 3, 0 0, L_0x125f16d40; 1 drivers
o0x1180081f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f157a0 .array "fetch_req_val", 0 3;
v0x125f157a0_0 .net v0x125f157a0 0, 0 0, o0x1180081f0; 0 drivers
o0x118008220 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f157a0_1 .net v0x125f157a0 1, 0 0, o0x118008220; 0 drivers
o0x118008250 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f157a0_2 .net v0x125f157a0 2, 0 0, o0x118008250; 0 drivers
o0x118008280 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f157a0_3 .net v0x125f157a0 3, 0 0, o0x118008280; 0 drivers
v0x125f158b0 .array "fetch_resp_inst", 0 3;
v0x125f158b0_0 .net v0x125f158b0 0, 15 0, L_0x125f16870; 1 drivers
v0x125f158b0_1 .net v0x125f158b0 1, 15 0, L_0x125f16aa0; 1 drivers
v0x125f158b0_2 .net v0x125f158b0 2, 15 0, L_0x125f16c70; 1 drivers
v0x125f158b0_3 .net v0x125f158b0 3, 15 0, L_0x125f16ee0; 1 drivers
v0x125f159b0 .array "fetch_resp_inst_reg", 0 3, 15 0;
o0x118008430 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f15ab0 .array "fetch_resp_rdy", 0 3;
v0x125f15ab0_0 .net v0x125f15ab0 0, 0 0, o0x118008430; 0 drivers
o0x118008460 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f15ab0_1 .net v0x125f15ab0 1, 0 0, o0x118008460; 0 drivers
o0x118008490 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f15ab0_2 .net v0x125f15ab0 2, 0 0, o0x118008490; 0 drivers
o0x1180084c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f15ab0_3 .net v0x125f15ab0 3, 0 0, o0x1180084c0; 0 drivers
v0x125f15ba0 .array "fetch_resp_val", 0 3;
v0x125f15ba0_0 .net v0x125f15ba0 0, 0 0, L_0x125f167e0; 1 drivers
v0x125f15ba0_1 .net v0x125f15ba0 1, 0 0, L_0x125f16a10; 1 drivers
v0x125f15ba0_2 .net v0x125f15ba0 2, 0 0, L_0x125f16bc0; 1 drivers
v0x125f15ba0_3 .net v0x125f15ba0 3, 0 0, L_0x125f16e50; 1 drivers
v0x125f15d10 .array "fetch_resp_val_reg", 0 3, 0 0;
v0x125f15e00_0 .var/i "i", 31 0;
v0x125f15eb0_0 .net "mem2fetch_req_addr", 7 0, L_0x125f17000;  1 drivers
v0x125f15f60_0 .var "mem2fetch_req_addr_reg", 7 0;
o0x118008700 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f16010_0 .net "mem2fetch_req_rdy", 0 0, o0x118008700;  0 drivers
v0x125f160b0_0 .net "mem2fetch_req_val", 0 0, L_0x125f16f50;  1 drivers
v0x125f16150_0 .var "mem2fetch_req_val_reg", 0 0;
o0x118008790 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x125f161f0_0 .net "mem2fetch_resp_inst", 15 0, o0x118008790;  0 drivers
v0x125f16380_0 .net "mem2fetch_resp_rdy", 0 0, L_0x125f170b0;  1 drivers
v0x125f16410_0 .var "mem2fetch_resp_rdy_reg", 0 0;
o0x118008820 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f164a0_0 .net "mem2fetch_resp_val", 0 0, o0x118008820;  0 drivers
o0x118008850 .functor BUFZ 1, C4<z>; HiZ drive
v0x125f16540_0 .net "reset", 0 0, o0x118008850;  0 drivers
v0x125f165e0_0 .var "selected_unit", 3 0;
E_0x125f04a90 .event posedge, v0x125f15500_0;
S_0x125f04ad0 .scope generate, "genblk1[0]" "genblk1[0]" 3 53, 3 53 0, S_0x125f04310;
 .timescale 0 0;
P_0x125f04ca0 .param/l "k" 1 3 53, +C4<00>;
L_0x125f048d0 .functor BUFZ 1, o0x118008700, C4<0>, C4<0>, C4<0>;
v0x125f15d10_0 .array/port v0x125f15d10, 0;
L_0x125f167e0 .functor BUFZ 1, v0x125f15d10_0, C4<0>, C4<0>, C4<0>;
v0x125f159b0_0 .array/port v0x125f159b0, 0;
L_0x125f16870 .functor BUFZ 16, v0x125f159b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x125f04d40 .scope generate, "genblk1[1]" "genblk1[1]" 3 53, 3 53 0, S_0x125f04310;
 .timescale 0 0;
P_0x125f04f00 .param/l "k" 1 3 53, +C4<01>;
L_0x125f16940 .functor BUFZ 1, o0x118008700, C4<0>, C4<0>, C4<0>;
v0x125f15d10_1 .array/port v0x125f15d10, 1;
L_0x125f16a10 .functor BUFZ 1, v0x125f15d10_1, C4<0>, C4<0>, C4<0>;
v0x125f159b0_1 .array/port v0x125f159b0, 1;
L_0x125f16aa0 .functor BUFZ 16, v0x125f159b0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x125f04f80 .scope generate, "genblk1[2]" "genblk1[2]" 3 53, 3 53 0, S_0x125f04310;
 .timescale 0 0;
P_0x125f05160 .param/l "k" 1 3 53, +C4<010>;
L_0x125f16b30 .functor BUFZ 1, o0x118008700, C4<0>, C4<0>, C4<0>;
v0x125f15d10_2 .array/port v0x125f15d10, 2;
L_0x125f16bc0 .functor BUFZ 1, v0x125f15d10_2, C4<0>, C4<0>, C4<0>;
v0x125f159b0_2 .array/port v0x125f159b0, 2;
L_0x125f16c70 .functor BUFZ 16, v0x125f159b0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0x125f051f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 53, 3 53 0, S_0x125f04310;
 .timescale 0 0;
P_0x125f053b0 .param/l "k" 1 3 53, +C4<011>;
L_0x125f16d40 .functor BUFZ 1, o0x118008700, C4<0>, C4<0>, C4<0>;
v0x125f15d10_3 .array/port v0x125f15d10, 3;
L_0x125f16e50 .functor BUFZ 1, v0x125f15d10_3, C4<0>, C4<0>, C4<0>;
v0x125f159b0_3 .array/port v0x125f159b0, 3;
L_0x125f16ee0 .functor BUFZ 16, v0x125f159b0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
    .scope S_0x125f04310;
T_0 ;
    %wait E_0x125f04a90;
    %load/vec4 v0x125f16540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125f15e00_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x125f15e00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x125f15e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f15d10, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x125f15e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f159b0, 0, 4;
    %load/vec4 v0x125f15e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125f15e00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125f16150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x125f15f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125f16410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x125f05450_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x125f165e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x125f05450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x125f15e00_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x125f15e00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.9, 5;
    %ix/getv/s 4, v0x125f15e00_0;
    %load/vec4a v0x125f157a0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x125f15e00_0;
    %pad/s 4;
    %assign/vec4 v0x125f165e0_0, 0;
    %ix/getv/s 4, v0x125f15e00_0;
    %load/vec4a v0x125f155a0, 4;
    %assign/vec4 v0x125f15f60_0, 0;
    %ix/getv/s 4, v0x125f15e00_0;
    %load/vec4a v0x125f157a0, 4;
    %assign/vec4 v0x125f16150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x125f16410_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x125f05450_0, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x125f15e00_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x125f15e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x125f15e00_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x125f16380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x125f161f0_0;
    %ix/getv 3, v0x125f165e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f159b0, 0, 4;
    %load/vec4 v0x125f164a0_0;
    %ix/getv 3, v0x125f165e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f15d10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x125f16410_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x125f05450_0, 0;
T_0.12 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x125f05450_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/getv 3, v0x125f165e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f159b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv 3, v0x125f165e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x125f15d10, 0, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "inst_controller.v";
