// Seed: 2025450627
module module_0;
  assign id_1 = (1) - 1;
  always @(posedge 1 or negedge 'b0) begin : LABEL_0
    `define pp_2 0
    deassign id_1;
    `pp_2 <= id_1;
  end
  wand id_3 = 1;
  assign id_1 = id_1;
  assign id_3 = id_3;
  wire id_4;
  assign module_1.id_8 = 0;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input tri1 id_6
);
  tri id_8;
  module_0 modCall_1 ();
  assign id_8 = 1;
  assign id_8 = 1;
endmodule
