Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/41-openroad-repairantennas/1-diodeinsertion/pll_top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock sys_clk…
[INFO] Setting output delay to: 4.8
[INFO] Setting input delay to: 4.8
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164493    0.001626    0.800794 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004251    0.108275    0.656705    1.457499 v _2328_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[0] (net)
                      0.108275    0.000051    1.457550 v _1775_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003449    0.107439    0.249988    1.707538 v _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.107439    0.000039    1.707577 v _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.707577   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001753    0.800920 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050920   clock uncertainty
                                  0.000000    1.050920   clock reconvergence pessimism
                                  0.095805    1.146725   library hold time
                                              1.146725   data required time
---------------------------------------------------------------------------------------------
                                              1.146725   data required time
                                             -1.707577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.560852   slack (MET)


Startpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152741    0.000878    0.791551 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004721    0.112309    0.658041    1.449592 v _2342_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[0] (net)
                      0.112309    0.000061    1.449653 v _1797_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003854    0.109978    0.254533    1.704186 v _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.109978    0.000045    1.704231 v _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.704231   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152741    0.000842    0.791514 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041514   clock uncertainty
                                  0.000000    1.041514   clock reconvergence pessimism
                                  0.092862    1.134376   library hold time
                                              1.134376   data required time
---------------------------------------------------------------------------------------------
                                              1.134376   data required time
                                             -1.704231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569855   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.243281    0.803222    1.594684 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.243281    0.000191    1.594876 ^ _1207_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003784    0.134864    0.112918    1.707794 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.134864    0.000044    1.707838 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.707838   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000787    0.791460 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041460   clock uncertainty
                                  0.000000    1.041460   clock reconvergence pessimism
                                  0.087001    1.128461   library hold time
                                              1.128461   data required time
---------------------------------------------------------------------------------------------
                                              1.128461   data required time
                                             -1.707838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579377   slack (MET)


Startpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152741    0.000842    0.791514 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010615    0.163085    0.702363    1.493877 v _2343_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.ref_sync[1] (net)
                      0.163085    0.000174    1.494051 v _1798_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003695    0.107365    0.268200    1.762251 v _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.107365    0.000043    1.762294 v _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.762294   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000542    0.791215 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041215   clock uncertainty
                                  0.000000    1.041215   clock reconvergence pessimism
                                  0.093478    1.134693   library hold time
                                              1.134693   data required time
---------------------------------------------------------------------------------------------
                                              1.134693   data required time
                                             -1.762294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627601   slack (MET)


Startpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000842    0.800009 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011395    0.169509    0.709991    1.510000 v _2375_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[4] (net)
                      0.169509    0.000191    1.510191 v _1144_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.009941    0.209861    0.168876    1.679067 ^ _1144_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0561_ (net)
                      0.209861    0.000095    1.679162 ^ _2029_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004164    0.140043    0.118210    1.797372 v _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.140043    0.000080    1.797452 v _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.797452   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000842    0.800009 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050009   clock uncertainty
                                  0.000000    1.050009   clock reconvergence pessimism
                                  0.088255    1.138264   library hold time
                                              1.138264   data required time
---------------------------------------------------------------------------------------------
                                              1.138264   data required time
                                             -1.797452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.659188   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164488    0.000643    0.799811 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010788    0.232849    0.799339    1.599150 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.232849    0.000160    1.599309 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009958    0.211975    0.170664    1.769973 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.211975    0.000215    1.770188 v _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.770188   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000323    0.791150 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041150   clock uncertainty
                                  0.000000    1.041150   clock reconvergence pessimism
                                  0.065424    1.106574   library hold time
                                              1.106574   data required time
---------------------------------------------------------------------------------------------
                                              1.106574   data required time
                                             -1.770188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663614   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164492    0.001519    0.800686 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015628    0.204624    0.738319    1.539004 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.204624    0.000294    1.539299 v _1794_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006366    0.184757    0.166931    1.706230 ^ _1794_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0166_ (net)
                      0.184757    0.000134    1.706364 ^ _1795_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002991    0.115573    0.103222    1.809587 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.115573    0.000030    1.809617 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.809617   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164488    0.000643    0.799811 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.049811   clock uncertainty
                                  0.000000    1.049811   clock reconvergence pessimism
                                  0.093921    1.143731   library hold time
                                              1.143731   data required time
---------------------------------------------------------------------------------------------
                                              1.143731   data required time
                                             -1.809617   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665885   slack (MET)


Startpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000521    0.793600 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010746    0.164154    0.704011    1.497610 v _2345_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[9] (net)
                      0.164154    0.000200    1.497810 v _1806_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005044    0.157453    0.141924    1.639734 ^ _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.157453    0.000057    1.639791 ^ _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003813    0.178969    0.145581    1.785371 v _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.178969    0.000046    1.785417 v _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.785417   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000521    0.793600 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.043600   clock uncertainty
                                  0.000000    1.043600   clock reconvergence pessimism
                                  0.075596    1.119195   library hold time
                                              1.119195   data required time
---------------------------------------------------------------------------------------------
                                              1.119195   data required time
                                             -1.785417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.666222   slack (MET)


Startpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001753    0.800920 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004798    0.112951    0.661086    1.462006 v _2329_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[1] (net)
                      0.112951    0.000050    1.462056 v _1151_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.016431    0.307713    0.213516    1.675572 ^ _1151_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0568_ (net)
                      0.307713    0.000125    1.675697 ^ _1776_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003790    0.169828    0.145091    1.820788 v _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.169828    0.000073    1.820861 v _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.820861   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000554    0.791226 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041226   clock uncertainty
                                  0.000000    1.041226   clock reconvergence pessimism
                                  0.077408    1.118635   library hold time
                                              1.118635   data required time
---------------------------------------------------------------------------------------------
                                              1.118635   data required time
                                             -1.820861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.702227   slack (MET)


Startpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000682    0.789007 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020466    0.246090    0.767127    1.556134 v _2324_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[5] (net)
                      0.246090    0.000196    1.556329 v _1765_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006040    0.204989    0.196038    1.752367 ^ _1765_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1140_ (net)
                      0.204989    0.000078    1.752445 ^ _1766_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002996    0.117042    0.097947    1.850393 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.117042    0.000030    1.850423 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.850423   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000682    0.789007 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039007   clock uncertainty
                                  0.000000    1.039007   clock reconvergence pessimism
                                  0.090588    1.129595   library hold time
                                              1.129595   data required time
---------------------------------------------------------------------------------------------
                                              1.129595   data required time
                                             -1.850423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.720828   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000548    0.788873 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011816    0.172997    0.709757    1.498630 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.172997    0.000232    1.498863 v _2067_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005946    0.172863    0.153615    1.652478 ^ _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.172863    0.000124    1.652602 ^ _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003621    0.210090    0.176458    1.829060 v _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.210090    0.000069    1.829129 v _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.829129   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000548    0.788873 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.038873   clock uncertainty
                                  0.000000    1.038873   clock reconvergence pessimism
                                  0.065180    1.104053   library hold time
                                              1.104053   data required time
---------------------------------------------------------------------------------------------
                                              1.104053   data required time
                                             -1.829129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725076   slack (MET)


Startpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162940    0.001370    0.798774 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016470    0.211653    0.743684    1.542458 v _2374_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[3] (net)
                      0.211653    0.000185    1.542643 v _2024_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005533    0.266052    0.217967    1.760610 ^ _2024_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0364_ (net)
                      0.266052    0.000065    1.760675 ^ _2028_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002989    0.125168    0.104589    1.865264 v _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.125168    0.000030    1.865294 v _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.865294   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162940    0.001370    0.798774 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048774   clock uncertainty
                                  0.000000    1.048774   clock reconvergence pessimism
                                  0.091381    1.140155   library hold time
                                              1.140155   data required time
---------------------------------------------------------------------------------------------
                                              1.140155   data required time
                                             -1.865294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725139   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000342    0.791169 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010387    0.161210    0.700999    1.492168 v _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.161210    0.000112    1.492280 v _2018_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005412    0.266552    0.231501    1.723781 ^ _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.266552    0.000065    1.723846 ^ _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003532    0.125726    0.136446    1.860292 v _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.125726    0.000068    1.860361 v _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.860361   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000876    0.793955 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.043955   clock uncertainty
                                  0.000000    1.043955   clock reconvergence pessimism
                                  0.089948    1.133903   library hold time
                                              1.133903   data required time
---------------------------------------------------------------------------------------------
                                              1.133903   data required time
                                             -1.860361   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726458   slack (MET)


Startpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162940    0.001362    0.798767 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014647    0.196507    0.731495    1.530263 v _2367_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[31] (net)
                      0.196507    0.000207    1.530470 v _2000_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005054    0.163637    0.150788    1.681258 ^ _2000_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0346_ (net)
                      0.163637    0.000051    1.681309 ^ _2001_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002957    0.194537    0.169957    1.851266 v _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.194537    0.000031    1.851297 v _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.851297   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162940    0.001362    0.798767 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048767   clock uncertainty
                                  0.000000    1.048767   clock reconvergence pessimism
                                  0.072456    1.121223   library hold time
                                              1.121223   data required time
---------------------------------------------------------------------------------------------
                                              1.121223   data required time
                                             -1.851297   data arrival time
---------------------------------------------------------------------------------------------
                                              0.730074   slack (MET)


Startpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162941    0.001412    0.798817 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.018679    0.230299    0.758483    1.557300 v _2366_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[30] (net)
                      0.230299    0.000141    1.557442 v _1993_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005890    0.182206    0.169029    1.726470 ^ _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.182206    0.000127    1.726597 ^ _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002859    0.165960    0.135800    1.862398 v _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.165960    0.000028    1.862426 v _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.862426   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162941    0.001412    0.798817 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048817   clock uncertainty
                                  0.000000    1.048817   clock reconvergence pessimism
                                  0.080683    1.129500   library hold time
                                              1.129500   data required time
---------------------------------------------------------------------------------------------
                                              1.129500   data required time
                                             -1.862426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.732926   slack (MET)


Startpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000864    0.794561 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020519    0.246515    0.768970    1.563532 v _2360_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[24] (net)
                      0.246515    0.000288    1.563820 v _1190_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005955    0.168497    0.149642    1.713462 ^ _1190_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0607_ (net)
                      0.168497    0.000122    1.713584 ^ _1944_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004907    0.171930    0.146404    1.859988 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.171930    0.000105    1.860093 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.860093   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000864    0.794561 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.044561   clock uncertainty
                                  0.000000    1.044561   clock reconvergence pessimism
                                  0.077798    1.122360   library hold time
                                              1.122360   data required time
---------------------------------------------------------------------------------------------
                                              1.122360   data required time
                                             -1.860093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737733   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001019    0.791197 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025827    0.292856    0.800353    1.591549 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.292857    0.000389    1.591938 v _1191_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.007086    0.192912    0.173830    1.765769 ^ _1191_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0608_ (net)
                      0.192912    0.000160    1.765929 ^ _2141_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002963    0.122082    0.104255    1.870184 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.122082    0.000030    1.870214 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.870214   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001019    0.791197 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041197   clock uncertainty
                                  0.000000    1.041197   clock reconvergence pessimism
                                  0.090180    1.131376   library hold time
                                              1.131376   data required time
---------------------------------------------------------------------------------------------
                                              1.131376   data required time
                                             -1.870214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738837   slack (MET)


Startpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000344    0.790990 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022953    0.267694    0.782755    1.573745 v _2326_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[7] (net)
                      0.267694    0.000188    1.573934 v _1771_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004896    0.180618    0.190630    1.764564 ^ _1771_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0154_ (net)
                      0.180618    0.000049    1.764613 ^ _1772_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004327    0.129301    0.109545    1.874158 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.129301    0.000083    1.874241 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.874241   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000344    0.790990 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040990   clock uncertainty
                                  0.000000    1.040990   clock reconvergence pessimism
                                  0.088261    1.129251   library hold time
                                              1.129251   data required time
---------------------------------------------------------------------------------------------
                                              1.129251   data required time
                                             -1.874241   data arrival time
---------------------------------------------------------------------------------------------
                                              0.744990   slack (MET)


Startpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000594    0.788919 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022366    0.262571    0.778593    1.567512 v _2325_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[6] (net)
                      0.262572    0.000374    1.567886 v _1768_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006087    0.205641    0.201615    1.769501 ^ _1768_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1142_ (net)
                      0.205641    0.000080    1.769581 ^ _1769_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003684    0.125618    0.104517    1.874098 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.125618    0.000068    1.874166 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.874166   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000594    0.788919 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.038919   clock uncertainty
                                  0.000000    1.038919   clock reconvergence pessimism
                                  0.088559    1.127479   library hold time
                                              1.127479   data required time
---------------------------------------------------------------------------------------------
                                              1.127479   data required time
                                             -1.874166   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746687   slack (MET)


Startpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000630    0.798519 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019372    0.236563    0.763222    1.561741 v _2363_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[27] (net)
                      0.236563    0.000147    1.561888 v _1969_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006212    0.245540    0.207186    1.769074 ^ _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.245540    0.000082    1.769156 ^ _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004604    0.143566    0.115097    1.884254 v _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.143566    0.000095    1.884349 v _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.884349   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000630    0.798519 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048519   clock uncertainty
                                  0.000000    1.048519   clock reconvergence pessimism
                                  0.087150    1.135669   library hold time
                                              1.135669   data required time
---------------------------------------------------------------------------------------------
                                              1.135669   data required time
                                             -1.884349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748679   slack (MET)


Startpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164490    0.001128    0.800295 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012822    0.181365    0.719523    1.519819 v _2337_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[4] (net)
                      0.181365    0.000258    1.520077 v _1791_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005570    0.306213    0.221698    1.741774 ^ _1791_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0164_ (net)
                      0.306213    0.000068    1.741843 ^ _1792_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003518    0.160251    0.141860    1.883703 v _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.160251    0.000039    1.883742 v _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.883742   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164490    0.001128    0.800295 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050295   clock uncertainty
                                  0.000000    1.050295   clock reconvergence pessimism
                                  0.082655    1.132950   library hold time
                                              1.132950   data required time
---------------------------------------------------------------------------------------------
                                              1.132950   data required time
                                             -1.883742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750792   slack (MET)


Startpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000293    0.792258 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.009636    0.154986    0.696142    1.488400 v _2321_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[2] (net)
                      0.154986    0.000213    1.488613 v _1185_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
     4    0.035029    0.314900    0.229147    1.717761 ^ _1185_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_2)
                                                         _0602_ (net)
                      0.314902    0.000472    1.718233 ^ _1758_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004373    0.151982    0.158905    1.877138 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.151982    0.000087    1.877224 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.877224   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000293    0.792258 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042258   clock uncertainty
                                  0.000000    1.042258   clock reconvergence pessimism
                                  0.082931    1.125188   library hold time
                                              1.125188   data required time
---------------------------------------------------------------------------------------------
                                              1.125188   data required time
                                             -1.877224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752036   slack (MET)


Startpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000605    0.789149 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025895    0.293505    0.800548    1.589697 v _2352_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[16] (net)
                      0.293505    0.000278    1.589975 v _1870_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005191    0.183642    0.178636    1.768611 ^ _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.183642    0.000052    1.768662 ^ _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004450    0.136157    0.112076    1.880739 v _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.136157    0.000094    1.880833 v _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.880833   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000605    0.789149 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039149   clock uncertainty
                                  0.000000    1.039149   clock reconvergence pessimism
                                  0.086487    1.125637   library hold time
                                              1.125637   data required time
---------------------------------------------------------------------------------------------
                                              1.125637   data required time
                                             -1.880833   data arrival time
---------------------------------------------------------------------------------------------
                                              0.755197   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000700    0.787704 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027096    0.304064    0.807199    1.594903 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.304064    0.000238    1.595142 v _1192_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005427    0.173535    0.157617    1.752759 ^ _1192_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0609_ (net)
                      0.173535    0.000061    1.752820 ^ _2199_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002840    0.144085    0.126266    1.879086 v _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.144085    0.000028    1.879114 v _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.879114   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000700    0.787704 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.037704   clock uncertainty
                                  0.000000    1.037704   clock reconvergence pessimism
                                  0.084032    1.121736   library hold time
                                              1.121736   data required time
---------------------------------------------------------------------------------------------
                                              1.121736   data required time
                                             -1.879114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.757378   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000852    0.794550 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024369    0.280043    0.792299    1.586849 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.280044    0.000346    1.587195 v _2188_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005365    0.233524    0.208831    1.796026 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.233524    0.000060    1.796086 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003272    0.125438    0.101606    1.897692 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.125438    0.000036    1.897728 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.897728   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000852    0.794550 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.044550   clock uncertainty
                                  0.000000    1.044550   clock reconvergence pessimism
                                  0.090187    1.134737   library hold time
                                              1.134737   data required time
---------------------------------------------------------------------------------------------
                                              1.134737   data required time
                                             -1.897728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.762991   slack (MET)


Startpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000782    0.790265 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021882    0.258343    0.776187    1.566452 v _2357_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[21] (net)
                      0.258344    0.000311    1.566763 v _1910_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004861    0.172387    0.165376    1.732139 ^ _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.172387    0.000053    1.732191 ^ _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003891    0.182683    0.147467    1.879659 v _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.182683    0.000047    1.879706 v _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.879706   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000782    0.790265 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040265   clock uncertainty
                                  0.000000    1.040265   clock reconvergence pessimism
                                  0.073639    1.113904   library hold time
                                              1.113904   data required time
---------------------------------------------------------------------------------------------
                                              1.113904   data required time
                                             -1.879706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765801   slack (MET)


Startpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000859    0.793938 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023759    0.274770    0.788606    1.582544 v _2349_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[13] (net)
                      0.274770    0.000189    1.582733 v _1840_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005582    0.237182    0.210216    1.792948 ^ _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.237182    0.000066    1.793014 ^ _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003907    0.133755    0.107930    1.900944 v _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.133755    0.000046    1.900990 v _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.900990   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000859    0.793938 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.043938   clock uncertainty
                                  0.000000    1.043938   clock reconvergence pessimism
                                  0.088068    1.132006   library hold time
                                              1.132006   data required time
---------------------------------------------------------------------------------------------
                                              1.132006   data required time
                                             -1.900990   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768985   slack (MET)


Startpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.000957    0.798846 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021427    0.254405    0.775696    1.574542 v _2362_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[26] (net)
                      0.254405    0.000212    1.574754 v _1961_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005614    0.182509    0.172699    1.747453 ^ _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.182509    0.000072    1.747524 ^ _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003986    0.185947    0.149262    1.896786 v _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.185947    0.000079    1.896865 v _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.896865   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.000957    0.798846 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048846   clock uncertainty
                                  0.000000    1.048846   clock reconvergence pessimism
                                  0.074968    1.123814   library hold time
                                              1.123814   data required time
---------------------------------------------------------------------------------------------
                                              1.123814   data required time
                                             -1.896865   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773051   slack (MET)


Startpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000659    0.791486 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.012638    0.179863    0.716089    1.507575 v _2333_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[0] (net)
                      0.179863    0.000104    1.507680 v _1779_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005331    0.275693    0.214374    1.722054 ^ _1779_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0156_ (net)
                      0.275693    0.000065    1.722119 ^ _1781_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004468    0.155904    0.176810    1.898929 v _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.155904    0.000085    1.899013 v _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.899013   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000659    0.791486 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041486   clock uncertainty
                                  0.000000    1.041486   clock reconvergence pessimism
                                  0.081566    1.123052   library hold time
                                              1.123052   data required time
---------------------------------------------------------------------------------------------
                                              1.123052   data required time
                                             -1.899013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.775961   slack (MET)


Startpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001763    0.800930 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014056    0.191601    0.727849    1.528779 v _2334_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[1] (net)
                      0.191601    0.000210    1.528990 v _1782_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005344    0.275223    0.205400    1.734389 ^ _1782_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0158_ (net)
                      0.275223    0.000107    1.734496 ^ _1784_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003833    0.186516    0.169718    1.904214 v _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.186516    0.000046    1.904260 v _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.904260   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001763    0.800930 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050930   clock uncertainty
                                  0.000000    1.050930   clock reconvergence pessimism
                                  0.075094    1.126024   library hold time
                                              1.126024   data required time
---------------------------------------------------------------------------------------------
                                              1.126024   data required time
                                             -1.904260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.778236   slack (MET)


Startpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001103    0.790586 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022090    0.260165    0.777475    1.568061 v _2358_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[22] (net)
                      0.260165    0.000180    1.568241 v _1922_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005898    0.187646    0.177479    1.745720 ^ _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.187646    0.000079    1.745798 ^ _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003848    0.184311    0.147948    1.893746 v _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.184311    0.000071    1.893817 v _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.893817   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001103    0.790586 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040586   clock uncertainty
                                  0.000000    1.040586   clock reconvergence pessimism
                                  0.073171    1.113757   library hold time
                                              1.113757   data required time
---------------------------------------------------------------------------------------------
                                              1.113757   data required time
                                             -1.893817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.780060   slack (MET)


Startpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164492    0.001519    0.800686 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.015628    0.204624    0.738319    1.539004 v _2335_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[2] (net)
                      0.204624    0.000265    1.539270 v _1785_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005018    0.266927    0.203968    1.743238 ^ _1785_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0160_ (net)
                      0.266927    0.000099    1.743337 ^ _1787_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003662    0.184309    0.166412    1.909749 v _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.184309    0.000068    1.909817 v _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.909817   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164492    0.001519    0.800686 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050686   clock uncertainty
                                  0.000000    1.050686   clock reconvergence pessimism
                                  0.075729    1.126415   library hold time
                                              1.126415   data required time
---------------------------------------------------------------------------------------------
                                              1.126415   data required time
                                             -1.909817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783403   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000656    0.791483 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016934    0.215553    0.744828    1.536311 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.215553    0.000190    1.536501 v _2005_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006856    0.288824    0.258922    1.795424 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.288824    0.000162    1.795585 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003542    0.137966    0.119071    1.914656 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.137966    0.000040    1.914696 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.914696   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041499   clock uncertainty
                                  0.000000    1.041499   clock reconvergence pessimism
                                  0.086418    1.127917   library hold time
                                              1.127917   data required time
---------------------------------------------------------------------------------------------
                                              1.127917   data required time
                                             -1.914696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.786780   slack (MET)


Startpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000690    0.787694 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.023536    0.272787    0.785558    1.573252 v _2361_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[25] (net)
                      0.272787    0.000303    1.573555 v _1950_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005536    0.184729    0.176889    1.750443 ^ _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.184729    0.000114    1.750558 ^ _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003828    0.183509    0.147528    1.898086 v _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.183509    0.000045    1.898131 v _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.898131   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000690    0.787694 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.037694   clock uncertainty
                                  0.000000    1.037694   clock reconvergence pessimism
                                  0.072683    1.110377   library hold time
                                              1.110377   data required time
---------------------------------------------------------------------------------------------
                                              1.110377   data required time
                                             -1.898131   data arrival time
---------------------------------------------------------------------------------------------
                                              0.787754   slack (MET)


Startpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000569    0.789113 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020398    0.245510    0.767162    1.556276 v _2365_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[29] (net)
                      0.245510    0.000226    1.556501 v _1985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005503    0.179302    0.169026    1.725527 ^ _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.179302    0.000064    1.725591 ^ _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003133    0.202060    0.172200    1.897790 v _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.202060    0.000034    1.897824 v _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.897824   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000569    0.789113 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039113   clock uncertainty
                                  0.000000    1.039113   clock reconvergence pessimism
                                  0.067918    1.107031   library hold time
                                              1.107031   data required time
---------------------------------------------------------------------------------------------
                                              1.107031   data required time
                                             -1.897824   data arrival time
---------------------------------------------------------------------------------------------
                                              0.790793   slack (MET)


Startpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000608    0.789152 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.022450    0.263325    0.779579    1.568731 v _2373_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[2] (net)
                      0.263325    0.000231    1.568963 v _1145_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.010049    0.228315    0.195776    1.764738 ^ _1145_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0562_ (net)
                      0.228315    0.000078    1.764816 ^ _2023_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003832    0.168204    0.142937    1.907753 v _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.168204    0.000074    1.907827 v _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.907827   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000608    0.789152 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039152   clock uncertainty
                                  0.000000    1.039152   clock reconvergence pessimism
                                  0.077664    1.116817   library hold time
                                              1.116817   data required time
---------------------------------------------------------------------------------------------
                                              1.116817   data required time
                                             -1.907827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.791010   slack (MET)


Startpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000466    0.789010 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019544    0.238081    0.761923    1.550934 v _2353_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[17] (net)
                      0.238081    0.000143    1.551077 v _1879_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005907    0.183850    0.171413    1.722489 ^ _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.183850    0.000072    1.722562 ^ _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003489    0.206326    0.176001    1.898562 v _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.206326    0.000067    1.898629 v _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.898629   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000466    0.789010 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039010   clock uncertainty
                                  0.000000    1.039010   clock reconvergence pessimism
                                  0.066690    1.105700   library hold time
                                              1.105700   data required time
---------------------------------------------------------------------------------------------
                                              1.105700   data required time
                                             -1.898629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.792929   slack (MET)


Startpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001007    0.790372 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019475    0.237482    0.761685    1.552057 v _2351_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[15] (net)
                      0.237482    0.000126    1.552183 v _1857_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005492    0.177680    0.166694    1.718876 ^ _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.177680    0.000062    1.718939 ^ _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003994    0.215085    0.180927    1.899866 v _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.215085    0.000073    1.899939 v _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.899939   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001007    0.790372 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040372   clock uncertainty
                                  0.000000    1.040372   clock reconvergence pessimism
                                  0.064359    1.104731   library hold time
                                              1.104731   data required time
---------------------------------------------------------------------------------------------
                                              1.104731   data required time
                                             -1.899939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.795208   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000723    0.792687 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024805    0.283922    0.794503    1.587190 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.283922    0.000292    1.587481 v _2051_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005832    0.190930    0.183336    1.770817 ^ _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.190930    0.000121    1.770938 ^ _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003380    0.171773    0.145611    1.916549 v _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.171773    0.000036    1.916586 v _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.916586   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000723    0.792687 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042687   clock uncertainty
                                  0.000000    1.042687   clock reconvergence pessimism
                                  0.077233    1.119920   library hold time
                                              1.119920   data required time
---------------------------------------------------------------------------------------------
                                              1.119920   data required time
                                             -1.916586   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796665   slack (MET)


Startpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164488    0.000643    0.799811 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010788    0.232849    0.799339    1.599150 ^ _2338_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[5] (net)
                      0.232849    0.000160    1.599309 ^ _1203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009958    0.211975    0.170664    1.769973 v _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.211975    0.000216    1.770189 v _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003785    0.132639    0.118833    1.889022 ^ _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.132639    0.000044    1.889066 ^ _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.889066   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000586    0.791413 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041413   clock uncertainty
                                  0.000000    1.041413   clock reconvergence pessimism
                                  0.050549    1.091962   library hold time
                                              1.091962   data required time
---------------------------------------------------------------------------------------------
                                              1.091962   data required time
                                             -1.889066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797104   slack (MET)


Startpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153564    0.001196    0.791373 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025953    0.293980    0.801170    1.592543 v _2350_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[14] (net)
                      0.293980    0.000161    1.592704 v _1850_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005049    0.181740    0.177128    1.769832 ^ _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.181740    0.000058    1.769890 ^ _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003623    0.179412    0.144880    1.914770 v _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.179412    0.000066    1.914837 v _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.914837   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153564    0.001196    0.791373 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041373   clock uncertainty
                                  0.000000    1.041373   clock reconvergence pessimism
                                  0.074824    1.116197   library hold time
                                              1.116197   data required time
---------------------------------------------------------------------------------------------
                                              1.116197   data required time
                                             -1.914837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.798640   slack (MET)


Startpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000268    0.792233 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027669    0.309091    0.811765    1.603998 v _2322_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[3] (net)
                      0.309091    0.000190    1.604187 v _1760_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006678    0.206929    0.222306    1.826493 ^ _1760_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1137_ (net)
                      0.206929    0.000148    1.826641 ^ _1761_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003919    0.128729    0.106816    1.933457 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.128729    0.000047    1.933505 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.933505   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000268    0.792233 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042233   clock uncertainty
                                  0.000000    1.042233   clock reconvergence pessimism
                                  0.088821    1.131054   library hold time
                                              1.131054   data required time
---------------------------------------------------------------------------------------------
                                              1.131054   data required time
                                             -1.933505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802451   slack (MET)


Startpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000598    0.789142 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021463    0.254717    0.773539    1.562681 v _2364_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[28] (net)
                      0.254717    0.000371    1.563052 v _1978_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005404    0.179546    0.170458    1.733510 ^ _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.179546    0.000060    1.733569 ^ _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003415    0.207237    0.175126    1.908695 v _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.207237    0.000038    1.908733 v _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.908733   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000598    0.789142 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039142   clock uncertainty
                                  0.000000    1.039142   clock reconvergence pessimism
                                  0.066427    1.105569   library hold time
                                              1.105569   data required time
---------------------------------------------------------------------------------------------
                                              1.105569   data required time
                                             -1.908733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.803164   slack (MET)


Startpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000701    0.792665 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012157    0.175872    0.713071    1.505736 v _2323_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[4] (net)
                      0.175872    0.000091    1.505827 v _1186_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.021028    0.381776    0.273373    1.779200 ^ _1186_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0603_ (net)
                      0.381776    0.000234    1.779434 ^ _1763_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003744    0.144991    0.156987    1.936420 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.144991    0.000044    1.936465 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.936465   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000701    0.792665 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042665   clock uncertainty
                                  0.000000    1.042665   clock reconvergence pessimism
                                  0.084943    1.127608   library hold time
                                              1.127608   data required time
---------------------------------------------------------------------------------------------
                                              1.127608   data required time
                                             -1.936465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.808856   slack (MET)


Startpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000803    0.790286 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028246    0.314189    0.814805    1.605091 v _2356_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[20] (net)
                      0.314189    0.000271    1.605362 v _1904_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006483    0.259723    0.233857    1.839219 ^ _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.259723    0.000091    1.839310 ^ _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003515    0.132939    0.104966    1.944277 v _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.132939    0.000039    1.944316 v _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.944316   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000803    0.790286 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040286   clock uncertainty
                                  0.000000    1.040286   clock reconvergence pessimism
                                  0.087387    1.127673   library hold time
                                              1.127673   data required time
---------------------------------------------------------------------------------------------
                                              1.127673   data required time
                                             -1.944316   data arrival time
---------------------------------------------------------------------------------------------
                                              0.816643   slack (MET)


Startpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000519    0.793598 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     4    0.045706    0.278916    0.841813    1.635411 v _2347_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                                         lf_inst.integrator[11] (net)
                      0.278920    0.000688    1.636098 v _1825_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005839    0.242792    0.214936    1.851034 ^ _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.242792    0.000118    1.851152 ^ _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004327    0.139779    0.112264    1.963416 v _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.139779    0.000089    1.963505 v _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                              1.963505   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000519    0.793598 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  0.250000    1.043598   clock uncertainty
                                  0.000000    1.043598   clock reconvergence pessimism
                                  0.097258    1.140856   library hold time
                                              1.140856   data required time
---------------------------------------------------------------------------------------------
                                              1.140856   data required time
                                             -1.963505   data arrival time
---------------------------------------------------------------------------------------------
                                              0.822649   slack (MET)


Startpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000464    0.789008 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019128    0.234290    0.759163    1.548172 v _2355_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[19] (net)
                      0.234290    0.000139    1.548311 v _1893_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006305    0.255681    0.275008    1.823319 ^ _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.255681    0.000083    1.823403 ^ _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003733    0.142634    0.128024    1.951427 v _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.142634    0.000069    1.951496 v _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.951496   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004199    0.485210 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334    0.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000464    0.789008 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039008   clock uncertainty
                                  0.000000    1.039008   clock reconvergence pessimism
                                  0.084960    1.123968   library hold time
                                              1.123968   data required time
---------------------------------------------------------------------------------------------
                                              1.123968   data required time
                                             -1.951496   data arrival time
---------------------------------------------------------------------------------------------
                                              0.827528   slack (MET)


Startpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001758    0.800925 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.020539    0.246684    0.770556    1.571481 v _2341_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[2] (net)
                      0.246684    0.000326    1.571807 v _1201_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004460    0.249426    0.210883    1.782690 ^ _1201_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0616_ (net)
                      0.249426    0.000045    1.782735 ^ _1202_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003242    0.191451    0.170607    1.953342 v _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.191451    0.000035    1.953376 v _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.953376   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001758    0.800925 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050925   clock uncertainty
                                  0.000000    1.050925   clock reconvergence pessimism
                                  0.073673    1.124598   library hold time
                                              1.124598   data required time
---------------------------------------------------------------------------------------------
                                              1.124598   data required time
                                             -1.953376   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828778   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000679    0.787683 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023111    0.269096    0.783052    1.570735 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.269096    0.000266    1.571001 v _2205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005908    0.189377    0.180069    1.751070 ^ _2205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0519_ (net)
                      0.189377    0.000122    1.751192 ^ _2206_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003894    0.217269    0.181240    1.932432 v _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.217269    0.000047    1.932479 v _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.932479   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000679    0.787683 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.037683   clock uncertainty
                                  0.000000    1.037683   clock reconvergence pessimism
                                  0.062964    1.100647   library hold time
                                              1.100647   data required time
---------------------------------------------------------------------------------------------
                                              1.100647   data required time
                                             -1.932479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.831832   slack (MET)


Startpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000833    0.791010 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027549    0.308019    0.810756    1.601767 v _2354_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[18] (net)
                      0.308020    0.000365    1.602132 v _1887_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005971    0.197163    0.191666    1.793798 ^ _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.197163    0.000128    1.793926 ^ _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004245    0.191028    0.153330    1.947256 v _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.191028    0.000082    1.947338 v _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.947338   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000833    0.791010 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041010   clock uncertainty
                                  0.000000    1.041010   clock reconvergence pessimism
                                  0.071479    1.112490   library hold time
                                              1.112490   data required time
---------------------------------------------------------------------------------------------
                                              1.112490   data required time
                                             -1.947338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.834848   slack (MET)


Startpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000554    0.791226 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011478    0.170223    0.708158    1.499385 v _2330_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.fb_sync[2] (net)
                      0.170223    0.000139    1.499523 v _1199_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.005844    0.356452    0.266309    1.765832 ^ _1199_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0615_ (net)
                      0.356452    0.000070    1.765902 ^ _1200_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003554    0.221189    0.181797    1.947700 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.221189    0.000039    1.947739 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.947739   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000257    0.790929 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040929   clock uncertainty
                                  0.000000    1.040929   clock reconvergence pessimism
                                  0.062622    1.103551   library hold time
                                              1.103551   data required time
---------------------------------------------------------------------------------------------
                                              1.103551   data required time
                                             -1.947739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844188   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000715    0.798604 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026349    0.297429    0.805504    1.604108 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.297431    0.000474    1.604582 v _2219_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005337    0.186417    0.181396    1.785978 ^ _2219_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0531_ (net)
                      0.186417    0.000059    1.786038 ^ _2220_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003561    0.210838    0.177439    1.963477 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.210838    0.000040    1.963516 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.963516   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000715    0.798604 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048604   clock uncertainty
                                  0.000000    1.048604   clock reconvergence pessimism
                                  0.067802    1.116406   library hold time
                                              1.116406   data required time
---------------------------------------------------------------------------------------------
                                              1.116406   data required time
                                             -1.963516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847111   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001165    0.798570 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027272    0.305554    0.811031    1.609601 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.305554    0.000170    1.609771 v _2249_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005616    0.191790    0.186848    1.796620 ^ _2249_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0557_ (net)
                      0.191790    0.000114    1.796734 ^ _2250_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003111    0.203448    0.173400    1.970134 v _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.203448    0.000033    1.970167 v _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.970167   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001165    0.798570 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048570   clock uncertainty
                                  0.000000    1.048570   clock reconvergence pessimism
                                  0.069890    1.118460   library hold time
                                              1.118460   data required time
---------------------------------------------------------------------------------------------
                                              1.118460   data required time
                                             -1.970167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.851706   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000726    0.792691 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027180    0.304802    0.808886    1.601577 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.304802    0.000178    1.601755 v _2039_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005296    0.187197    0.182934    1.784689 ^ _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.187197    0.000058    1.784747 ^ _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003489    0.209635    0.176780    1.961527 v _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.209635    0.000064    1.961591 v _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.961591   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000726    0.792691 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042691   clock uncertainty
                                  0.000000    1.042691   clock reconvergence pessimism
                                  0.066333    1.109024   library hold time
                                              1.109024   data required time
---------------------------------------------------------------------------------------------
                                              1.109024   data required time
                                             -1.961591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.852567   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000938    0.800106 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019374    0.236527    0.763354    1.563460 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.236527    0.000347    1.563806 v _1143_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.019965    0.367335    0.281093    1.844900 ^ _1143_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0560_ (net)
                      0.367336    0.000396    1.845296 ^ _2285_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005455    0.150149    0.145573    1.990869 v _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.150149    0.000120    1.990988 v _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.990988   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000938    0.800106 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050106   clock uncertainty
                                  0.000000    1.050106   clock reconvergence pessimism
                                  0.085563    1.135669   library hold time
                                              1.135669   data required time
---------------------------------------------------------------------------------------------
                                              1.135669   data required time
                                             -1.990988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.855320   slack (MET)


Startpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154042    0.000725    0.792128 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028687    0.318117    0.817941    1.610068 v _2327_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[8] (net)
                      0.318117    0.000275    1.610343 v _1773_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003753    0.115705    0.384089    1.994432 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.115705    0.000075    1.994506 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.994506   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154042    0.000725    0.792128 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042128   clock uncertainty
                                  0.000000    1.042128   clock reconvergence pessimism
                                  0.091777    1.133904   library hold time
                                              1.133904   data required time
---------------------------------------------------------------------------------------------
                                              1.133904   data required time
                                             -1.994506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860602   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000255    0.790928 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028370    0.315315    0.815755    1.606683 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.315315    0.000180    1.606863 v _2032_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004399    0.119849    0.388055    1.994918 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.119849    0.000092    1.995009 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.995009   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000255    0.790928 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040928   clock uncertainty
                                  0.000000    1.040928   clock reconvergence pessimism
                                  0.090537    1.131465   library hold time
                                              1.131465   data required time
---------------------------------------------------------------------------------------------
                                              1.131465   data required time
                                             -1.995009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.863544   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000682    0.791328 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033164    0.357848    0.844854    1.636182 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.357848    0.000395    1.636577 v _2073_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006072    0.258549    0.240752    1.877329 ^ _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.258549    0.000079    1.877407 ^ _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004445    0.143841    0.114125    1.991532 v _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.143841    0.000084    1.991616 v _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.991616   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000682    0.791328 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041328   clock uncertainty
                                  0.000000    1.041328   clock reconvergence pessimism
                                  0.084835    1.126163   library hold time
                                              1.126163   data required time
---------------------------------------------------------------------------------------------
                                              1.126163   data required time
                                             -1.991616   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865453   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000796    0.790279 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027213    0.305085    0.808593    1.598872 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.305086    0.000393    1.599266 v _2170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006808    0.208544    0.200588    1.799854 ^ _2170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0489_ (net)
                      0.208544    0.000155    1.800009 ^ _2171_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003074    0.205185    0.174923    1.974932 v _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.205185    0.000032    1.974964 v _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.974964   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000796    0.790279 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040279   clock uncertainty
                                  0.000000    1.040279   clock reconvergence pessimism
                                  0.067161    1.107440   library hold time
                                              1.107440   data required time
---------------------------------------------------------------------------------------------
                                              1.107440   data required time
                                             -1.974964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.867523   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001155    0.792558 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026589    0.299580    0.805135    1.597693 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.299580    0.000333    1.598027 v _2112_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006076    0.259082    0.259849    1.857876 ^ _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.259082    0.000124    1.857999 ^ _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003450    0.160860    0.134364    1.992363 v _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.160860    0.000038    1.992401 v _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.992401   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001155    0.792558 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042558   clock uncertainty
                                  0.000000    1.042558   clock reconvergence pessimism
                                  0.080266    1.122824   library hold time
                                              1.122824   data required time
---------------------------------------------------------------------------------------------
                                              1.122824   data required time
                                             -1.992401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869576   slack (MET)


Startpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164491    0.001392    0.800560 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.017838    0.223169    0.753152    1.553712 v _2336_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         unlock_timer[3] (net)
                      0.223169    0.000200    1.553912 v _1789_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006705    0.310255    0.291611    1.845523 ^ _1789_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0163_ (net)
                      0.310255    0.000148    1.845671 ^ _1790_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004586    0.174213    0.154363    2.000034 v _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.174213    0.000091    2.000125 v _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.000125   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164491    0.001392    0.800560 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050560   clock uncertainty
                                  0.000000    1.050560   clock reconvergence pessimism
                                  0.078635    1.129195   library hold time
                                              1.129195   data required time
---------------------------------------------------------------------------------------------
                                              1.129195   data required time
                                             -2.000125   data arrival time
---------------------------------------------------------------------------------------------
                                              0.870930   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000669    0.792634 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027605    0.308474    0.811181    1.603815 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.308476    0.000558    1.604373 v _2044_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006289    0.201670    0.195512    1.799885 ^ _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.201670    0.000132    1.800016 ^ _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003710    0.215592    0.180796    1.980812 v _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.215592    0.000072    1.980884 v _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.980884   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000669    0.792634 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042634   clock uncertainty
                                  0.000000    1.042634   clock reconvergence pessimism
                                  0.064618    1.107252   library hold time
                                              1.107252   data required time
---------------------------------------------------------------------------------------------
                                              1.107252   data required time
                                             -1.980884   data arrival time
---------------------------------------------------------------------------------------------
                                              0.873633   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154041    0.000344    0.791747 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027518    0.307762    0.810731    1.602478 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.307763    0.000370    1.602849 v _2096_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005579    0.191675    0.187028    1.789877 ^ _2096_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0425_ (net)
                      0.191675    0.000113    1.789990 ^ _2097_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004531    0.229153    0.188132    1.978122 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.229153    0.000091    1.978213 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.978213   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154041    0.000344    0.791747 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041747   clock uncertainty
                                  0.000000    1.041747   clock reconvergence pessimism
                                  0.060605    1.102352   library hold time
                                              1.102352   data required time
---------------------------------------------------------------------------------------------
                                              1.102352   data required time
                                             -1.978213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.875861   slack (MET)


Startpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000831    0.794529 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.028061    0.312517    0.814611    1.609140 v _2359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[23] (net)
                      0.312518    0.000465    1.609605 v _1930_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006103    0.199797    0.194479    1.804084 ^ _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.199797    0.000126    1.804209 ^ _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004378    0.224106    0.185631    1.989840 v _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.224106    0.000086    1.989926 v _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.989926   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000831    0.794529 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.044529   clock uncertainty
                                  0.000000    1.044529   clock reconvergence pessimism
                                  0.062778    1.107307   library hold time
                                              1.107307   data required time
---------------------------------------------------------------------------------------------
                                              1.107307   data required time
                                             -1.989926   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882619   slack (MET)


Startpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149729    0.000438    0.788763 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020345    0.245038    0.766387    1.555150 v _2293_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[6] (net)
                      0.245038    0.000222    1.555372 v _1233_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011492    0.477303    0.338149    1.893520 ^ _1233_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0639_ (net)
                      0.477303    0.000211    1.893731 ^ _1237_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003796    0.172232    0.126948    2.020679 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.172232    0.000045    2.020724 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.020724   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149729    0.000438    0.788763 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.038763   clock uncertainty
                                  0.000000    1.038763   clock reconvergence pessimism
                                  0.076078    1.114841   library hold time
                                              1.114841   data required time
---------------------------------------------------------------------------------------------
                                              1.114841   data required time
                                             -2.020724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905883   slack (MET)


Startpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000787    0.791460 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018247    0.226652    0.753499    1.544959 v _2287_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[0] (net)
                      0.226652    0.000246    1.545205 v _1205_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.023740    0.472732    0.348285    1.893490 ^ _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.472732    0.000438    1.893927 ^ _1211_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003794    0.189573    0.126858    2.020785 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.189573    0.000044    2.020830 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.020830   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000711    0.791384 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041384   clock uncertainty
                                  0.000000    1.041384   clock reconvergence pessimism
                                  0.071724    1.113108   library hold time
                                              1.113108   data required time
---------------------------------------------------------------------------------------------
                                              1.113108   data required time
                                             -2.020830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.907722   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001107    0.798512 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033113    0.357338    0.846584    1.645096 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.357338    0.000368    1.645464 v _2245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005698    0.202897    0.200635    1.846099 ^ _2245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0554_ (net)
                      0.202897    0.000117    1.846216 ^ _2246_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003944    0.219951    0.183388    2.029604 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.219951    0.000076    2.029680 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.029680   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001107    0.798512 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048512   clock uncertainty
                                  0.000000    1.048512   clock reconvergence pessimism
                                  0.065139    1.113651   library hold time
                                              1.113651   data required time
---------------------------------------------------------------------------------------------
                                              1.113651   data required time
                                             -2.029680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916029   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000656    0.791483 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016934    0.215553    0.744828    1.536311 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.215553    0.000271    1.536582 v _1194_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011540    0.390875    0.296473    1.833055 ^ _1194_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0611_ (net)
                      0.390875    0.000250    1.833305 ^ _1197_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004422    0.212658    0.190819    2.024124 v _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.212658    0.000090    2.024214 v _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.024214   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000656    0.791483 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041483   clock uncertainty
                                  0.000000    1.041483   clock reconvergence pessimism
                                  0.065227    1.106710   library hold time
                                              1.106710   data required time
---------------------------------------------------------------------------------------------
                                              1.106710   data required time
                                             -2.024214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.917504   slack (MET)


Startpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000561    0.791389 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006976    0.131590    0.676204    1.467593 v _2320_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[1] (net)
                      0.131590    0.000160    1.467753 v _1184_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.028277    0.500369    0.334783    1.802535 ^ _1184_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0601_ (net)
                      0.500369    0.000220    1.802755 ^ _1756_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009531    0.187212    0.230790    2.033545 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.187212    0.000182    2.033728 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.033728   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000561    0.791389 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041389   clock uncertainty
                                  0.000000    1.041389   clock reconvergence pessimism
                                  0.072553    1.113942   library hold time
                                              1.113942   data required time
---------------------------------------------------------------------------------------------
                                              1.113942   data required time
                                             -2.033728   data arrival time
---------------------------------------------------------------------------------------------
                                              0.919786   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.000957    0.792360 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014491    0.195212    0.728595    1.520955 v _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.195212    0.000163    1.521117 v _1278_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.012545    0.410339    0.392305    1.913422 ^ _1278_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0678_ (net)
                      0.410339    0.000233    1.913655 ^ _1282_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005288    0.176023    0.131312    2.044968 v _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.176023    0.000113    2.045081 v _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.045081   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.000957    0.792360 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042360   clock uncertainty
                                  0.000000    1.042360   clock reconvergence pessimism
                                  0.075901    1.118261   library hold time
                                              1.118261   data required time
---------------------------------------------------------------------------------------------
                                              1.118261   data required time
                                             -2.045081   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926820   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.000999    0.798404 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.034157    0.366601    0.852670    1.651074 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.366601    0.000342    1.651416 v _2229_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006274    0.212724    0.209771    1.861187 ^ _2229_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0540_ (net)
                      0.212724    0.000129    1.861316 ^ _2230_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003872    0.219957    0.183817    2.045133 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.219957    0.000077    2.045211 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.045211   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.000999    0.798404 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048404   clock uncertainty
                                  0.000000    1.048404   clock reconvergence pessimism
                                  0.065137    1.113541   library hold time
                                              1.113541   data required time
---------------------------------------------------------------------------------------------
                                              1.113541   data required time
                                             -2.045211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.931670   slack (MET)


Startpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000656    0.791483 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.016934    0.215553    0.744828    1.536311 v _2340_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         pfd_inst.state[1] (net)
                      0.215553    0.000247    1.536558 v _2002_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.006075    0.513934    0.360334    1.896892 ^ _2002_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0347_ (net)
                      0.513934    0.000082    1.896975 ^ _2003_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003664    0.179265    0.158459    2.055434 v _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.179265    0.000042    2.055476 v _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.055476   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000588    0.791416 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041416   clock uncertainty
                                  0.000000    1.041416   clock reconvergence pessimism
                                  0.074841    1.116257   library hold time
                                              1.116257   data required time
---------------------------------------------------------------------------------------------
                                              1.116257   data required time
                                             -2.055476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939219   slack (MET)


Startpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000347    0.790994 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019790    0.240210    0.763565    1.554559 v _2296_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[9] (net)
                      0.240210    0.000197    1.554756 v _1252_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.015656    0.613895    0.406024    1.960780 ^ _1252_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0655_ (net)
                      0.613895    0.000107    1.960887 ^ _1255_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004381    0.145754    0.138227    2.099114 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.145754    0.000090    2.099204 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.099204   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000347    0.790994 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040994   clock uncertainty
                                  0.000000    1.040994   clock reconvergence pessimism
                                  0.084287    1.125281   library hold time
                                              1.125281   data required time
---------------------------------------------------------------------------------------------
                                              1.125281   data required time
                                             -2.099204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.973923   slack (MET)


Startpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000342    0.791169 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010387    0.226762    0.793379    1.584549 ^ _2371_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.zero_error_count[0] (net)
                      0.226762    0.000111    1.584659 ^ fanout258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022547    0.407138    0.394568    1.979227 ^ fanout258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net258 (net)
                      0.407138    0.000322    1.979549 ^ _2015_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004014    0.131865    0.128856    2.108404 v _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.131865    0.000048    2.108453 v _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.108453   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000342    0.791169 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041169   clock uncertainty
                                  0.000000    1.041169   clock reconvergence pessimism
                                  0.087853    1.129022   library hold time
                                              1.129022   data required time
---------------------------------------------------------------------------------------------
                                              1.129022   data required time
                                             -2.108453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.979430   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001165    0.798570 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027272    0.305554    0.811031    1.609601 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.305555    0.000446    1.610047 v _1421_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.012355    0.502271    0.401835    2.011882 ^ _1421_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0802_ (net)
                      0.502271    0.000129    2.012011 ^ _1423_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004609    0.137209    0.122914    2.134925 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.137209    0.000091    2.135015 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.135015   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001010    0.798415 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048415   clock uncertainty
                                  0.000000    1.048415   clock reconvergence pessimism
                                  0.088586    1.137001   library hold time
                                              1.137001   data required time
---------------------------------------------------------------------------------------------
                                              1.137001   data required time
                                             -2.135015   data arrival time
---------------------------------------------------------------------------------------------
                                              0.998014   slack (MET)


Startpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000757    0.792721 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012621    0.179716    0.716192    1.508913 v _2289_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[2] (net)
                      0.179716    0.000135    1.509048 v _1213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.022344    0.791576    0.501581    2.010629 ^ _1213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0623_ (net)
                      0.791576    0.000349    2.010978 ^ _1216_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003730    0.162400    0.122598    2.133576 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.162400    0.000043    2.133618 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.133618   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000757    0.792721 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042721   clock uncertainty
                                  0.000000    1.042721   clock reconvergence pessimism
                                  0.079931    1.122652   library hold time
                                              1.122652   data required time
---------------------------------------------------------------------------------------------
                                              1.122652   data required time
                                             -2.133618   data arrival time
---------------------------------------------------------------------------------------------
                                              1.010966   slack (MET)


Startpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001114    0.790480 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020257    0.244283    0.766478    1.556957 v _2301_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[14] (net)
                      0.244283    0.000176    1.557133 v _1290_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.016522    0.639917    0.421470    1.978603 ^ _1290_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0688_ (net)
                      0.639917    0.000144    1.978747 ^ _1297_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005410    0.171575    0.152727    2.131474 v _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.171575    0.000121    2.131595 v _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.131595   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001114    0.790480 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040480   clock uncertainty
                                  0.000000    1.040480   clock reconvergence pessimism
                                  0.076885    1.117365   library hold time
                                              1.117365   data required time
---------------------------------------------------------------------------------------------
                                              1.117365   data required time
                                             -2.131595   data arrival time
---------------------------------------------------------------------------------------------
                                              1.014231   slack (MET)


Startpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000943    0.790426 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.021300    0.253331    0.772753    1.563179 v _2308_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[21] (net)
                      0.253331    0.000229    1.563408 v _1346_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017105    0.657459    0.433552    1.996960 ^ _1346_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0737_ (net)
                      0.657459    0.000134    1.997094 ^ _1349_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005384    0.173680    0.152082    2.149176 v _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.173680    0.000118    2.149294 v _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.149294   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000943    0.790426 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040426   clock uncertainty
                                  0.000000    1.040426   clock reconvergence pessimism
                                  0.076231    1.116657   library hold time
                                              1.116657   data required time
---------------------------------------------------------------------------------------------
                                              1.116657   data required time
                                             -2.149294   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032637   slack (MET)


Startpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000655    0.791482 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.037264    0.644240    1.038321    1.829803 ^ _2348_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[12] (net)
                      0.644242    0.000683    1.830486 ^ _1833_/C2 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.007611    0.182538    0.201763    2.032249 v _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.182538    0.000186    2.032435 v _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002879    0.114355    0.103489    2.135923 ^ _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.114355    0.000029    2.135952 ^ _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.135952   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000655    0.791482 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041482   clock uncertainty
                                  0.000000    1.041482   clock reconvergence pessimism
                                  0.053534    1.095016   library hold time
                                              1.095016   data required time
---------------------------------------------------------------------------------------------
                                              1.095016   data required time
                                             -2.135952   data arrival time
---------------------------------------------------------------------------------------------
                                              1.040936   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000905    0.791083 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004724    0.112335    0.658236    1.449319 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.112335    0.000056    1.449374 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015823    0.280740    0.312548    1.761922 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.280741    0.000309    1.762231 v _2157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007384    0.213133    0.200140    1.962372 ^ _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.213133    0.000171    1.962543 ^ _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003836    0.219375    0.183495    2.146037 v _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.219375    0.000045    2.146082 v _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.146082   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000905    0.791083 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041083   clock uncertainty
                                  0.000000    1.041083   clock reconvergence pessimism
                                  0.063319    1.104401   library hold time
                                              1.104401   data required time
---------------------------------------------------------------------------------------------
                                              1.104401   data required time
                                             -2.146082   data arrival time
---------------------------------------------------------------------------------------------
                                              1.041681   slack (MET)


Startpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.000957    0.792360 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014491    0.288710    0.830923    1.623283 ^ _2299_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[12] (net)
                      0.288710    0.000221    1.623504 ^ _1277_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011382    0.242958    0.193142    1.816645 v _1277_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0677_ (net)
                      0.242958    0.000099    1.816744 v _1285_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011979    0.279286    0.235380    2.052124 ^ _1285_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0684_ (net)
                      0.279286    0.000245    2.052370 ^ _1287_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004631    0.151022    0.123102    2.175471 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.151022    0.000094    2.175565 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.175565   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001115    0.792517 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042517   clock uncertainty
                                  0.000000    1.042517   clock reconvergence pessimism
                                  0.083098    1.125616   library hold time
                                              1.125616   data required time
---------------------------------------------------------------------------------------------
                                              1.125616   data required time
                                             -2.175565   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049950   slack (MET)


Startpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000583    0.791230 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020643    0.247567    0.768633    1.559863 v _2295_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[8] (net)
                      0.247567    0.000447    1.560310 v _1247_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.022857    0.806545    0.527442    2.087752 ^ _1247_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0651_ (net)
                      0.806545    0.000457    2.088209 ^ _1250_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003856    0.175688    0.099782    2.187991 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.175688    0.000045    2.188036 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.188036   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000583    0.791230 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041230   clock uncertainty
                                  0.000000    1.041230   clock reconvergence pessimism
                                  0.075670    1.116900   library hold time
                                              1.116900   data required time
---------------------------------------------------------------------------------------------
                                              1.116900   data required time
                                             -2.188036   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071136   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000777    0.792741 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014098    0.191964    0.726094    1.518836 v _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.191964    0.000167    1.519002 v _1217_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.010307    0.246364    0.203494    1.722496 ^ _1217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0626_ (net)
                      0.246364    0.000236    1.722732 ^ _1224_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.028914    0.242894    0.202586    1.925318 v _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.242894    0.000546    1.925864 v _1226_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004199    0.234786    0.244781    2.170645 ^ _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.234786    0.000052    2.170696 ^ _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.170696   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000743    0.792708 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042708   clock uncertainty
                                  0.000000    1.042708   clock reconvergence pessimism
                                  0.047458    1.090165   library hold time
                                              1.090165   data required time
---------------------------------------------------------------------------------------------
                                              1.090165   data required time
                                             -2.170696   data arrival time
---------------------------------------------------------------------------------------------
                                              1.080531   slack (MET)


Startpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000777    0.792741 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014098    0.282801    0.827471    1.620212 ^ _2290_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[3] (net)
                      0.282801    0.000137    1.620349 ^ _1218_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     3    0.021692    0.391135    0.294639    1.914988 v _1218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0627_ (net)
                      0.391135    0.000137    1.915125 v _1221_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004211    0.235585    0.255981    2.171107 ^ _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.235585    0.000083    2.171190 ^ _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.171190   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000777    0.792741 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042741   clock uncertainty
                                  0.000000    1.042741   clock reconvergence pessimism
                                  0.047445    1.090186   library hold time
                                              1.090186   data required time
---------------------------------------------------------------------------------------------
                                              1.090186   data required time
                                             -2.171190   data arrival time
---------------------------------------------------------------------------------------------
                                              1.081004   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.000970    0.790335 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012855    0.181650    0.717328    1.507664 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.181650    0.000125    1.507789 v fanout250/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020918    0.355293    0.377832    1.885621 v fanout250/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net250 (net)
                      0.355293    0.000139    1.885760 v _2130_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004953    0.236550    0.224241    2.110001 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.236550    0.000051    2.110052 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003693    0.131059    0.105817    2.215870 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.131059    0.000042    2.215911 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.215911   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.000970    0.790335 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040335   clock uncertainty
                                  0.000000    1.040335   clock reconvergence pessimism
                                  0.087877    1.128212   library hold time
                                              1.128212   data required time
---------------------------------------------------------------------------------------------
                                              1.128212   data required time
                                             -2.215911   data arrival time
---------------------------------------------------------------------------------------------
                                              1.087699   slack (MET)


Startpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152417    0.000510    0.789993 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014382    0.287071    0.829594    1.619587 ^ _2307_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[20] (net)
                      0.287071    0.000171    1.619758 ^ _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     4    0.022572    0.403096    0.302966    1.922724 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0730_ (net)
                      0.403096    0.000298    1.923023 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003826    0.231587    0.252623    2.175645 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.231587    0.000045    2.175690 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.175690   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152417    0.000510    0.789993 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039993   clock uncertainty
                                  0.000000    1.039993   clock reconvergence pessimism
                                  0.047120    1.087113   library hold time
                                              1.087113   data required time
---------------------------------------------------------------------------------------------
                                              1.087113   data required time
                                             -2.175690   data arrival time
---------------------------------------------------------------------------------------------
                                              1.088577   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000861    0.794559 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013727    0.277134    0.824673    1.619232 ^ _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.277134    0.000210    1.619442 ^ _1366_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005457    0.175272    0.142375    1.761817 v _1366_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0754_ (net)
                      0.175272    0.000060    1.761878 v _1367_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     3    0.027284    0.484969    0.338265    2.100142 ^ _1367_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                                                         _0755_ (net)
                      0.484969    0.000324    2.100466 ^ _1377_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003704    0.131908    0.125734    2.226200 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.131908    0.000068    2.226268 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.226268   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000861    0.794559 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.044559   clock uncertainty
                                  0.000000    1.044559   clock reconvergence pessimism
                                  0.088673    1.133233   library hold time
                                              1.133233   data required time
---------------------------------------------------------------------------------------------
                                              1.133233   data required time
                                             -2.226268   data arrival time
---------------------------------------------------------------------------------------------
                                              1.093036   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000512    0.793591 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010429    0.161531    0.701879    1.495469 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.161531    0.000210    1.495679 v fanout253/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026801    0.303944    0.406665    1.902344 v fanout253/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net253 (net)
                      0.303945    0.000319    1.902663 v _2101_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006151    0.251885    0.226579    2.129242 ^ _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.251885    0.000132    2.129374 ^ _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003155    0.127256    0.101122    2.230496 v _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.127256    0.000033    2.230529 v _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.230529   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000512    0.793591 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.043591   clock uncertainty
                                  0.000000    1.043591   clock reconvergence pessimism
                                  0.089590    1.133181   library hold time
                                              1.133181   data required time
---------------------------------------------------------------------------------------------
                                              1.133181   data required time
                                             -2.230529   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097348   slack (MET)


Startpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000723    0.787728 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019330    0.236138    0.759889    1.547617 v _2313_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[26] (net)
                      0.236138    0.000363    1.547980 v _1386_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.008395    0.389199    0.284645    1.832624 ^ _1386_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0772_ (net)
                      0.389199    0.000098    1.832723 ^ _1391_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005607    0.201168    0.152141    1.984863 v _1391_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0777_ (net)
                      0.201168    0.000069    1.984933 v _1392_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004080    0.243626    0.196935    2.181868 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.243626    0.000076    2.181944 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.181944   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000723    0.787728 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.037727   clock uncertainty
                                  0.000000    1.037727   clock reconvergence pessimism
                                  0.046309    1.084036   library hold time
                                              1.084036   data required time
---------------------------------------------------------------------------------------------
                                              1.084036   data required time
                                             -2.181944   data arrival time
---------------------------------------------------------------------------------------------
                                              1.097908   slack (MET)


Startpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000554    0.791201 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014870    0.294428    0.834058    1.625259 ^ _2297_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[10] (net)
                      0.294428    0.000164    1.625422 ^ _1257_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.010508    0.239904    0.197003    1.822426 v _1257_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0659_ (net)
                      0.239904    0.000080    1.822506 v _1258_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.016969    0.322654    0.254353    2.076859 ^ _1258_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0660_ (net)
                      0.322654    0.000146    2.077005 ^ _1264_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004960    0.174753    0.138449    2.215454 v _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.174753    0.000101    2.215555 v _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.215555   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000554    0.791201 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041201   clock uncertainty
                                  0.000000    1.041201   clock reconvergence pessimism
                                  0.075939    1.117140   library hold time
                                              1.117140   data required time
---------------------------------------------------------------------------------------------
                                              1.117140   data required time
                                             -2.215555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.098415   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001126    0.790608 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020110    0.243005    0.765528    1.556136 v _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.243005    0.000223    1.556359 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     4    0.022750    0.827436    0.524761    2.081120 ^ _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0741_ (net)
                      0.827436    0.000193    2.081313 ^ _1358_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004434    0.180241    0.134065    2.215379 v _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.180241    0.000082    2.215461 v _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.215461   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001126    0.790608 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040609   clock uncertainty
                                  0.000000    1.040609   clock reconvergence pessimism
                                  0.074343    1.114951   library hold time
                                              1.114951   data required time
---------------------------------------------------------------------------------------------
                                              1.114951   data required time
                                             -2.215461   data arrival time
---------------------------------------------------------------------------------------------
                                              1.100510   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153562    0.000517    0.790695 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024777    0.283658    0.794056    1.584751 v _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.283659    0.000412    1.585163 v _1334_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008120    0.323926    0.288620    1.873783 ^ _1334_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0727_ (net)
                      0.323926    0.000089    1.873872 ^ _1335_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005968    0.192442    0.153763    2.027635 v _1335_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0728_ (net)
                      0.192442    0.000129    2.027764 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003112    0.218501    0.178898    2.206662 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.218501    0.000031    2.206693 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.206693   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153562    0.000655    0.790833 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040833   clock uncertainty
                                  0.000000    1.040833   clock reconvergence pessimism
                                  0.047538    1.088370   library hold time
                                              1.088370   data required time
---------------------------------------------------------------------------------------------
                                              1.088370   data required time
                                             -2.206693   data arrival time
---------------------------------------------------------------------------------------------
                                              1.118323   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000695    0.789019 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012033    0.174846    0.711214    1.500234 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.174846    0.000189    1.500422 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028716    0.320868    0.422557    1.922979 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.320868    0.000247    1.923226 v _2056_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005055    0.232570    0.216581    2.139808 ^ _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.232570    0.000054    2.139861 ^ _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003688    0.130311    0.105612    2.245473 v _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.130311    0.000043    2.245515 v _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.245515   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000695    0.789019 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039019   clock uncertainty
                                  0.000000    1.039019   clock reconvergence pessimism
                                  0.087449    1.126469   library hold time
                                              1.126469   data required time
---------------------------------------------------------------------------------------------
                                              1.126469   data required time
                                             -2.245515   data arrival time
---------------------------------------------------------------------------------------------
                                              1.119047   slack (MET)


Startpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.001083    0.798972 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014741    0.292509    0.835119    1.634091 ^ _2315_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[28] (net)
                      0.292509    0.000167    1.634258 ^ _1401_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.014245    0.286360    0.229218    1.863476 v _1401_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0785_ (net)
                      0.286360    0.000177    1.863653 v _1406_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005626    0.311100    0.254266    2.117919 ^ _1406_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0790_ (net)
                      0.311100    0.000114    2.118033 ^ _1407_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002935    0.164966    0.136025    2.254058 v _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.164966    0.000030    2.254088 v _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.254088   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.001083    0.798972 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048972   clock uncertainty
                                  0.000000    1.048972   clock reconvergence pessimism
                                  0.081009    1.129980   library hold time
                                              1.129980   data required time
---------------------------------------------------------------------------------------------
                                              1.129980   data required time
                                             -2.254088   data arrival time
---------------------------------------------------------------------------------------------
                                              1.124107   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.170263    0.708185    1.499648 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.170263    0.000113    1.499761 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022239    0.374985    0.387386    1.887147 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.374985    0.000344    1.887491 v _1777_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004066    0.118075    0.398396    2.285887 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.118075    0.000077    2.285964 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.285964   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041463   clock uncertainty
                                  0.000000    1.041463   clock reconvergence pessimism
                                  0.090955    1.132418   library hold time
                                              1.132418   data required time
---------------------------------------------------------------------------------------------
                                              1.132418   data required time
                                             -2.285964   data arrival time
---------------------------------------------------------------------------------------------
                                              1.153546   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000430    0.794128 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011420    0.169729    0.708717    1.502845 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.169729    0.000113    1.502957 v fanout245/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026549    0.301743    0.407714    1.910671 v fanout245/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net245 (net)
                      0.301743    0.000220    1.910892 v _2177_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005889    0.194913    0.188965    2.099857 ^ _2177_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0495_ (net)
                      0.194913    0.000120    2.099977 ^ _2178_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002991    0.201732    0.172510    2.272487 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.201732    0.000030    2.272517 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.272517   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000430    0.794128 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.044128   clock uncertainty
                                  0.000000    1.044128   clock reconvergence pessimism
                                  0.069219    1.113347   library hold time
                                              1.113347   data required time
---------------------------------------------------------------------------------------------
                                              1.113347   data required time
                                             -2.272517   data arrival time
---------------------------------------------------------------------------------------------
                                              1.159171   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000450    0.798338 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012035    0.174857    0.714023    1.512362 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.174857    0.000168    1.512529 v fanout243/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025277    0.290628    0.401725    1.914254 v fanout243/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net243 (net)
                      0.290629    0.000292    1.914546 v _2213_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006328    0.199121    0.190911    2.105457 ^ _2213_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0526_ (net)
                      0.199121    0.000135    2.105592 ^ _2214_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003118    0.204618    0.174307    2.279899 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.204618    0.000031    2.279931 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.279931   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000450    0.798338 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048338   clock uncertainty
                                  0.000000    1.048338   clock reconvergence pessimism
                                  0.069593    1.117931   library hold time
                                              1.117931   data required time
---------------------------------------------------------------------------------------------
                                              1.117931   data required time
                                             -2.279931   data arrival time
---------------------------------------------------------------------------------------------
                                              1.161999   slack (MET)


Startpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000702    0.793780 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011093    0.167041    0.706382    1.500163 v _2346_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[10] (net)
                      0.167041    0.000131    1.500293 v fanout284/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023881    0.399523    0.401881    1.902174 v fanout284/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net284 (net)
                      0.399523    0.000216    1.902390 v _1817_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005381    0.207034    0.206181    2.108571 ^ _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.207034    0.000109    2.108680 ^ _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005400    0.212945    0.167953    2.276633 v _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.212945    0.000119    2.276752 v _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.276752   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000702    0.793780 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.043780   clock uncertainty
                                  0.000000    1.043780   clock reconvergence pessimism
                                  0.065814    1.109595   library hold time
                                              1.109595   data required time
---------------------------------------------------------------------------------------------
                                              1.109595   data required time
                                             -2.276752   data arrival time
---------------------------------------------------------------------------------------------
                                              1.167158   slack (MET)


Startpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000696    0.791342 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.018411    0.347932    0.866399    1.657742 ^ _2294_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[7] (net)
                      0.347932    0.000179    1.657920 ^ _1239_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.016206    0.318430    0.255548    1.913469 v _1239_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0644_ (net)
                      0.318430    0.000170    1.913639 v _1241_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006537    0.317196    0.262993    2.176632 ^ _1241_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0646_ (net)
                      0.317196    0.000143    2.176775 ^ _1244_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003765    0.142349    0.118460    2.295235 v _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.142349    0.000045    2.295280 v _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.295280   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000696    0.791342 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041342   clock uncertainty
                                  0.000000    1.041342   clock reconvergence pessimism
                                  0.085187    1.126529   library hold time
                                              1.126529   data required time
---------------------------------------------------------------------------------------------
                                              1.126529   data required time
                                             -2.295280   data arrival time
---------------------------------------------------------------------------------------------
                                              1.168751   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000688    0.798576 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018243    0.226608    0.755603    1.554179 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.226608    0.000148    1.554327 v _1408_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     2    0.014574    0.554523    0.367794    1.922122 ^ _1408_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0791_ (net)
                      0.554523    0.000141    1.922263 ^ _1416_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003792    0.161262    0.131900    2.054163 v _1416_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0798_ (net)
                      0.161262    0.000042    2.054205 v _1419_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004750    0.113438    0.259000    2.313205 v _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.113438    0.000098    2.313303 v _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.313303   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001012    0.798417 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048417   clock uncertainty
                                  0.000000    1.048417   clock reconvergence pessimism
                                  0.094103    1.142520   library hold time
                                              1.142520   data required time
---------------------------------------------------------------------------------------------
                                              1.142520   data required time
                                             -2.313303   data arrival time
---------------------------------------------------------------------------------------------
                                              1.170783   slack (MET)


Startpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154042    0.000862    0.792265 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.019602    0.365995    0.877558    1.669823 ^ _2298_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[11] (net)
                      0.365995    0.000165    1.669988 ^ _1266_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.014064    0.287791    0.239221    1.909209 v _1266_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0667_ (net)
                      0.287791    0.000179    1.909388 v _1268_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005779    0.315162    0.257190    2.166578 ^ _1268_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0669_ (net)
                      0.315162    0.000119    2.166697 ^ _1269_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002921    0.165824    0.136398    2.303095 v _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.165824    0.000029    2.303124 v _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.303124   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154042    0.000862    0.792265 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042265   clock uncertainty
                                  0.000000    1.042265   clock reconvergence pessimism
                                  0.078837    1.121102   library hold time
                                              1.121102   data required time
---------------------------------------------------------------------------------------------
                                              1.121102   data required time
                                             -2.303124   data arrival time
---------------------------------------------------------------------------------------------
                                              1.182022   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001056    0.790421 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011514    0.170514    0.708363    1.498783 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.170514    0.000079    1.498862 v fanout251/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027067    0.306277    0.411022    1.909885 v fanout251/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net251 (net)
                      0.306279    0.000453    1.910337 v _2126_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007206    0.214741    0.205571    2.115909 ^ _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.214741    0.000169    2.116078 ^ _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003274    0.207544    0.177738    2.293816 v _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.207544    0.000034    2.293849 v _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.293849   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001056    0.790421 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040421   clock uncertainty
                                  0.000000    1.040421   clock reconvergence pessimism
                                  0.066530    1.106951   library hold time
                                              1.106951   data required time
---------------------------------------------------------------------------------------------
                                              1.106951   data required time
                                             -2.293849   data arrival time
---------------------------------------------------------------------------------------------
                                              1.186898   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001147    0.792549 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012203    0.176250    0.713241    1.505790 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.176250    0.000193    1.505983 v fanout252/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026913    0.304958    0.411958    1.917941 v fanout252/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net252 (net)
                      0.304958    0.000272    1.918213 v _2119_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006321    0.201504    0.194904    2.113117 ^ _2119_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0445_ (net)
                      0.201504    0.000086    2.113203 ^ _2120_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004167    0.223799    0.185562    2.298766 v _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.223799    0.000051    2.298816 v _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.298816   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001147    0.792549 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.042549   clock uncertainty
                                  0.000000    1.042549   clock reconvergence pessimism
                                  0.062147    1.104696   library hold time
                                              1.104696   data required time
---------------------------------------------------------------------------------------------
                                              1.104696   data required time
                                             -2.298816   data arrival time
---------------------------------------------------------------------------------------------
                                              1.194120   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000655    0.794352 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012185    0.176091    0.713804    1.508156 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.176091    0.000187    1.508343 v fanout244/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026710    0.303167    0.410660    1.919003 v fanout244/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net244 (net)
                      0.303167    0.000267    1.919270 v _2183_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007309    0.215780    0.205867    2.125137 ^ _2183_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0500_ (net)
                      0.215780    0.000166    2.125304 ^ _2184_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003421    0.212367    0.179409    2.304713 v _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.212367    0.000063    2.304776 v _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.304776   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000655    0.794352 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.044352   clock uncertainty
                                  0.000000    1.044352   clock reconvergence pessimism
                                  0.066157    1.110510   library hold time
                                              1.110510   data required time
---------------------------------------------------------------------------------------------
                                              1.110510   data required time
                                             -2.304776   data arrival time
---------------------------------------------------------------------------------------------
                                              1.194266   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000690    0.791336 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011056    0.166714    0.705238    1.496574 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.166714    0.000166    1.496740 v fanout254/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026998    0.305658    0.409390    1.906130 v fanout254/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net254 (net)
                      0.305660    0.000428    1.906558 v _2088_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006920    0.210319    0.202059    2.108617 ^ _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.210319    0.000153    2.108770 ^ _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004453    0.230046    0.189649    2.298419 v _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.230046    0.000087    2.298506 v _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.298506   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000690    0.791336 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041336   clock uncertainty
                                  0.000000    1.041336   clock reconvergence pessimism
                                  0.060021    1.101357   library hold time
                                              1.101357   data required time
---------------------------------------------------------------------------------------------
                                              1.101357   data required time
                                             -2.298506   data arrival time
---------------------------------------------------------------------------------------------
                                              1.197148   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001016    0.791193 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011904    0.173773    0.711128    1.502322 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.173773    0.000186    1.502508 v fanout249/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031679    0.347078    0.440098    1.942606 v fanout249/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net249 (net)
                      0.347079    0.000413    1.943020 v _2146_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005744    0.201457    0.198880    2.141899 ^ _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.201457    0.000116    2.142015 ^ _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003648    0.214455    0.180124    2.322140 v _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.214455    0.000042    2.322182 v _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.322182   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001016    0.791193 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041193   clock uncertainty
                                  0.000000    1.041193   clock reconvergence pessimism
                                  0.064735    1.105929   library hold time
                                              1.105929   data required time
---------------------------------------------------------------------------------------------
                                              1.105929   data required time
                                             -2.322182   data arrival time
---------------------------------------------------------------------------------------------
                                              1.216253   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001061    0.791239 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014214    0.192900    0.726578    1.517817 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.192900    0.000276    1.518093 v _1305_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011621    0.268286    0.217040    1.735133 ^ _1305_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0701_ (net)
                      0.268286    0.000115    1.735247 ^ _1317_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009500    0.198180    0.172340    1.907587 v _1317_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0712_ (net)
                      0.198180    0.000220    1.907807 v _1318_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007049    0.311032    0.306582    2.214389 ^ _1318_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0713_ (net)
                      0.311032    0.000159    2.214548 ^ _1319_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002956    0.118101    0.136251    2.350799 v _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.118101    0.000030    2.350828 v _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.350828   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152642    0.000361    0.789726 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.039726   clock uncertainty
                                  0.000000    1.039726   clock reconvergence pessimism
                                  0.090929    1.130655   library hold time
                                              1.130655   data required time
---------------------------------------------------------------------------------------------
                                              1.130655   data required time
                                             -2.350828   data arrival time
---------------------------------------------------------------------------------------------
                                              1.220173   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000637    0.791283 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011205    0.167945    0.706234    1.497517 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.167945    0.000172    1.497689 v fanout255/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027920    0.313794    0.415392    1.913082 v fanout255/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net255 (net)
                      0.313796    0.000449    1.913530 v _2081_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008122    0.291043    0.289312    2.202842 ^ _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.291043    0.000197    2.203038 ^ _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003693    0.168863    0.139342    2.342380 v _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.168863    0.000069    2.342449 v _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.342449   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000637    0.791283 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041283   clock uncertainty
                                  0.000000    1.041283   clock reconvergence pessimism
                                  0.077635    1.118918   library hold time
                                              1.118918   data required time
---------------------------------------------------------------------------------------------
                                              1.118918   data required time
                                             -2.342449   data arrival time
---------------------------------------------------------------------------------------------
                                              1.223531   slack (MET)


Startpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000688    0.798576 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.018243    0.226608    0.755603    1.554179 v _2316_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[29] (net)
                      0.226609    0.000274    1.554453 v _1411_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.007065    0.237503    0.584681    2.139134 v _1411_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0794_ (net)
                      0.237503    0.000161    2.139295 v _1412_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003255    0.228350    0.189178    2.328474 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.228350    0.000035    2.328509 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.328509   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000688    0.798576 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048576   clock uncertainty
                                  0.000000    1.048576   clock reconvergence pessimism
                                  0.049118    1.097695   library hold time
                                              1.097695   data required time
---------------------------------------------------------------------------------------------
                                              1.097695   data required time
                                             -2.328509   data arrival time
---------------------------------------------------------------------------------------------
                                              1.230814   slack (MET)


Startpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000861    0.794559 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.013727    0.188880    0.724185    1.518744 v _2311_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[24] (net)
                      0.188880    0.000104    1.518849 v _1365_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012740    0.286447    0.227053    1.745902 ^ _1365_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0753_ (net)
                      0.286447    0.000235    1.746137 ^ _1381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.008839    0.196848    0.169011    1.915148 v _1381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0768_ (net)
                      0.196848    0.000117    1.915265 v _1382_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006548    0.336962    0.274617    2.189882 ^ _1382_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0769_ (net)
                      0.336962    0.000147    2.190029 ^ _1383_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004064    0.184315    0.151769    2.341798 v _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.184315    0.000051    2.341849 v _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.341849   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000724    0.787728 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.037728   clock uncertainty
                                  0.000000    1.037728   clock reconvergence pessimism
                                  0.072451    1.110179   library hold time
                                              1.110179   data required time
---------------------------------------------------------------------------------------------
                                              1.110179   data required time
                                             -2.341849   data arrival time
---------------------------------------------------------------------------------------------
                                              1.231671   slack (MET)


Startpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153562    0.000517    0.790695 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024777    0.447417    0.924581    1.715276 ^ _2305_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[18] (net)
                      0.447417    0.000187    1.715463 ^ _1322_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     2    0.010139    0.234850    0.208231    1.923695 v _1322_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0716_ (net)
                      0.234850    0.000131    1.923826 v _1329_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011663    0.394501    0.302085    2.225911 ^ _1329_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0723_ (net)
                      0.394501    0.000111    2.226022 ^ _1331_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004484    0.148500    0.130601    2.356623 v _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.148500    0.000086    2.356709 v _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.356709   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153562    0.000517    0.790695 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040695   clock uncertainty
                                  0.000000    1.040695   clock reconvergence pessimism
                                  0.083722    1.124417   library hold time
                                              1.124417   data required time
---------------------------------------------------------------------------------------------
                                              1.124417   data required time
                                             -2.356709   data arrival time
---------------------------------------------------------------------------------------------
                                              1.232292   slack (MET)


Startpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000653    0.788978 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.022321    0.262171    0.778304    1.567281 v _2292_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[5] (net)
                      0.262172    0.000383    1.567665 v _1229_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.005156    0.188418    0.572248    2.139912 v _1229_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0636_ (net)
                      0.188418    0.000060    2.139971 v _1230_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003536    0.227485    0.185427    2.325399 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.227485    0.000039    2.325438 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.325438   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000653    0.788978 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.038978   clock uncertainty
                                  0.000000    1.038978   clock reconvergence pessimism
                                  0.046697    1.085675   library hold time
                                              1.085675   data required time
---------------------------------------------------------------------------------------------
                                              1.085675   data required time
                                             -2.325438   data arrival time
---------------------------------------------------------------------------------------------
                                              1.239763   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152643    0.000722    0.790088 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012162    0.175917    0.712691    1.502779 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.175917    0.000096    1.502875 v fanout246/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.032782    0.356872    0.447450    1.950325 v fanout246/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net246 (net)
                      0.356873    0.000457    1.950782 v _2162_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007385    0.296110    0.288628    2.239410 ^ _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.296110    0.000166    2.239576 ^ _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003604    0.147663    0.130050    2.369627 v _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.147663    0.000042    2.369668 v _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.369668   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152643    0.000722    0.790088 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040088   clock uncertainty
                                  0.000000    1.040088   clock reconvergence pessimism
                                  0.083769    1.123857   library hold time
                                              1.123857   data required time
---------------------------------------------------------------------------------------------
                                              1.123857   data required time
                                             -2.369668   data arrival time
---------------------------------------------------------------------------------------------
                                              1.245811   slack (MET)


Startpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153564    0.001174    0.791352 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.014818    0.197928    0.730688    1.522040 v _2302_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[15] (net)
                      0.197928    0.000230    1.522270 v _1300_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.016554    0.350263    0.268120    1.790390 ^ _1300_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0697_ (net)
                      0.350263    0.000203    1.790593 ^ _1301_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009761    0.223232    0.170619    1.961213 v _1301_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0698_ (net)
                      0.223232    0.000230    1.961443 v _1303_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.007035    0.350192    0.258458    2.219901 ^ _1303_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0700_ (net)
                      0.350192    0.000157    2.220058 ^ _1304_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003641    0.170917    0.147731    2.367789 v _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.170917    0.000043    2.367832 v _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.367832   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153564    0.001174    0.791352 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041352   clock uncertainty
                                  0.000000    1.041352   clock reconvergence pessimism
                                  0.077269    1.118621   library hold time
                                              1.118621   data required time
---------------------------------------------------------------------------------------------
                                              1.118621   data required time
                                             -2.367832   data arrival time
---------------------------------------------------------------------------------------------
                                              1.249211   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162938    0.000928    0.798332 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016564    0.212433    0.744287    1.542619 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.212433    0.000153    1.542773 v fanout242/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025316    0.421056    0.425948    1.968721 v fanout242/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net242 (net)
                      0.421056    0.000203    1.968924 v _2238_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006137    0.221910    0.220594    2.189517 ^ _2238_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0548_ (net)
                      0.221910    0.000131    2.189648 ^ _2239_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003206    0.209442    0.177851    2.367499 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.209442    0.000033    2.367532 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.367532   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162938    0.000928    0.798332 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048332   clock uncertainty
                                  0.000000    1.048332   clock reconvergence pessimism
                                  0.068164    1.116497   library hold time
                                              1.116497   data required time
---------------------------------------------------------------------------------------------
                                              1.116497   data required time
                                             -2.367532   data arrival time
---------------------------------------------------------------------------------------------
                                              1.251035   slack (MET)


Startpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.001072    0.798960 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011940    0.174068    0.713390    1.512350 v _2314_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[27] (net)
                      0.174068    0.000184    1.512533 v _1395_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.022219    0.445812    0.317672    1.830205 ^ _1395_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0780_ (net)
                      0.445812    0.000534    1.830739 ^ _1396_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009457    0.199076    0.171498    2.002237 v _1396_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0781_ (net)
                      0.199076    0.000218    2.002455 v _1398_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006058    0.321194    0.235114    2.237569 ^ _1398_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0783_ (net)
                      0.321194    0.000128    2.237697 ^ _1399_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003398    0.172814    0.142601    2.380298 v _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.172814    0.000037    2.380335 v _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.380335   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.001072    0.798960 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.048960   clock uncertainty
                                  0.000000    1.048960   clock reconvergence pessimism
                                  0.078749    1.127709   library hold time
                                              1.127709   data required time
---------------------------------------------------------------------------------------------
                                              1.127709   data required time
                                             -2.380335   data arrival time
---------------------------------------------------------------------------------------------
                                              1.252625   slack (MET)


Startpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001126    0.790608 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.020110    0.374005    0.881858    1.672466 ^ _2309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[22] (net)
                      0.374005    0.000185    1.672651 ^ _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005387    0.186793    0.140574    1.813225 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0740_ (net)
                      0.186793    0.000058    1.813283 v _1362_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009571    0.233438    0.194562    2.007845 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.233438    0.000225    2.008070 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004250    0.158048    0.150679    2.158749 v _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.158048    0.000083    2.158832 v _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003217    0.101357    0.262616    2.421448 v _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.101357    0.000034    2.421482 v _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.421482   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001112    0.790595 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.040595   clock uncertainty
                                  0.000000    1.040595   clock reconvergence pessimism
                                  0.094829    1.135424   library hold time
                                              1.135424   data required time
---------------------------------------------------------------------------------------------
                                              1.135424   data required time
                                             -2.421482   data arrival time
---------------------------------------------------------------------------------------------
                                              1.286058   slack (MET)


Startpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001061    0.791239 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.014214    0.192900    0.726578    1.517817 v _2303_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         dco_inst.accumulator[16] (net)
                      0.192900    0.000275    1.518092 v _1306_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.011227    0.469744    0.319180    1.837272 ^ _1306_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0702_ (net)
                      0.469744    0.000187    1.837460 ^ fanout233/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.021262    0.387637    0.418662    2.256121 ^ fanout233/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net233 (net)
                      0.387637    0.000150    2.256271 ^ _1314_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005745    0.182085    0.149478    2.405749 v _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.182085    0.000124    2.405873 v _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.405873   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001061    0.791239 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041239   clock uncertainty
                                  0.000000    1.041239   clock reconvergence pessimism
                                  0.074054    1.115293   library hold time
                                              1.115293   data required time
---------------------------------------------------------------------------------------------
                                              1.115293   data required time
                                             -2.405873   data arrival time
---------------------------------------------------------------------------------------------
                                              1.290580   slack (MET)


Startpoint: ref_clk (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.005995    0.084880    0.036515    4.836515 v ref_clk (in)
                                                         ref_clk (net)
                      0.084880    0.000000    4.836515 v input65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.003304    0.104523    0.183928    5.020444 v input65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net65 (net)
                      0.104523    0.000033    5.020477 v _1796_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003704    0.108701    0.251057    5.271534 v _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.108701    0.000043    5.271577 v _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.271577   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152741    0.000878    0.791551 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.041551   clock uncertainty
                                  0.000000    1.041551   clock reconvergence pessimism
                                  0.093163    1.134714   library hold time
                                              1.134714   data required time
---------------------------------------------------------------------------------------------
                                              1.134714   data required time
                                             -5.271577   data arrival time
---------------------------------------------------------------------------------------------
                                              4.136863   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306992    0.000702    6.335127 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.377349    0.421068    6.756195 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.377354    0.000775    6.756970 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.756970   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000946    0.800113 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050113   clock uncertainty
                                  0.000000    1.050113   clock reconvergence pessimism
                                  0.018974    1.069087   library hold time
                                              1.069087   data required time
---------------------------------------------------------------------------------------------
                                              1.069087   data required time
                                             -6.756970   data arrival time
---------------------------------------------------------------------------------------------
                                              5.687882   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306987    0.000194    6.334619 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.374160    0.419283    6.753902 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.374160    0.000369    6.754272 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.324564    0.487818    7.242090 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.324568    0.000687    7.242778 v _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003287    0.103900    0.296029    7.538806 v _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.103900    0.000036    7.538842 v _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.538842   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164493    0.001626    0.800794 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.250000    1.050794   clock uncertainty
                                  0.000000    1.050794   clock reconvergence pessimism
                                  0.096625    1.147418   library hold time
                                              1.147418   data required time
---------------------------------------------------------------------------------------------
                                              1.147418   data required time
                                             -7.538842   data arrival time
---------------------------------------------------------------------------------------------
                                              6.391424   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000512    0.793591 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010429    0.161531    0.701879    1.495469 v _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.161531    0.000220    1.495689 v output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074267    0.341251    0.427947    1.923636 v output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.341262    0.001066    1.924703 v debug_dco_word[11] (out)
                                              1.924703   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.924703   data arrival time
---------------------------------------------------------------------------------------------
                                              6.474703   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000690    0.791336 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011056    0.166714    0.705238    1.496574 v _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.166714    0.000229    1.496803 v output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074326    0.341457    0.429516    1.926319 v output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.341468    0.001087    1.927406 v debug_dco_word[9] (out)
                                              1.927406   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.927406   data arrival time
---------------------------------------------------------------------------------------------
                                              6.477407   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000637    0.791283 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011205    0.167945    0.706234    1.497517 v _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.167945    0.000237    1.497755 v output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074242    0.341193    0.429657    1.927412 v output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.341203    0.001059    1.928471 v debug_dco_word[8] (out)
                                              1.928471   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.928471   data arrival time
---------------------------------------------------------------------------------------------
                                              6.478471   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001056    0.790421 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011514    0.170514    0.708363    1.498783 v _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.170514    0.000216    1.499000 v output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074812    0.343087    0.431723    1.930722 v output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.343101    0.001230    1.931953 v debug_dco_word[14] (out)
                                              1.931953   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.931953   data arrival time
---------------------------------------------------------------------------------------------
                                              6.481953   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001016    0.791193 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011904    0.173773    0.711128    1.502322 v _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.173773    0.000264    1.502586 v output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073558    0.338892    0.429122    1.931708 v output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.338913    0.001505    1.933213 v debug_dco_word[17] (out)
                                              1.933213   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.933213   data arrival time
---------------------------------------------------------------------------------------------
                                              6.483213   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152643    0.000722    0.790088 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012162    0.175917    0.712691    1.502779 v _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.175917    0.000252    1.503030 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073829    0.339845    0.430356    1.933386 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.339869    0.001587    1.934973 v debug_dco_word[19] (out)
                                              1.934973   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.934973   data arrival time
---------------------------------------------------------------------------------------------
                                              6.484973   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000430    0.794128 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011420    0.169729    0.708717    1.502845 v _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.169729    0.000220    1.503065 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074540    0.342158    0.430858    1.933923 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.342170    0.001148    1.935071 v debug_dco_word[21] (out)
                                              1.935071   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.935071   data arrival time
---------------------------------------------------------------------------------------------
                                              6.485071   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001147    0.792549 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012203    0.176250    0.713241    1.505790 v _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.176250    0.000239    1.506030 v output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074718    0.342772    0.433082    1.939112 v output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.342786    0.001203    1.940315 v debug_dco_word[13] (out)
                                              1.940315   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.940315   data arrival time
---------------------------------------------------------------------------------------------
                                              6.490315   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.000970    0.790335 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012855    0.181650    0.717328    1.507664 v _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.181650    0.000258    1.507922 v output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074383    0.341689    0.433777    1.941699 v output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.341700    0.001100    1.942799 v debug_dco_word[15] (out)
                                              1.942799   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.942799   data arrival time
---------------------------------------------------------------------------------------------
                                              6.492799   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000655    0.794352 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012185    0.176091    0.713804    1.508156 v _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.176091    0.000273    1.508429 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075339    0.345071    0.434497    1.942926 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.345089    0.001381    1.944307 v debug_dco_word[22] (out)
                                              1.944307   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.944307   data arrival time
---------------------------------------------------------------------------------------------
                                              6.494307   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000450    0.798338 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012035    0.174857    0.714023    1.512362 v _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.174857    0.000154    1.512516 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075627    0.346067    0.434559    1.947075 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.346097    0.001793    1.948868 v debug_dco_word[26] (out)
                                              1.948868   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.948868   data arrival time
---------------------------------------------------------------------------------------------
                                              6.498868   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162938    0.000928    0.798332 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016564    0.212433    0.744287    1.542619 v _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.212434    0.000344    1.542964 v output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074994    0.343986    0.444005    1.986969 v output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.343994    0.000927    1.987896 v debug_dco_word[29] (out)
                                              1.987896   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -1.987896   data arrival time
---------------------------------------------------------------------------------------------
                                              6.537896   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000938    0.800106 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019374    0.236527    0.763354    1.563460 v _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.236527    0.000513    1.563973 v output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075351    0.345321    0.451194    2.015167 v output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.345339    0.001390    2.016557 v lock_detect (out)
                                              2.016557   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.016557   data arrival time
---------------------------------------------------------------------------------------------
                                              6.566557   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000679    0.787683 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023111    0.269096    0.783052    1.570735 v _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.269096    0.000253    1.570988 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075207    0.344996    0.460129    2.031117 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.345005    0.000988    2.032105 v debug_dco_word[25] (out)
                                              2.032105   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.032105   data arrival time
---------------------------------------------------------------------------------------------
                                              6.582105   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000852    0.794550 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024369    0.280043    0.792299    1.586849 v _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.280045    0.000522    1.587371 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075862    0.347329    0.464122    2.051493 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.347361    0.001862    2.053355 v debug_dco_word[23] (out)
                                              2.053355   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.053355   data arrival time
---------------------------------------------------------------------------------------------
                                              6.603355   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000723    0.792687 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024805    0.283922    0.794503    1.587190 v _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.283922    0.000245    1.587435 v output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076106    0.348275    0.465744    2.053179 v output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.348310    0.001935    2.055114 v debug_dco_word[4] (out)
                                              2.055114   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.055114   data arrival time
---------------------------------------------------------------------------------------------
                                              6.605114   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001019    0.791197 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025827    0.292856    0.800353    1.591549 v _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.292857    0.000464    1.592014 v output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073641    0.339548    0.462198    2.054211 v output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.339569    0.001534    2.055745 v debug_dco_word[16] (out)
                                              2.055745   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.055745   data arrival time
---------------------------------------------------------------------------------------------
                                              6.605745   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000700    0.787704 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027096    0.304064    0.807199    1.594903 v _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.304065    0.000485    1.595389 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075113    0.344758    0.469565    2.064954 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.344766    0.000961    2.065915 v debug_dco_word[24] (out)
                                              2.065915   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.065915   data arrival time
---------------------------------------------------------------------------------------------
                                              6.615915   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001155    0.792558 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026589    0.299580    0.805135    1.597693 v _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.299581    0.000450    1.598143 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075191    0.344737    0.467696    2.065839 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.344775    0.002024    2.067863 v debug_dco_word[12] (out)
                                              2.067863   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.067863   data arrival time
---------------------------------------------------------------------------------------------
                                              6.617864   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000796    0.790279 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027213    0.305085    0.808593    1.598872 v _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.305086    0.000450    1.599322 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074446    0.342311    0.467995    2.067318 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.342323    0.001121    2.068439 v debug_dco_word[20] (out)
                                              2.068439   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.068439   data arrival time
---------------------------------------------------------------------------------------------
                                              6.618439   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154041    0.000344    0.791747 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027518    0.307762    0.810731    1.602478 v _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.307764    0.000525    1.603003 v output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074351    0.342010    0.468511    2.071514 v output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.342021    0.001094    2.072608 v debug_dco_word[10] (out)
                                              2.072608   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.072608   data arrival time
---------------------------------------------------------------------------------------------
                                              6.622609   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000715    0.798604 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026349    0.297429    0.805504    1.604108 v _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.297431    0.000569    1.604677 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075461    0.346071    0.468526    2.073203 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.346081    0.001062    2.074265 v debug_dco_word[27] (out)
                                              2.074265   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.074265   data arrival time
---------------------------------------------------------------------------------------------
                                              6.624266   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000726    0.792691 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027180    0.304802    0.808886    1.601577 v _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.304803    0.000411    1.601988 v output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075824    0.347484    0.471382    2.073370 v output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.347497    0.001168    2.074538 v debug_dco_word[2] (out)
                                              2.074538   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.074538   data arrival time
---------------------------------------------------------------------------------------------
                                              6.624538   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000669    0.792634 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027605    0.308474    0.811181    1.603815 v _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.308480    0.000836    1.604651 v output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075616    0.346702    0.471926    2.076576 v output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.346713    0.001107    2.077684 v debug_dco_word[3] (out)
                                              2.077684   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.077684   data arrival time
---------------------------------------------------------------------------------------------
                                              6.627684   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001165    0.798570 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027272    0.305554    0.811031    1.609601 v _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.305559    0.000813    1.610414 v output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074288    0.341794    0.467751    2.078166 v output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.341805    0.001075    2.079241 v debug_dco_word[31] (out)
                                              2.079241   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.079241   data arrival time
---------------------------------------------------------------------------------------------
                                              6.629241   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000255    0.790928 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028370    0.315315    0.815755    1.606683 v _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.315315    0.000288    1.606971 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076294    0.349103    0.474835    2.081805 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.349140    0.001990    2.083796 v debug_dco_word[1] (out)
                                              2.083796   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.083796   data arrival time
---------------------------------------------------------------------------------------------
                                              6.633796   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000682    0.791328 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033164    0.357848    0.844854    1.636182 v _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.357848    0.000435    1.636617 v output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075588    0.347104    0.484230    2.120847 v output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.347115    0.001099    2.121947 v debug_dco_word[7] (out)
                                              2.121947   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.121947   data arrival time
---------------------------------------------------------------------------------------------
                                              6.671947   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001107    0.798512 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033113    0.357338    0.846584    1.645096 v _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.357341    0.000801    1.645897 v output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074359    0.342540    0.480979    2.126876 v output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.342552    0.001096    2.127971 v debug_dco_word[30] (out)
                                              2.127971   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.127971   data arrival time
---------------------------------------------------------------------------------------------
                                              6.677971   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.000999    0.798404 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.034157    0.366601    0.852670    1.651074 v _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.366608    0.001123    1.652197 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075791    0.347786    0.486225    2.138422 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.347817    0.001841    2.140263 v debug_dco_word[28] (out)
                                              2.140263   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.140263   data arrival time
---------------------------------------------------------------------------------------------
                                              6.690263   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000548    0.788873 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011816    0.172997    0.709757    1.498630 v _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.172997    0.000205    1.498835 v fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025591    0.293343    0.402943    1.901778 v fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.293345    0.000432    1.902210 v output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075588    0.346543    0.467686    2.369896 v output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.346554    0.001099    2.370995 v debug_dco_word[6] (out)
                                              2.370995   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.370995   data arrival time
---------------------------------------------------------------------------------------------
                                              6.920996   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000695    0.789019 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012033    0.174846    0.711214    1.500234 v _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.174846    0.000189    1.500422 v fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028716    0.320868    0.422557    1.922979 v fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.320869    0.000362    1.923341 v output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076012    0.348042    0.475727    2.399068 v output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.348075    0.001906    2.400974 v debug_dco_word[5] (out)
                                              2.400974   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.400974   data arrival time
---------------------------------------------------------------------------------------------
                                              6.950974   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.170263    0.708185    1.499648 v _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.170263    0.000113    1.499761 v fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022239    0.374985    0.387386    1.887147 v fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.374985    0.000321    1.887468 v _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007273    0.163732    0.292883    2.180351 v _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.163732    0.000157    2.180508 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076768    0.350414    0.434090    2.614598 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.350455    0.002130    2.616727 v debug_dco_word[0] (out)
                                              2.616727   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.616727   data arrival time
---------------------------------------------------------------------------------------------
                                              7.166728   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000905    0.791083 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004724    0.112335    0.658236    1.449319 v _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.112335    0.000056    1.449374 v fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015823    0.280740    0.312548    1.761922 v fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.280740    0.000277    1.762199 v fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025973    0.297282    0.440343    2.202542 v fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.297283    0.000372    2.202914 v output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075164    0.344817    0.467537    2.670451 v output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.344833    0.001333    2.671785 v debug_dco_word[18] (out)
                                              2.671785   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -2.671785   data arrival time
---------------------------------------------------------------------------------------------
                                              7.221785   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001010    0.798415 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005172    0.116158    0.663759    1.462174 v _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.116158    0.000065    1.462239 v fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013641    0.249373    0.293069    1.755308 v fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.249373    0.000244    1.755551 v fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017162    0.300892    0.358985    2.114536 v fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.300894    0.000410    2.114946 v fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020585    0.350722    0.403280    2.518226 v fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.350724    0.000489    2.518715 v fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010128    0.202798    0.316106    2.834821 v fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.202798    0.000185    2.835006 v fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.019983    0.341408    0.374201    3.209208 v fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.341409    0.000368    3.209576 v output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074382    0.342378    0.477306    3.686882 v output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.342389    0.001102    3.687984 v pll_out (out)
                                              3.687984   data arrival time

                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -4.800000   -4.550000   output external delay
                                             -4.550000   data required time
---------------------------------------------------------------------------------------------
                                             -4.550000   data required time
                                             -3.687984   data arrival time
---------------------------------------------------------------------------------------------
                                              8.237984   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000095   10.197549 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008931    0.194203    0.269138   10.466687 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.194203    0.000095   10.466783 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.015553    0.363191    0.197450   10.664232 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363191    0.000351   10.664583 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015734    0.609214    0.438606   11.103189 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.609214    0.000228   11.103417 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.010916    0.405144    0.256714   11.360131 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.405144    0.000099   11.360230 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011335    0.533976    0.411748   11.771978 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.533976    0.000176   11.772154 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.009216    0.369409    0.290972   12.063126 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      0.369409    0.000131   12.063257 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006186    0.268546    0.506228   12.569486 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.268546    0.000126   12.569612 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005365    0.423078    0.317510   12.887122 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.423078    0.000060   12.887182 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003272    0.159890    0.104714   12.991897 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.159890    0.000036   12.991933 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.991933   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004887   24.485899 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798   24.793697 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000853   24.794550 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.544550   clock uncertainty
                                  0.000000   24.544550   clock reconvergence pessimism
                                 -0.231196   24.313354   library setup time
                                             24.313354   data required time
---------------------------------------------------------------------------------------------
                                             24.313354   data required time
                                            -12.991933   data arrival time
---------------------------------------------------------------------------------------------
                                             11.321421   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000333   10.437717 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.016336    0.250396    0.504655   10.942372 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.250396    0.000234   10.942606 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016701    0.631380    0.431728   11.374334 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.631380    0.000235   11.374570 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.021843    0.362448    0.257097   11.631667 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.362448    0.000506   11.632174 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.016583    0.814972    0.540627   12.172801 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      0.814972    0.000401   12.173203 ^ _2247_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008774    0.297970    0.165593   12.338796 v _2247_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0555_ (net)
                      0.297970    0.000189   12.338984 v _2248_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006038    0.281180    0.374639   12.713623 v _2248_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0556_ (net)
                      0.281180    0.000123   12.713746 v _2250_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003111    0.386094    0.238090   12.951836 ^ _2250_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0119_ (net)
                      0.386094    0.000033   12.951868 ^ _2406_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.951868   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001165   24.798569 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548571   clock uncertainty
                                  0.000000   24.548571   clock reconvergence pessimism
                                 -0.233102   24.315468   library setup time
                                             24.315468   data required time
---------------------------------------------------------------------------------------------
                                             24.315468   data required time
                                            -12.951868   data arrival time
---------------------------------------------------------------------------------------------
                                             11.363599   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000333   10.437717 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.016336    0.250396    0.504655   10.942372 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.250396    0.000234   10.942606 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016701    0.631380    0.431728   11.374334 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.631380    0.000235   11.374570 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.021843    0.362448    0.257097   11.631667 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.362448    0.000506   11.632174 v _2243_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     2    0.016583    0.814972    0.540627   12.172801 ^ _2243_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                                         _0552_ (net)
                      0.814972    0.000410   12.173211 ^ _2244_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006405    0.402424    0.391421   12.564632 ^ _2244_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0553_ (net)
                      0.402424    0.000137   12.564769 ^ _2246_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003944    0.286859    0.211993   12.776762 v _2246_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0118_ (net)
                      0.286859    0.000076   12.776838 v _2405_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.776838   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001107   24.798512 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548512   clock uncertainty
                                  0.000000   24.548512   clock reconvergence pessimism
                                 -0.270839   24.277672   library setup time
                                             24.277672   data required time
---------------------------------------------------------------------------------------------
                                             24.277672   data required time
                                            -12.776838   data arrival time
---------------------------------------------------------------------------------------------
                                             11.500834   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000333   10.437717 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.016336    0.250396    0.504655   10.942372 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.250396    0.000234   10.942606 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016701    0.631380    0.431728   11.374334 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.631380    0.000235   11.374570 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.021843    0.362448    0.257097   11.631667 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.362448    0.000449   11.632116 v _2236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.009530    0.423117    0.317144   11.949260 ^ _2236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0546_ (net)
                      0.423117    0.000145   11.949405 ^ _2237_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006454    0.394393    0.389663   12.339067 ^ _2237_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0547_ (net)
                      0.394393    0.000086   12.339153 ^ _2239_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003206    0.272301    0.201454   12.540607 v _2239_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0117_ (net)
                      0.272301    0.000033   12.540640 v _2404_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.540640   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162938    0.000927   24.798330 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548332   clock uncertainty
                                  0.000000   24.548332   clock reconvergence pessimism
                                 -0.266157   24.282175   library setup time
                                             24.282175   data required time
---------------------------------------------------------------------------------------------
                                             24.282175   data required time
                                            -12.540640   data arrival time
---------------------------------------------------------------------------------------------
                                             11.741535   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000353   10.437737 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006916    0.355128    0.289742   10.727479 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.355128    0.000154   10.727633 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015653    0.378323    0.248118   10.975750 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.378323    0.000250   10.976001 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011123    0.313974    0.265229   11.241230 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.313974    0.000157   11.241386 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.010510    0.374304    0.231476   11.472863 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.374304    0.000145   11.473008 v _2217_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009963    0.295982    0.274460   11.747467 ^ _2217_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0529_ (net)
                      0.295982    0.000244   11.747711 ^ _2218_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007783    0.435178    0.425567   12.173279 ^ _2218_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0530_ (net)
                      0.435178    0.000188   12.173467 ^ _2220_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003561    0.287153    0.210796   12.384263 v _2220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0115_ (net)
                      0.287153    0.000040   12.384303 v _2402_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.384303   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004620   24.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312255   24.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000716   24.798603 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548603   clock uncertainty
                                  0.000000   24.548603   clock reconvergence pessimism
                                 -0.270894   24.277710   library setup time
                                             24.277710   data required time
---------------------------------------------------------------------------------------------
                                             24.277710   data required time
                                            -12.384303   data arrival time
---------------------------------------------------------------------------------------------
                                             11.893407   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000333   10.437717 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.016336    0.250396    0.504655   10.942372 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.250396    0.000234   10.942606 v _2223_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.016701    0.631380    0.431728   11.374334 ^ _2223_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0534_ (net)
                      0.631380    0.000235   11.374570 ^ _2227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.021843    0.362448    0.257097   11.631667 v _2227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0538_ (net)
                      0.362448    0.000450   11.632118 v _2228_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006806    0.246609    0.238877   11.870996 ^ _2228_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0539_ (net)
                      0.246609    0.000146   11.871140 ^ _2230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003872    0.266420    0.187399   12.058539 v _2230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0116_ (net)
                      0.266420    0.000077   12.058617 v _2403_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.058617   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.000998   24.798403 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548403   clock uncertainty
                                  0.000000   24.548403   clock reconvergence pessimism
                                 -0.264266   24.284136   library setup time
                                             24.284136   data required time
---------------------------------------------------------------------------------------------
                                             24.284136   data required time
                                            -12.058617   data arrival time
---------------------------------------------------------------------------------------------
                                             12.225519   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000095   10.197549 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008931    0.194203    0.269138   10.466687 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.194203    0.000095   10.466783 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.015553    0.363191    0.197450   10.664232 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363191    0.000351   10.664583 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015734    0.609214    0.438606   11.103189 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.609214    0.000228   11.103417 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.010916    0.405144    0.256714   11.360131 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.405144    0.000111   11.360242 v _2181_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005336    0.302225    0.264632   11.624874 ^ _2181_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0498_ (net)
                      0.302225    0.000060   11.624933 ^ _2182_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005787    0.213522    0.129779   11.754712 v _2182_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0499_ (net)
                      0.213522    0.000067   11.754779 v _2184_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003421    0.391597    0.232127   11.986906 ^ _2184_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0110_ (net)
                      0.391597    0.000063   11.986969 ^ _2397_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.986969   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004887   24.485899 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798   24.793697 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000655   24.794352 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.544353   clock uncertainty
                                  0.000000   24.544353   clock reconvergence pessimism
                                 -0.234540   24.309814   library setup time
                                             24.309814   data required time
---------------------------------------------------------------------------------------------
                                             24.309814   data required time
                                            -11.986969   data arrival time
---------------------------------------------------------------------------------------------
                                             12.322845   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000353   10.437737 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006916    0.355128    0.289742   10.727479 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.355128    0.000154   10.727633 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015653    0.378323    0.248118   10.975750 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.378323    0.000250   10.976001 v _2209_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011123    0.313974    0.265229   11.241230 ^ _2209_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0522_ (net)
                      0.313974    0.000157   11.241386 ^ _2211_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.010510    0.374304    0.231476   11.472863 v _2211_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0524_ (net)
                      0.374304    0.000077   11.472940 v _2212_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007223    0.255137    0.246738   11.719678 ^ _2212_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0525_ (net)
                      0.255137    0.000164   11.719842 ^ _2214_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003118    0.251678    0.179822   11.899665 v _2214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0114_ (net)
                      0.251678    0.000031   11.899695 v _2401_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.899695   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004620   24.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312255   24.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000449   24.798336 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548338   clock uncertainty
                                  0.000000   24.548338   clock reconvergence pessimism
                                 -0.259485   24.288853   library setup time
                                             24.288853   data required time
---------------------------------------------------------------------------------------------
                                             24.288853   data required time
                                            -11.899695   data arrival time
---------------------------------------------------------------------------------------------
                                             12.389156   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000333   10.437717 v _2193_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     2    0.016336    0.250396    0.504655   10.942372 v _2193_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0508_ (net)
                      0.250396    0.000171   10.942543 v _2198_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006347    0.273525    0.488691   11.431234 v _2198_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0513_ (net)
                      0.273525    0.000087   11.431321 v _2199_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.002840    0.551994    0.413021   11.844342 ^ _2199_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0112_ (net)
                      0.551994    0.000028   11.844369 ^ _2399_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.844369   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782   24.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210   24.787003 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000700   24.787703 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.537704   clock uncertainty
                                  0.000000   24.537704   clock reconvergence pessimism
                                 -0.246729   24.290976   library setup time
                                             24.290976   data required time
---------------------------------------------------------------------------------------------
                                             24.290976   data required time
                                            -11.844369   data arrival time
---------------------------------------------------------------------------------------------
                                             12.446606   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000095   10.197549 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008931    0.194203    0.269138   10.466687 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.194203    0.000095   10.466783 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.015553    0.363191    0.197450   10.664232 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363191    0.000351   10.664583 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015734    0.609214    0.438606   11.103189 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.609214    0.000225   11.103414 ^ _2176_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006919    0.413270    0.454141   11.557554 ^ _2176_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0494_ (net)
                      0.413270    0.000155   11.557710 ^ _2178_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002991    0.272587    0.200761   11.758471 v _2178_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0109_ (net)
                      0.272587    0.000030   11.758501 v _2396_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.758501   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004887   24.485899 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798   24.793697 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000430   24.794127 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.544127   clock uncertainty
                                  0.000000   24.544127   clock reconvergence pessimism
                                 -0.267403   24.276724   library setup time
                                             24.276724   data required time
---------------------------------------------------------------------------------------------
                                             24.276724   data required time
                                            -11.758501   data arrival time
---------------------------------------------------------------------------------------------
                                             12.518223   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000135   10.197589 ^ _2191_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.012584    0.425082    0.239796   10.437385 v _2191_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0506_ (net)
                      0.425082    0.000353   10.437737 v _2194_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.006916    0.355128    0.289742   10.727479 ^ _2194_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0509_ (net)
                      0.355128    0.000154   10.727633 ^ _2200_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015653    0.378323    0.248118   10.975750 v _2200_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0514_ (net)
                      0.378323    0.000175   10.975925 v _2204_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.005467    0.256939    0.510524   11.486449 v _2204_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0518_ (net)
                      0.256939    0.000058   11.486507 v _2206_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003894    0.401519    0.247483   11.733990 ^ _2206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0113_ (net)
                      0.401519    0.000047   11.734037 ^ _2400_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.734037   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782   24.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210   24.787003 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000679   24.787682 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.537683   clock uncertainty
                                  0.000000   24.537683   clock reconvergence pessimism
                                 -0.236852   24.300831   library setup time
                                             24.300831   data required time
---------------------------------------------------------------------------------------------
                                             24.300831   data required time
                                            -11.734037   data arrival time
---------------------------------------------------------------------------------------------
                                             12.566793   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000095   10.197549 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008931    0.194203    0.269138   10.466687 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.194203    0.000095   10.466783 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.015553    0.363191    0.197450   10.664232 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363191    0.000333   10.664565 v _2169_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.007466    0.314337    0.406115   11.070681 v _2169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0488_ (net)
                      0.314337    0.000180   11.070861 v _2171_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003074    0.385640    0.242974   11.313834 ^ _2171_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0108_ (net)
                      0.385640    0.000032   11.313867 ^ _2395_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             11.313867   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000798   24.790279 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540279   clock uncertainty
                                  0.000000   24.540279   clock reconvergence pessimism
                                 -0.235142   24.305138   library setup time
                                             24.305138   data required time
---------------------------------------------------------------------------------------------
                                             24.305138   data required time
                                            -11.313867   data arrival time
---------------------------------------------------------------------------------------------
                                             12.991272   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342456    0.000761    5.393203 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.235938    0.392048    5.785252 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.236019    0.002472    5.787724 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.178149    0.156604    5.944327 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.178149    0.000164    5.944492 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.395911    0.379414    6.323905 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.395913    0.000737    6.324643 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.381775    0.405974    6.730617 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.381775    0.000144    6.730761 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.276463    0.341776    7.072537 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.276463    0.000142    7.072680 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.462025    0.430806    7.503485 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.462029    0.000751    7.504236 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.228591    0.322905    7.827141 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.228591    0.000121    7.827262 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.234758    0.155604    7.982865 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.234758    0.000212    7.983078 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.395595    0.415324    8.398401 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.395595    0.000155    8.398556 v fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.297430    0.386949    8.785505 v fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.297432    0.000483    8.785988 v fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.265202    0.346752    9.132740 v fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.265202    0.000129    9.132869 v fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011539    0.221160    0.310092    9.442961 v fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.221160    0.000116    9.443077 v fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023258    0.390332    0.408979    9.852056 v fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.390332    0.000194    9.852249 v _2140_/C (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
     1    0.006894    0.726521    0.528142   10.380391 ^ _2140_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_1)
                                                         _0463_ (net)
                      0.726521    0.000164   10.380555 ^ _2141_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002963    0.347954    0.236930   10.617485 v _2141_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0104_ (net)
                      0.347954    0.000030   10.617516 v _2391_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.617516   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001020   24.791195 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541197   clock uncertainty
                                  0.000000   24.541197   clock reconvergence pessimism
                                 -0.293498   24.247698   library setup time
                                             24.247698   data required time
---------------------------------------------------------------------------------------------
                                             24.247698   data required time
                                            -10.617516   data arrival time
---------------------------------------------------------------------------------------------
                                             13.630182   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000340    9.279623 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024618    0.446331    0.422779    9.702402 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.446331    0.000401    9.702803 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024742    0.442812    0.447816   10.150619 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.442812    0.000231   10.150849 ^ _2162_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.007385    0.369443    0.225515   10.376364 v _2162_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0482_ (net)
                      0.369443    0.000166   10.376530 v _2163_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003604    0.297055    0.259367   10.635897 ^ _2163_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0107_ (net)
                      0.297055    0.000042   10.635939 ^ _2394_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.635939   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004411   24.485422 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942   24.789364 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152643    0.000723   24.790087 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540089   clock uncertainty
                                  0.000000   24.540089   clock reconvergence pessimism
                                 -0.227952   24.312136   library setup time
                                             24.312136   data required time
---------------------------------------------------------------------------------------------
                                             24.312136   data required time
                                            -10.635939   data arrival time
---------------------------------------------------------------------------------------------
                                             13.676196   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2367_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.168451    0.755940    1.547439 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.168451    0.000098    1.547537 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.267242    0.301722    1.849259 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.267242    0.000239    1.849499 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.211789    0.286158    2.135657 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.211789    0.000157    2.135813 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.217922    0.280046    2.415859 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.217922    0.000075    2.415935 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.380764    0.377667    2.793602 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.380764    0.000238    2.793840 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.204379    0.298725    3.092565 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.204379    0.000096    3.092661 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.377644    0.373481    3.466141 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.377644    0.000246    3.466388 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.178063    0.149604    3.615991 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.178063    0.000111    3.616103 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.324070    0.425782    4.041885 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.324072    0.000485    4.042369 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.291357    0.450143    4.492512 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.291359    0.000414    4.492926 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.245518    0.383972    4.876898 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.245522    0.000544    4.877442 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.318702    0.243148    5.120590 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.318702    0.000089    5.120679 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.406575    0.395306    5.515985 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.406577    0.000546    5.516531 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.415804    0.407558    5.924089 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.415808    0.000699    5.924788 ^ _1821_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.035889    0.345584    0.289824    6.214611 v _1821_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                                         _0187_ (net)
                      0.345585    0.000731    6.215343 v _1862_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.757905    0.421609    6.636951 ^ _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.757905    0.000556    6.637507 ^ _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.400642    0.236966    6.874473 v _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.400643    0.000699    6.875173 v _1939_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.019994    0.782643    0.539878    7.415051 ^ _1939_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0292_ (net)
                      0.782643    0.000524    7.415575 ^ _1953_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.020825    0.418966    0.609809    8.025384 ^ _1953_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _0304_ (net)
                      0.418966    0.000425    8.025809 ^ _1975_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     2    0.014310    0.337553    0.179581    8.205390 v _1975_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0324_ (net)
                      0.337553    0.000255    8.205646 v _1976_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.015647    0.262938    0.534789    8.740435 v _1976_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0325_ (net)
                      0.262938    0.000169    8.740603 v _1988_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     2    0.016664    0.464614    0.340283    9.080887 ^ _1988_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _0335_ (net)
                      0.464614    0.000361    9.081247 ^ _1996_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.010669    0.304884    0.210489    9.291736 v _1996_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0342_ (net)
                      0.304884    0.000282    9.292017 v _1997_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.015984    0.332961    0.576509    9.868526 v _1997_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0343_ (net)
                      0.332961    0.000131    9.868656 v _1998_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006490    0.252129    0.512872   10.381529 v _1998_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0344_ (net)
                      0.252129    0.000141   10.381670 v _2001_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.002957    0.379963    0.230608   10.612279 ^ _2001_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0081_ (net)
                      0.379963    0.000031   10.612309 ^ _2367_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.612309   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162940    0.001362   24.798767 ^ _2367_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548767   clock uncertainty
                                  0.000000   24.548767   clock reconvergence pessimism
                                 -0.232709   24.316057   library setup time
                                             24.316057   data required time
---------------------------------------------------------------------------------------------
                                             24.316057   data required time
                                            -10.612309   data arrival time
---------------------------------------------------------------------------------------------
                                             13.703748   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2364_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000426    9.298185 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026206    0.471511    0.441848    9.740034 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.471511    0.000470    9.740504 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025990    0.468590    0.451551   10.192055 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.468590    0.000359   10.192413 ^ _1978_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005404    0.192771    0.129112   10.321526 v _1978_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0327_ (net)
                      0.192771    0.000060   10.321585 v _1980_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003415    0.392077    0.253294   10.574879 ^ _1980_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0078_ (net)
                      0.392077    0.000038   10.574917 ^ _2364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.574917   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004198   24.485209 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334   24.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000597   24.789141 ^ _2364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539141   clock uncertainty
                                  0.000000   24.539141   clock reconvergence pessimism
                                 -0.235696   24.303446   library setup time
                                             24.303446   data required time
---------------------------------------------------------------------------------------------
                                             24.303446   data required time
                                            -10.574917   data arrival time
---------------------------------------------------------------------------------------------
                                             13.728528   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2363_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000426    9.298185 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026206    0.471511    0.441848    9.740034 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.471511    0.000274    9.740309 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025204    0.456176    0.444389   10.184697 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.456176    0.000456   10.185153 ^ _1969_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006212    0.360374    0.153853   10.339005 v _1969_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0319_ (net)
                      0.360374    0.000083   10.339088 v _1970_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004604    0.215865    0.213917   10.553005 ^ _1970_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0077_ (net)
                      0.215865    0.000095   10.553100 ^ _2363_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.553100   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004620   24.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312255   24.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000631   24.798517 ^ _2363_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548519   clock uncertainty
                                  0.000000   24.548519   clock reconvergence pessimism
                                 -0.216972   24.331547   library setup time
                                             24.331547   data required time
---------------------------------------------------------------------------------------------
                                             24.331547   data required time
                                            -10.553100   data arrival time
---------------------------------------------------------------------------------------------
                                             13.778447   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2356_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000340    9.279623 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024618    0.446331    0.422779    9.702402 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.446331    0.000401    9.702803 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024742    0.442812    0.447816   10.150619 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.442812    0.000225   10.150843 ^ _1904_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006483    0.471452    0.156359   10.307202 v _1904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0261_ (net)
                      0.471452    0.000091   10.307294 v _1905_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003515    0.222644    0.229268   10.536562 ^ _1905_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0070_ (net)
                      0.222644    0.000039   10.536601 ^ _2356_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.536601   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000805   24.790287 ^ _2356_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540287   clock uncertainty
                                  0.000000   24.540287   clock reconvergence pessimism
                                 -0.219856   24.320431   library setup time
                                             24.320431   data required time
---------------------------------------------------------------------------------------------
                                             24.320431   data required time
                                            -10.536601   data arrival time
---------------------------------------------------------------------------------------------
                                             13.783830   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2361_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000426    9.298185 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026206    0.471511    0.441848    9.740034 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.471511    0.000470    9.740504 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025990    0.468590    0.451551   10.192055 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.468590    0.000719   10.192773 ^ _1950_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005536    0.199628    0.130612   10.323385 v _1950_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0302_ (net)
                      0.199628    0.000115   10.323500 v _1952_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003828    0.259542    0.187615   10.511115 ^ _1952_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0075_ (net)
                      0.259542    0.000045   10.511160 ^ _2361_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.511160   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782   24.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210   24.787003 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000689   24.787693 ^ _2361_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.537693   clock uncertainty
                                  0.000000   24.537693   clock reconvergence pessimism
                                 -0.224558   24.313135   library setup time
                                             24.313135   data required time
---------------------------------------------------------------------------------------------
                                             24.313135   data required time
                                            -10.511160   data arrival time
---------------------------------------------------------------------------------------------
                                             13.801975   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2362_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000426    9.298185 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026206    0.471511    0.441848    9.740034 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.471511    0.000274    9.740309 ^ fanout197/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025204    0.456176    0.444389   10.184697 ^ fanout197/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net197 (net)
                      0.456176    0.000603   10.185300 ^ _1961_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005614    0.193854    0.131326   10.316626 v _1961_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0312_ (net)
                      0.193854    0.000072   10.316698 v _1963_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003986    0.261507    0.187740   10.504437 ^ _1963_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0076_ (net)
                      0.261507    0.000078   10.504516 ^ _2362_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.504516   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004620   24.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312255   24.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.000957   24.798845 ^ _2362_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548845   clock uncertainty
                                  0.000000   24.548845   clock reconvergence pessimism
                                 -0.222008   24.326838   library setup time
                                             24.326838   data required time
---------------------------------------------------------------------------------------------
                                             24.326838   data required time
                                            -10.504516   data arrival time
---------------------------------------------------------------------------------------------
                                             13.822322   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2358_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000340    9.279623 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024618    0.446331    0.422779    9.702402 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.446332    0.000552    9.702953 ^ fanout205/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025288    0.457460    0.443472   10.146425 ^ fanout205/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net205 (net)
                      0.457460    0.000372   10.146797 ^ _1922_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005898    0.199593    0.134598   10.281396 v _1922_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0277_ (net)
                      0.199593    0.000078   10.281474 v _1924_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003848    0.257187    0.187833   10.469307 ^ _1924_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0072_ (net)
                      0.257187    0.000070   10.469377 ^ _2358_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.469377   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001103   24.790585 ^ _2358_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540585   clock uncertainty
                                  0.000000   24.540585   clock reconvergence pessimism
                                 -0.223634   24.316952   library setup time
                                             24.316952   data required time
---------------------------------------------------------------------------------------------
                                             24.316952   data required time
                                            -10.469377   data arrival time
---------------------------------------------------------------------------------------------
                                             13.847574   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2357_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000340    9.279623 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024618    0.446331    0.422779    9.702402 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.446331    0.000401    9.702803 ^ fanout204/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.024742    0.442812    0.447816   10.150619 ^ fanout204/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net204 (net)
                      0.442812    0.000267   10.150886 ^ _1910_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004861    0.185772    0.122615   10.273500 v _1910_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0266_ (net)
                      0.185772    0.000053   10.273554 v _1912_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003891    0.260405    0.184207   10.457761 ^ _1912_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0071_ (net)
                      0.260405    0.000047   10.457808 ^ _2357_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.457808   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000782   24.790262 ^ _2357_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540264   clock uncertainty
                                  0.000000   24.540264   clock reconvergence pessimism
                                 -0.223986   24.316278   library setup time
                                             24.316278   data required time
---------------------------------------------------------------------------------------------
                                             24.316278   data required time
                                            -10.457808   data arrival time
---------------------------------------------------------------------------------------------
                                             13.858469   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359289    0.000118    8.966506 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033705    0.590872    0.515094    9.481600 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.590872    0.000355    9.481955 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027397    0.491262    0.472661    9.954617 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.491262    0.000679    9.955296 ^ _2112_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006076    0.327159    0.215718   10.171014 v _2112_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0439_ (net)
                      0.327159    0.000123   10.171137 v _2113_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003450    0.494370    0.268654   10.439792 ^ _2113_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0100_ (net)
                      0.494370    0.000037   10.439829 ^ _2387_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.439829   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005299   24.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091   24.791401 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001155   24.792557 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542557   clock uncertainty
                                  0.000000   24.542557   clock reconvergence pessimism
                                 -0.241898   24.300659   library setup time
                                             24.300659   data required time
---------------------------------------------------------------------------------------------
                                             24.300659   data required time
                                            -10.439829   data arrival time
---------------------------------------------------------------------------------------------
                                             13.860831   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263105    0.000423    5.781177 v _1822_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.017156    0.343686    0.571183    6.352360 v _1822_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0188_ (net)
                      0.343686    0.000287    6.352647 v _2098_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     2    0.014954    0.373932    1.186537    7.539184 v _2098_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0426_ (net)
                      0.373932    0.000290    7.539474 v _2105_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.010374    0.197790    0.471439    8.010913 v _2105_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _0432_ (net)
                      0.197790    0.000120    8.011033 v _2106_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.027962    0.336591    0.257862    8.268895 ^ _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.336591    0.000381    8.269277 ^ _2109_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010135    0.237177    0.188435    8.457711 v _2109_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0436_ (net)
                      0.237177    0.000202    8.457912 v _2111_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.016702    0.220729    0.387782    8.845695 v _2111_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0438_ (net)
                      0.220729    0.000147    8.845842 v _2124_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015579    0.653824    0.394501    9.240344 ^ _2124_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0449_ (net)
                      0.653824    0.000203    9.240546 ^ _2128_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.008833    0.394410    0.236403    9.476950 v _2128_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0452_ (net)
                      0.394410    0.000116    9.477066 v _2129_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006662    0.274329    0.516466    9.993531 v _2129_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0453_ (net)
                      0.274329    0.000139    9.993671 v _2130_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.004953    0.414785    0.311339   10.305011 ^ _2130_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0454_ (net)
                      0.414785    0.000052   10.305062 ^ _2131_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003693    0.163157    0.109408   10.414470 v _2131_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0103_ (net)
                      0.163157    0.000042   10.414512 v _2390_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.414512   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004411   24.485422 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942   24.789364 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.000970   24.790335 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540335   clock uncertainty
                                  0.000000   24.540335   clock reconvergence pessimism
                                 -0.233282   24.307053   library setup time
                                             24.307053   data required time
---------------------------------------------------------------------------------------------
                                             24.307053   data required time
                                            -10.414512   data arrival time
---------------------------------------------------------------------------------------------
                                             13.892542   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2360_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000426    9.298185 ^ fanout199/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026206    0.471511    0.441848    9.740034 ^ fanout199/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net199 (net)
                      0.471511    0.000470    9.740504 ^ fanout198/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025990    0.468590    0.451551   10.192055 ^ fanout198/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net198 (net)
                      0.468590    0.000550   10.192604 ^ _1944_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.004907    0.354476    0.155857   10.348461 v _1944_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0074_ (net)
                      0.354476    0.000105   10.348566 v _2360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.348566   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004887   24.485899 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798   24.793697 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000863   24.794559 ^ _2360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.544561   clock uncertainty
                                  0.000000   24.544561   clock reconvergence pessimism
                                 -0.295138   24.249422   library setup time
                                             24.249422   data required time
---------------------------------------------------------------------------------------------
                                             24.249422   data required time
                                            -10.348566   data arrival time
---------------------------------------------------------------------------------------------
                                             13.900857   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2351_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000129    9.279411 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011539    0.235233    0.302970    9.582381 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.235233    0.000116    9.582498 ^ fanout201/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023258    0.418486    0.402640    9.985137 ^ fanout201/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net201 (net)
                      0.418486    0.000300    9.985437 ^ _1857_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005492    0.186088    0.129405   10.114842 v _1857_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0219_ (net)
                      0.186088    0.000062   10.114904 v _1858_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003994    0.401361    0.277581   10.392486 ^ _1858_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0065_ (net)
                      0.401361    0.000073   10.392558 ^ _2351_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.392558   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004411   24.485422 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942   24.789364 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001007   24.790371 ^ _2351_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540373   clock uncertainty
                                  0.000000   24.540373   clock reconvergence pessimism
                                 -0.236123   24.304251   library setup time
                                             24.304251   data required time
---------------------------------------------------------------------------------------------
                                             24.304251   data required time
                                            -10.392558   data arrival time
---------------------------------------------------------------------------------------------
                                             13.911692   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359289    0.000118    8.966506 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033705    0.590872    0.515094    9.481600 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.590872    0.000355    9.481955 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027397    0.491262    0.472661    9.954617 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.491262    0.000533    9.955149 ^ _2126_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007206    0.234106    0.150455   10.105604 v _2126_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0451_ (net)
                      0.234106    0.000170   10.105773 v _2127_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003274    0.388274    0.264052   10.369825 ^ _2127_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0102_ (net)
                      0.388274    0.000034   10.369859 ^ _2389_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.369859   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004411   24.485422 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942   24.789364 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001055   24.790419 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540421   clock uncertainty
                                  0.000000   24.540421   clock reconvergence pessimism
                                 -0.235269   24.305151   library setup time
                                             24.305151   data required time
---------------------------------------------------------------------------------------------
                                             24.305151   data required time
                                            -10.369859   data arrival time
---------------------------------------------------------------------------------------------
                                             13.935291   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000129    9.279411 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011539    0.235233    0.302970    9.582381 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.235233    0.000195    9.582577 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018892    0.349186    0.362228    9.944804 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.349186    0.000268    9.945072 ^ _2157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.007384    0.197301    0.148357   10.093430 v _2157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0478_ (net)
                      0.197301    0.000171   10.093601 v _2158_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003836    0.400201    0.259617   10.353218 ^ _2158_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0106_ (net)
                      0.400201    0.000045   10.353264 ^ _2393_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.353264   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000906   24.791082 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541082   clock uncertainty
                                  0.000000   24.541082   clock reconvergence pessimism
                                 -0.235865   24.305218   library setup time
                                             24.305218   data required time
---------------------------------------------------------------------------------------------
                                             24.305218   data required time
                                            -10.353264   data arrival time
---------------------------------------------------------------------------------------------
                                             13.951955   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2347_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359289    0.000118    8.966506 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033705    0.590872    0.515094    9.481600 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.590872    0.000355    9.481955 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027397    0.491262    0.472661    9.954617 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.491262    0.000795    9.955411 ^ _1825_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005839    0.482095    0.150235   10.105646 v _1825_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0191_ (net)
                      0.482095    0.000118   10.105764 v _1826_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004327    0.236239    0.241590   10.347354 ^ _1826_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0061_ (net)
                      0.236239    0.000089   10.347444 ^ _2347_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                             10.347444   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924   24.485935 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143   24.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000519   24.793596 ^ _2347_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                 -0.250000   24.543598   clock uncertainty
                                  0.000000   24.543598   clock reconvergence pessimism
                                 -0.238381   24.305216   library setup time
                                             24.305216   data required time
---------------------------------------------------------------------------------------------
                                             24.305216   data required time
                                            -10.347444   data arrival time
---------------------------------------------------------------------------------------------
                                             13.957773   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000129    9.279411 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011539    0.235233    0.302970    9.582381 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.235233    0.000195    9.582577 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018892    0.349186    0.362228    9.944804 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.349186    0.000137    9.944942 ^ _2146_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005744    0.229001    0.131046   10.075988 v _2146_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0468_ (net)
                      0.229001    0.000116   10.076104 v _2147_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003648    0.396080    0.266905   10.343009 ^ _2147_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0105_ (net)
                      0.396080    0.000042   10.343050 ^ _2392_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.343050   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001016   24.791191 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541193   clock uncertainty
                                  0.000000   24.541193   clock reconvergence pessimism
                                 -0.235597   24.305597   library setup time
                                             24.305597   data required time
---------------------------------------------------------------------------------------------
                                             24.305597   data required time
                                            -10.343050   data arrival time
---------------------------------------------------------------------------------------------
                                             13.962546   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000221    4.473842 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005772    0.244669    0.179490    4.653332 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.244669    0.000081    4.653413 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014710    0.265836    0.334855    4.988268 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.265836    0.000124    4.988393 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020503    0.349378    0.394117    5.382510 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.349378    0.000261    5.382771 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030191    0.334852    0.487826    5.870596 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.334852    0.000326    5.870923 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017545    0.356105    0.597975    6.468898 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.356105    0.000175    6.469073 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019105    0.436861    0.947706    7.416779 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.436861    0.000478    7.417257 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.019442    0.765877    0.544468    7.961725 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      0.765877    0.000385    7.962110 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.010974    0.252690    0.427082    8.389192 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.252690    0.000210    8.389401 ^ _2083_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.016080    0.387280    0.303424    8.692825 v _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.387280    0.000353    8.693179 v _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011621    0.485186    0.387279    9.080458 ^ _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.485186    0.000226    9.080683 ^ _2093_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012733    0.342290    0.205100    9.285783 v _2093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0422_ (net)
                      0.342290    0.000221    9.286004 v _2099_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009522    0.283021    0.260985    9.546989 ^ _2099_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0427_ (net)
                      0.283021    0.000226    9.547215 ^ _2100_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006039    0.381580    0.374238    9.921453 ^ _2100_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0428_ (net)
                      0.381580    0.000126    9.921579 ^ _2101_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006151    0.301948    0.230884   10.152463 v _2101_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0429_ (net)
                      0.301948    0.000131   10.152595 v _2102_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003155    0.184578    0.182311   10.334906 ^ _2102_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0099_ (net)
                      0.184578    0.000033   10.334939 ^ _2386_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.334939   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924   24.485935 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143   24.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000512   24.793591 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.543591   clock uncertainty
                                  0.000000   24.543591   clock reconvergence pessimism
                                 -0.214842   24.328749   library setup time
                                             24.328749   data required time
---------------------------------------------------------------------------------------------
                                             24.328749   data required time
                                            -10.334939   data arrival time
---------------------------------------------------------------------------------------------
                                             13.993811   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2354_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000129    9.279411 ^ fanout203/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011539    0.235233    0.302970    9.582381 ^ fanout203/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net203 (net)
                      0.235233    0.000195    9.582577 ^ fanout202/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.018892    0.349186    0.362228    9.944804 ^ fanout202/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net202 (net)
                      0.349186    0.000171    9.944975 ^ _1887_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005971    0.218131    0.133438   10.078413 v _1887_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0246_ (net)
                      0.218131    0.000128   10.078541 v _1889_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.004245    0.265913    0.198040   10.276581 ^ _1889_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0068_ (net)
                      0.265913    0.000083   10.276664 ^ _2354_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.276664   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000833   24.791010 ^ _2354_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541010   clock uncertainty
                                  0.000000   24.541010   clock reconvergence pessimism
                                 -0.224365   24.316645   library setup time
                                             24.316645   data required time
---------------------------------------------------------------------------------------------
                                             24.316645   data required time
                                            -10.276664   data arrival time
---------------------------------------------------------------------------------------------
                                             14.039982   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2350_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359289    0.000118    8.966506 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033705    0.590872    0.515094    9.481600 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.590872    0.000355    9.481955 ^ fanout191/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027397    0.491262    0.472661    9.954617 ^ fanout191/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net191 (net)
                      0.491262    0.000283    9.954900 ^ _1850_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005049    0.201050    0.125265   10.080165 v _1850_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0213_ (net)
                      0.201050    0.000058   10.080222 v _1852_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003623    0.251371    0.185622   10.265844 ^ _1852_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0064_ (net)
                      0.251371    0.000066   10.265910 ^ _2350_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.265910   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153564    0.001195   24.791372 ^ _2350_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541372   clock uncertainty
                                  0.000000   24.541372   clock reconvergence pessimism
                                 -0.222772   24.318600   library setup time
                                             24.318600   data required time
---------------------------------------------------------------------------------------------
                                             24.318600   data required time
                                            -10.265910   data arrival time
---------------------------------------------------------------------------------------------
                                             14.052690   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359290    0.000651    8.967039 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010863    0.225588    0.308795    9.275834 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.225588    0.000209    9.276042 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027309    0.489045    0.439529    9.715571 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.489047    0.000598    9.716169 ^ _2081_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.008122    0.356596    0.235452    9.951621 v _2081_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0412_ (net)
                      0.356596    0.000196    9.951818 v _2082_/B (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.003693    0.504534    0.279881   10.231698 ^ _2082_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0096_ (net)
                      0.504534    0.000069   10.231768 ^ _2383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.231768   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000638   24.791283 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541283   clock uncertainty
                                  0.000000   24.541283   clock reconvergence pessimism
                                 -0.242884   24.298399   library setup time
                                             24.298399   data required time
---------------------------------------------------------------------------------------------
                                             24.298399   data required time
                                            -10.231768   data arrival time
---------------------------------------------------------------------------------------------
                                             14.066631   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2355_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000340    9.279623 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024618    0.446331    0.422779    9.702402 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.446331    0.000162    9.702563 ^ _1893_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006305    0.321620    0.240283    9.942847 v _1893_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0251_ (net)
                      0.321620    0.000083    9.942930 v _1894_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003733    0.288491    0.246708   10.189639 ^ _1894_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0069_ (net)
                      0.288491    0.000069   10.189708 ^ _2355_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.189708   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004198   24.485209 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334   24.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000464   24.789007 ^ _2355_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539007   clock uncertainty
                                  0.000000   24.539007   clock reconvergence pessimism
                                 -0.227190   24.311819   library setup time
                                             24.311819   data required time
---------------------------------------------------------------------------------------------
                                             24.311819   data required time
                                            -10.189708   data arrival time
---------------------------------------------------------------------------------------------
                                             14.122111   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359290    0.000651    8.967039 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010863    0.225588    0.308795    9.275834 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.225588    0.000209    9.276042 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027309    0.489045    0.439529    9.715571 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.489047    0.000568    9.716140 ^ _2088_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006920    0.229641    0.147055    9.863195 v _2088_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0418_ (net)
                      0.229641    0.000153    9.863348 v _2089_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004453    0.412680    0.276517   10.139865 ^ _2089_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0097_ (net)
                      0.412680    0.000087   10.139953 ^ _2384_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.139953   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000691   24.791336 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541336   clock uncertainty
                                  0.000000   24.541336   clock reconvergence pessimism
                                 -0.236891   24.304445   library setup time
                                             24.304445   data required time
---------------------------------------------------------------------------------------------
                                             24.304445   data required time
                                            -10.139953   data arrival time
---------------------------------------------------------------------------------------------
                                             14.164494   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2359_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317901    0.000483    8.941620 ^ fanout207/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014628    0.283493    0.337662    9.279283 ^ fanout207/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net207 (net)
                      0.283493    0.000340    9.279623 ^ fanout206/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024618    0.446331    0.422779    9.702402 ^ fanout206/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net206 (net)
                      0.446332    0.000552    9.702954 ^ _1930_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006103    0.221528    0.136706    9.839660 v _1930_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0284_ (net)
                      0.221528    0.000125    9.839786 v _1931_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004378    0.409810    0.292976   10.132762 ^ _1931_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0073_ (net)
                      0.409810    0.000086   10.132848 ^ _2359_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.132848   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004887   24.485899 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798   24.793697 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000831   24.794529 ^ _2359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.544529   clock uncertainty
                                  0.000000   24.544529   clock reconvergence pessimism
                                 -0.235718   24.308809   library setup time
                                             24.308809   data required time
---------------------------------------------------------------------------------------------
                                             24.308809   data required time
                                            -10.132848   data arrival time
---------------------------------------------------------------------------------------------
                                             14.175962   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2353_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000397    9.298157 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023553    0.429497    0.417475    9.715631 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.429497    0.000433    9.716064 ^ _1879_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005907    0.191504    0.134208    9.850273 v _1879_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0239_ (net)
                      0.191504    0.000073    9.850346 v _1880_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003489    0.391057    0.273208   10.123554 ^ _1880_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0067_ (net)
                      0.391057    0.000067   10.123620 ^ _2353_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.123620   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004198   24.485209 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334   24.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000465   24.789009 ^ _2353_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539009   clock uncertainty
                                  0.000000   24.539009   clock reconvergence pessimism
                                 -0.235629   24.303381   library setup time
                                             24.303381   data required time
---------------------------------------------------------------------------------------------
                                             24.303381   data required time
                                            -10.123620   data arrival time
---------------------------------------------------------------------------------------------
                                             14.179761   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2365_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000397    9.298157 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023553    0.429497    0.417475    9.715631 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.429497    0.000234    9.715865 ^ _1985_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005503    0.189184    0.129687    9.845552 v _1985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0333_ (net)
                      0.189184    0.000064    9.845616 v _1987_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003133    0.387192    0.248896   10.094512 ^ _1987_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0079_ (net)
                      0.387192    0.000034   10.094546 ^ _2365_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.094546   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004198   24.485209 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334   24.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000568   24.789112 ^ _2365_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539112   clock uncertainty
                                  0.000000   24.539112   clock reconvergence pessimism
                                 -0.235376   24.303736   library setup time
                                             24.303736   data required time
---------------------------------------------------------------------------------------------
                                             24.303736   data required time
                                            -10.094546   data arrival time
---------------------------------------------------------------------------------------------
                                             14.209190   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359290    0.000651    8.967039 ^ fanout190/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010863    0.225588    0.308795    9.275834 ^ fanout190/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net190 (net)
                      0.225588    0.000209    9.276042 ^ fanout188/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027309    0.489045    0.439529    9.715571 ^ fanout188/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net188 (net)
                      0.489045    0.000449    9.716022 ^ _2073_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.006072    0.311735    0.152951    9.868972 v _2073_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0405_ (net)
                      0.311735    0.000079    9.869051 v _2074_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004445    0.204479    0.199081   10.068131 ^ _2074_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0095_ (net)
                      0.204479    0.000084   10.068216 ^ _2382_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.068216   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000682   24.791327 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541328   clock uncertainty
                                  0.000000   24.541328   clock reconvergence pessimism
                                 -0.217853   24.323475   library setup time
                                             24.323475   data required time
---------------------------------------------------------------------------------------------
                                             24.323475   data required time
                                            -10.068216   data arrival time
---------------------------------------------------------------------------------------------
                                             14.255260   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2348_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342456    0.000761    5.393203 v fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.235938    0.392048    5.785252 v fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.236019    0.002472    5.787724 v _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.178149    0.156604    5.944327 ^ _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.178149    0.000164    5.944492 ^ fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.395911    0.379414    6.323905 ^ fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.395913    0.000737    6.324643 ^ fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.381775    0.405974    6.730617 ^ fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.381775    0.000144    6.730761 ^ fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.276463    0.341776    7.072537 ^ fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.276463    0.000142    7.072680 ^ fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.462025    0.430806    7.503485 ^ fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.462029    0.000751    7.504236 ^ fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.228591    0.322905    7.827141 ^ fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.228591    0.000121    7.827262 ^ _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.234758    0.155604    7.982865 v _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.234758    0.000212    7.983078 v fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.395595    0.415324    8.398401 v fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.395599    0.000698    8.399099 v fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.335488    0.412141    8.811240 v fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.335488    0.000118    8.811358 v fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033705    0.365652    0.504841    9.316198 v fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.365655    0.000640    9.316839 v _1833_/C1 (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
     1    0.007611    0.742113    0.549507    9.866346 ^ _1833_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi222_2)
                                                         _0198_ (net)
                      0.742113    0.000186    9.866532 ^ _1834_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.002879    0.214193    0.140708   10.007239 v _1834_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0062_ (net)
                      0.214193    0.000029   10.007269 v _2348_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.007269   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000655   24.791481 ^ _2348_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541483   clock uncertainty
                                  0.000000   24.541483   clock reconvergence pessimism
                                 -0.249493   24.291990   library setup time
                                             24.291990   data required time
---------------------------------------------------------------------------------------------
                                             24.291990   data required time
                                            -10.007269   data arrival time
---------------------------------------------------------------------------------------------
                                             14.284720   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2366_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000397    9.298157 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023553    0.429497    0.417475    9.715631 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.429497    0.000233    9.715864 ^ _1993_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005890    0.191012    0.133993    9.849857 v _1993_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0340_ (net)
                      0.191012    0.000127    9.849984 v _1995_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.002859    0.242438    0.173673   10.023657 ^ _1995_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0080_ (net)
                      0.242438    0.000028   10.023685 ^ _2366_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.023685   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162941    0.001412   24.798817 ^ _2366_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548817   clock uncertainty
                                  0.000000   24.548817   clock reconvergence pessimism
                                 -0.219941   24.328876   library setup time
                                             24.328876   data required time
---------------------------------------------------------------------------------------------
                                             24.328876   data required time
                                            -10.023685   data arrival time
---------------------------------------------------------------------------------------------
                                             14.305190   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2352_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424519    0.000155    8.569418 ^ fanout208/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.016800    0.317900    0.371719    8.941137 ^ fanout208/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net208 (net)
                      0.317900    0.000113    8.941250 ^ fanout200/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.016681    0.315295    0.356510    9.297759 ^ fanout200/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net200 (net)
                      0.315295    0.000397    9.298157 ^ fanout196/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.023553    0.429497    0.417475    9.715631 ^ fanout196/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net196 (net)
                      0.429497    0.000464    9.716095 ^ _1870_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005191    0.202715    0.126188    9.842283 v _1870_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0231_ (net)
                      0.202715    0.000052    9.842335 v _1872_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004450    0.229021    0.146034    9.988369 ^ _1872_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0066_ (net)
                      0.229021    0.000094    9.988462 ^ _2352_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.988462   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004198   24.485209 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334   24.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000604   24.789148 ^ _2352_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539148   clock uncertainty
                                  0.000000   24.539148   clock reconvergence pessimism
                                 -0.220688   24.318460   library setup time
                                             24.318460   data required time
---------------------------------------------------------------------------------------------
                                             24.318460   data required time
                                             -9.988462   data arrival time
---------------------------------------------------------------------------------------------
                                             14.329998   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.168451    0.755940    1.547439 ^ _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.168451    0.000098    1.547537 ^ fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.267242    0.301722    1.849259 ^ fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.267242    0.000239    1.849499 ^ fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.211789    0.286158    2.135657 ^ fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.211789    0.000157    2.135813 ^ fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.217922    0.280046    2.415859 ^ fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.217922    0.000075    2.415935 ^ fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.380764    0.377667    2.793602 ^ fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.380764    0.000238    2.793840 ^ fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.204379    0.298725    3.092565 ^ fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.204379    0.000096    3.092661 ^ fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.377644    0.373481    3.466141 ^ fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.377644    0.000246    3.466388 ^ _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.178063    0.149604    3.615991 v _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.178063    0.000111    3.616103 v fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.324070    0.425782    4.041885 v fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.324072    0.000485    4.042369 v fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.291357    0.450143    4.492512 v fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.291359    0.000414    4.492926 v fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.245518    0.383972    4.876898 v fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.245522    0.000544    4.877442 v _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.318702    0.243148    5.120590 ^ _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.318702    0.000089    5.120679 ^ fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.406575    0.395306    5.515985 ^ fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.406577    0.000546    5.516531 ^ fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.415804    0.407558    5.924089 ^ fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.415805    0.000423    5.924512 ^ _1822_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     2    0.017156    0.703570    0.568511    6.493023 ^ _1822_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0188_ (net)
                      0.703570    0.000287    6.493310 ^ _2098_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     2    0.014954    0.656307    1.042854    7.536165 ^ _2098_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0426_ (net)
                      0.656307    0.000290    7.536455 ^ _2105_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.010374    0.283729    0.558051    8.094505 ^ _2105_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _0432_ (net)
                      0.283729    0.000120    8.094625 ^ _2106_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     2    0.027962    0.371913    0.202483    8.297109 v _2106_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0433_ (net)
                      0.371914    0.000381    8.297490 v _2109_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010135    0.292094    0.253334    8.550824 ^ _2109_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0436_ (net)
                      0.292094    0.000202    8.551026 ^ _2111_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.016702    0.333425    0.413528    8.964554 ^ _2111_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0438_ (net)
                      0.333425    0.000140    8.964694 ^ _2114_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008428    0.298246    0.249768    9.214462 v _2114_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0440_ (net)
                      0.298246    0.000100    9.214562 v _2118_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.006708    0.249757    0.501623    9.716186 v _2118_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0444_ (net)
                      0.249757    0.000093    9.716279 v _2120_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004167    0.413946    0.250979    9.967257 ^ _2120_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0101_ (net)
                      0.413946    0.000051    9.967308 ^ _2388_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.967308   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005299   24.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091   24.791401 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001148   24.792549 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542549   clock uncertainty
                                  0.000000   24.542549   clock reconvergence pessimism
                                 -0.236664   24.305885   library setup time
                                             24.305885   data required time
---------------------------------------------------------------------------------------------
                                             24.305885   data required time
                                             -9.967308   data arrival time
---------------------------------------------------------------------------------------------
                                             14.338578   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2349_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359289    0.000118    8.966506 ^ fanout192/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.033705    0.590872    0.515094    9.481600 ^ fanout192/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net192 (net)
                      0.590872    0.000353    9.481953 ^ _1840_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005582    0.412468    0.148363    9.630316 v _1840_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0204_ (net)
                      0.412468    0.000067    9.630383 v _1841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003907    0.216556    0.219196    9.849578 ^ _1841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0063_ (net)
                      0.216556    0.000046    9.849625 ^ _2349_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.849625   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924   24.485935 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143   24.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000858   24.793936 ^ _2349_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.543938   clock uncertainty
                                  0.000000   24.543938   clock reconvergence pessimism
                                 -0.218352   24.325586   library setup time
                                             24.325586   data required time
---------------------------------------------------------------------------------------------
                                             24.325586   data required time
                                             -9.849625   data arrival time
---------------------------------------------------------------------------------------------
                                             14.475962   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359290    0.000522    8.966910 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025537    0.460989    0.439587    9.406497 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.460989    0.000766    9.407263 ^ _2067_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005946    0.197529    0.135191    9.542454 v _2067_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0400_ (net)
                      0.197529    0.000123    9.542577 v _2068_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003621    0.396190    0.257153    9.799729 ^ _2068_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0094_ (net)
                      0.396190    0.000069    9.799799 ^ _2381_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.799799   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005526   24.486538 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785   24.788322 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000549   24.788872 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.538874   clock uncertainty
                                  0.000000   24.538874   clock reconvergence pessimism
                                 -0.236362   24.302511   library setup time
                                             24.302511   data required time
---------------------------------------------------------------------------------------------
                                             24.302511   data required time
                                             -9.799799   data arrival time
---------------------------------------------------------------------------------------------
                                             14.502712   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000600    6.360136 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030631    0.542278    0.495256    6.855392 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.542280    0.000602    6.855994 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023699    0.426395    0.450106    7.306099 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.426396    0.000481    7.306581 ^ _1802_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.009687    0.227962    0.378549    7.685129 ^ _1802_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.227962    0.000291    7.685421 ^ fanout232/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013770    0.269445    0.313502    7.998923 ^ fanout232/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net232 (net)
                      0.269445    0.000113    7.999035 ^ fanout225/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.024665    0.447058    0.421232    8.420267 ^ fanout225/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net225 (net)
                      0.447058    0.000330    8.420598 ^ fanout223/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030187    0.535163    0.488599    8.909197 ^ fanout223/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net223 (net)
                      0.535166    0.000637    8.909834 ^ fanout221/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027225    0.488500    0.467457    9.377292 ^ fanout221/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net221 (net)
                      0.488500    0.000396    9.377687 ^ _2056_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005055    0.297324    0.204746    9.582433 v _2056_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0390_ (net)
                      0.297324    0.000053    9.582486 v _2057_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003688    0.191288    0.186655    9.769141 ^ _2057_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0093_ (net)
                      0.191288    0.000043    9.769184 ^ _2380_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.769184   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005526   24.486538 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785   24.788322 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000695   24.789019 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539019   clock uncertainty
                                  0.000000   24.539019   clock reconvergence pessimism
                                 -0.216969   24.322048   library setup time
                                             24.322048   data required time
---------------------------------------------------------------------------------------------
                                             24.322048   data required time
                                             -9.769184   data arrival time
---------------------------------------------------------------------------------------------
                                             14.552865   slack (MET)


Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000221    4.473842 ^ _2034_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005772    0.244669    0.179490    4.653332 v _2034_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0371_ (net)
                      0.244669    0.000081    4.653413 v fanout143/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014710    0.265836    0.334855    4.988268 v fanout143/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net143 (net)
                      0.265836    0.000124    4.988393 v fanout139/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020503    0.349378    0.394117    5.382510 v fanout139/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net139 (net)
                      0.349378    0.000261    5.382771 v fanout134/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030191    0.334852    0.487826    5.870596 v fanout134/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net134 (net)
                      0.334852    0.000326    5.870923 v _2046_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     3    0.017545    0.356105    0.597975    6.468898 v _2046_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _0381_ (net)
                      0.356105    0.000175    6.469073 v _2058_/A2 (gf180mcu_fd_sc_mcu7t5v0__or4_1)
     2    0.019105    0.436861    0.947706    7.416779 v _2058_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_1)
                                                         _0391_ (net)
                      0.436861    0.000478    7.417257 v _2076_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     3    0.019442    0.765877    0.544468    7.961725 ^ _2076_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                                         _0407_ (net)
                      0.765877    0.000385    7.962110 ^ _2080_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.010974    0.252690    0.427082    8.389192 ^ _2080_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0411_ (net)
                      0.252690    0.000210    8.389401 ^ _2083_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.016080    0.387280    0.303424    8.692825 v _2083_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0413_ (net)
                      0.387280    0.000353    8.693179 v _2092_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.011621    0.485186    0.387279    9.080458 ^ _2092_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0421_ (net)
                      0.485186    0.000226    9.080683 ^ _2093_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012733    0.342290    0.205100    9.285783 v _2093_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0422_ (net)
                      0.342290    0.000236    9.286019 v _2095_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006432    0.237191    0.229334    9.515353 ^ _2095_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0424_ (net)
                      0.237191    0.000139    9.515492 ^ _2097_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004531    0.278444    0.193612    9.709105 v _2097_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0098_ (net)
                      0.278444    0.000091    9.709196 v _2385_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.709196   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005299   24.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091   24.791401 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154041    0.000345   24.791746 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541748   clock uncertainty
                                  0.000000   24.541748   clock reconvergence pessimism
                                 -0.269995   24.271751   library setup time
                                             24.271751   data required time
---------------------------------------------------------------------------------------------
                                             24.271751   data required time
                                             -9.709196   data arrival time
---------------------------------------------------------------------------------------------
                                             14.562555   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2346_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359290    0.000522    8.966910 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025537    0.460989    0.439587    9.406497 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.460989    0.000460    9.406958 ^ _1817_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005381    0.197761    0.128722    9.535679 v _1817_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0184_ (net)
                      0.197761    0.000109    9.535789 v _1819_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005400    0.287280    0.205510    9.741299 ^ _1819_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0060_ (net)
                      0.287280    0.000119    9.741418 ^ _2346_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.741418   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924   24.485935 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143   24.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000702   24.793779 ^ _2346_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.543781   clock uncertainty
                                  0.000000   24.543781   clock reconvergence pessimism
                                 -0.226115   24.317667   library setup time
                                             24.317667   data required time
---------------------------------------------------------------------------------------------
                                             24.317667   data required time
                                             -9.741418   data arrival time
---------------------------------------------------------------------------------------------
                                             14.576249   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2345_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000698    8.569962 ^ fanout193/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.019496    0.359289    0.396426    8.966388 ^ fanout193/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net193 (net)
                      0.359290    0.000522    8.966910 ^ fanout189/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025537    0.460989    0.439587    9.406497 ^ fanout189/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net189 (net)
                      0.460989    0.000513    9.407010 ^ _1806_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005044    0.187245    0.124881    9.531892 v _1806_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0174_ (net)
                      0.187245    0.000057    9.531949 v _1808_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003813    0.260664    0.183737    9.715686 ^ _1808_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0059_ (net)
                      0.260664    0.000045    9.715731 ^ _2345_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.715731   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924   24.485935 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143   24.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000520   24.793598 ^ _2345_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.543600   clock uncertainty
                                  0.000000   24.543600   clock reconvergence pessimism
                                 -0.223194   24.320406   library setup time
                                             24.320406   data required time
---------------------------------------------------------------------------------------------
                                             24.320406   data required time
                                             -9.715731   data arrival time
---------------------------------------------------------------------------------------------
                                             14.604675   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000733    8.569997 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031950    0.563138    0.503345    9.073341 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.563138    0.000342    9.073684 ^ _2044_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006289    0.222473    0.141228    9.214911 v _2044_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0380_ (net)
                      0.222473    0.000131    9.215043 v _2045_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003710    0.397360    0.265674    9.480717 ^ _2045_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0091_ (net)
                      0.397360    0.000072    9.480789 ^ _2378_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.480789   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000670   24.792633 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542633   clock uncertainty
                                  0.000000   24.542633   clock reconvergence pessimism
                                 -0.235484   24.307150   library setup time
                                             24.307150   data required time
---------------------------------------------------------------------------------------------
                                             24.307150   data required time
                                             -9.480789   data arrival time
---------------------------------------------------------------------------------------------
                                             14.826362   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000733    8.569997 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031950    0.563138    0.503345    9.073341 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.563138    0.000473    9.073814 ^ _2032_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004399    0.123692    0.408634    9.482448 v _2032_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0089_ (net)
                      0.123692    0.000091    9.482539 v _2376_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.482539   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000256   24.790928 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540928   clock uncertainty
                                  0.000000   24.540928   clock reconvergence pessimism
                                 -0.223537   24.317392   library setup time
                                             24.317392   data required time
---------------------------------------------------------------------------------------------
                                             24.317392   data required time
                                             -9.482539   data arrival time
---------------------------------------------------------------------------------------------
                                             14.834852   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000733    8.569997 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031950    0.563138    0.503345    9.073341 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.563138    0.000426    9.073768 ^ _2039_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005296    0.209213    0.129073    9.202841 v _2039_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0376_ (net)
                      0.209213    0.000058    9.202898 v _2040_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003489    0.392049    0.259097    9.461995 ^ _2040_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0090_ (net)
                      0.392049    0.000063    9.462058 ^ _2377_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.462058   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000727   24.792690 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542690   clock uncertainty
                                  0.000000   24.542690   clock reconvergence pessimism
                                 -0.235138   24.307552   library setup time
                                             24.307552   data required time
---------------------------------------------------------------------------------------------
                                             24.307552   data required time
                                             -9.462058   data arrival time
---------------------------------------------------------------------------------------------
                                             14.845494   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000121    7.877582 v _1805_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.008474    0.373893    0.263411    8.140992 ^ _1805_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0173_ (net)
                      0.373893    0.000212    8.141205 ^ fanout209/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.023612    0.424519    0.428059    8.569263 ^ fanout209/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net209 (net)
                      0.424523    0.000733    8.569997 ^ fanout194/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031950    0.563138    0.503345    9.073341 ^ fanout194/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net194 (net)
                      0.563138    0.000479    9.073820 ^ _2051_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005832    0.215288    0.135625    9.209445 v _2051_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0386_ (net)
                      0.215288    0.000121    9.209566 v _2052_/A3 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.003380    0.242018    0.205492    9.415057 ^ _2052_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0092_ (net)
                      0.242018    0.000036    9.415093 ^ _2379_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              9.415093   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000723   24.792686 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542686   clock uncertainty
                                  0.000000   24.542686   clock reconvergence pessimism
                                 -0.221552   24.321135   library setup time
                                             24.321135   data required time
---------------------------------------------------------------------------------------------
                                             24.321135   data required time
                                             -9.415093   data arrival time
---------------------------------------------------------------------------------------------
                                             14.906039   slack (MET)


Startpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: pll_out (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001010    0.798415 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.005172    0.151335    0.746096    1.544511 ^ _2318_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net100 (net)
                      0.151335    0.000065    1.544576 ^ fanout302/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013641    0.266725    0.298355    1.842931 ^ fanout302/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net302 (net)
                      0.266725    0.000244    1.843175 ^ fanout301/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.017162    0.322460    0.351819    2.194994 ^ fanout301/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net301 (net)
                      0.322460    0.000410    2.195404 ^ fanout300/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020585    0.376306    0.393415    2.588819 ^ fanout300/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net300 (net)
                      0.376306    0.000489    2.589307 ^ fanout299/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010128    0.214498    0.304222    2.893529 ^ fanout299/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net299 (net)
                      0.214498    0.000185    2.893714 ^ fanout298/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.019983    0.366173    0.368536    3.262250 ^ fanout298/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net298 (net)
                      0.366173    0.000368    3.262618 ^ output100/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074382    0.339363    0.459731    3.722349 ^ output100/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         pll_out (net)
                      0.339364    0.001102    3.723451 ^ pll_out (out)
                                              3.723451   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -3.723451   data arrival time
---------------------------------------------------------------------------------------------
                                             15.226547   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2302_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000327    6.712739 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021267    0.360712    0.398559    7.111299 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.360714    0.000439    7.111737 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027329    0.309928    0.473784    7.585521 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.309930    0.000481    7.586002 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025504    0.424074    0.450914    8.036916 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.424074    0.000220    8.037136 v fanout328/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.024417    0.285834    0.475333    8.512469 v fanout328/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net328 (net)
                      0.285837    0.000480    8.512949 v _1304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003641    0.242041    0.205040    8.717988 ^ _1304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0019_ (net)
                      0.242041    0.000043    8.718031 ^ _2302_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.718031   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153564    0.001174   24.791349 ^ _2302_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541351   clock uncertainty
                                  0.000000   24.541351   clock reconvergence pessimism
                                 -0.221751   24.319599   library setup time
                                             24.319599   data required time
---------------------------------------------------------------------------------------------
                                             24.319599   data required time
                                             -8.718031   data arrival time
---------------------------------------------------------------------------------------------
                                             15.601568   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2304_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000327    6.712739 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021267    0.360712    0.398559    7.111299 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.360714    0.000439    7.111737 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027329    0.309928    0.473784    7.585521 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.309930    0.000481    7.586002 v fanout330/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.025504    0.424074    0.450914    8.036916 v fanout330/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net330 (net)
                      0.424076    0.000486    8.037402 v fanout329/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011505    0.223992    0.342630    8.380032 v fanout329/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net329 (net)
                      0.223992    0.000153    8.380185 v _1319_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002956    0.230089    0.175157    8.555342 ^ _1319_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0021_ (net)
                      0.230089    0.000030    8.555372 ^ _2304_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.555372   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004411   24.485422 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942   24.789364 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152642    0.000361   24.789724 ^ _2304_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539726   clock uncertainty
                                  0.000000   24.539726   clock reconvergence pessimism
                                 -0.220625   24.319099   library setup time
                                             24.319099   data required time
---------------------------------------------------------------------------------------------
                                             24.319099   data required time
                                             -8.555372   data arrival time
---------------------------------------------------------------------------------------------
                                             15.763728   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2325_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356226    0.000691    6.779991 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022145    0.374274    0.429196    7.209187 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.374277    0.000594    7.209781 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025715    0.296118    0.468136    7.677917 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.296118    0.000144    7.678060 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028124    0.316183    0.458280    8.136340 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.316185    0.000506    8.136847 v _1767_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.012457    0.312142    0.261857    8.398704 ^ _1767_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1141_ (net)
                      0.312142    0.000215    8.398918 ^ _1769_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003684    0.153229    0.116894    8.515812 v _1769_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0042_ (net)
                      0.153229    0.000068    8.515881 v _2325_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.515881   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005526   24.486538 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785   24.788322 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000595   24.788918 ^ _2325_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.538919   clock uncertainty
                                  0.000000   24.538919   clock reconvergence pessimism
                                 -0.230726   24.308193   library setup time
                                             24.308193   data required time
---------------------------------------------------------------------------------------------
                                             24.308193   data required time
                                             -8.515881   data arrival time
---------------------------------------------------------------------------------------------
                                             15.792314   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2324_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356226    0.000691    6.779991 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022145    0.374274    0.429196    7.209187 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.374277    0.000594    7.209781 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025715    0.296118    0.468136    7.677917 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.296118    0.000144    7.678060 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028124    0.316183    0.458280    8.136340 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.316188    0.000741    8.137080 v _1764_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011738    0.300046    0.254646    8.391726 ^ _1764_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1139_ (net)
                      0.300046    0.000181    8.391908 ^ _1766_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.002996    0.142305    0.108074    8.499982 v _1766_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0041_ (net)
                      0.142305    0.000030    8.500012 v _2324_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.500012   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005526   24.486538 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785   24.788322 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000682   24.789005 ^ _2324_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539005   clock uncertainty
                                  0.000000   24.539005   clock reconvergence pessimism
                                 -0.227453   24.311552   library setup time
                                             24.311552   data required time
---------------------------------------------------------------------------------------------
                                             24.311552   data required time
                                             -8.500012   data arrival time
---------------------------------------------------------------------------------------------
                                             15.811541   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2320_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293949    0.000869    7.565979 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026875    0.305237    0.450100    8.016079 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.305239    0.000404    8.016482 v _1755_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.006613    0.221988    0.198368    8.214851 ^ _1755_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1134_ (net)
                      0.221988    0.000144    8.214995 ^ _1756_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.009531    0.307332    0.217490    8.432486 v _1756_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0037_ (net)
                      0.307332    0.000182    8.432667 v _2320_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.432667   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000561   24.791388 ^ _2320_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541388   clock uncertainty
                                  0.000000   24.541388   clock reconvergence pessimism
                                 -0.279395   24.261993   library setup time
                                             24.261993   data required time
---------------------------------------------------------------------------------------------
                                             24.261993   data required time
                                             -8.432667   data arrival time
---------------------------------------------------------------------------------------------
                                             15.829326   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2339_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000370    7.134484 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023927    0.400419    0.424242    7.558725 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.400420    0.000406    7.559131 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012447    0.236552    0.347073    7.906204 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.236552    0.000100    7.906304 v _1198_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005230    0.356279    0.289078    8.195382 ^ _1198_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0614_ (net)
                      0.356279    0.000058    8.195440 ^ _1200_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.003554    0.277017    0.245251    8.440691 v _1200_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0000_ (net)
                      0.277017    0.000039    8.440730 v _2339_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.440730   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000258   24.790930 ^ _2339_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540930   clock uncertainty
                                  0.000000   24.540930   clock reconvergence pessimism
                                 -0.269810   24.271120   library setup time
                                             24.271120   data required time
---------------------------------------------------------------------------------------------
                                             24.271120   data required time
                                             -8.440730   data arrival time
---------------------------------------------------------------------------------------------
                                             15.830392   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2323_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000370    7.134484 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023927    0.400419    0.424242    7.558725 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.400420    0.000410    7.559136 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025366    0.293572    0.473916    8.033051 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.293575    0.000541    8.033592 v _1762_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010986    0.286833    0.240429    8.274022 ^ _1762_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1138_ (net)
                      0.286833    0.000113    8.274135 ^ _1763_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.003744    0.209961    0.168580    8.442715 v _1763_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0040_ (net)
                      0.209961    0.000044    8.442759 v _2323_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.442759   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000702   24.792665 ^ _2323_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542665   clock uncertainty
                                  0.000000   24.542665   clock reconvergence pessimism
                                 -0.247897   24.294767   library setup time
                                             24.294767   data required time
---------------------------------------------------------------------------------------------
                                             24.294767   data required time
                                             -8.442759   data arrival time
---------------------------------------------------------------------------------------------
                                             15.852010   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2286_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000131    7.877591 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009958    0.487363    0.365185    8.242777 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.487363    0.000216    8.242992 ^ _1204_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003785    0.180541    0.139468    8.382461 v _1204_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0003_ (net)
                      0.180541    0.000044    8.382504 v _2286_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.382504   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000586   24.791412 ^ _2286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541412   clock uncertainty
                                  0.000000   24.541412   clock reconvergence pessimism
                                 -0.238690   24.302725   library setup time
                                             24.302725   data required time
---------------------------------------------------------------------------------------------
                                             24.302725   data required time
                                             -8.382504   data arrival time
---------------------------------------------------------------------------------------------
                                             15.920218   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2322_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000370    7.134484 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023927    0.400419    0.424242    7.558725 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.400420    0.000410    7.559136 v fanout311/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025366    0.293572    0.473916    8.033051 v fanout311/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net311 (net)
                      0.293573    0.000317    8.033369 v _1759_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010944    0.288450    0.239994    8.273363 ^ _1759_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1136_ (net)
                      0.288450    0.000155    8.273518 ^ _1761_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003919    0.151272    0.117240    8.390758 v _1761_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0039_ (net)
                      0.151272    0.000047    8.390804 v _2322_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.390804   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000268   24.792231 ^ _2322_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542233   clock uncertainty
                                  0.000000   24.542233   clock reconvergence pessimism
                                 -0.229052   24.313179   library setup time
                                             24.313179   data required time
---------------------------------------------------------------------------------------------
                                             24.313179   data required time
                                             -8.390804   data arrival time
---------------------------------------------------------------------------------------------
                                             15.922375   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2292_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356226    0.000691    6.779991 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022145    0.374274    0.429196    7.209187 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.374277    0.000594    7.209781 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025715    0.296118    0.468136    7.677917 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.296118    0.000144    7.678060 v fanout318/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028124    0.316183    0.458280    8.136340 v fanout318/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net318 (net)
                      0.316187    0.000656    8.136996 v _1230_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003536    0.242991    0.212212    8.349208 ^ _1230_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0009_ (net)
                      0.242991    0.000039    8.349247 ^ _2292_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.349247   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005526   24.486538 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785   24.788322 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000654   24.788977 ^ _2292_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.538979   clock uncertainty
                                  0.000000   24.538979   clock reconvergence pessimism
                                 -0.222613   24.316364   library setup time
                                             24.316364   data required time
---------------------------------------------------------------------------------------------
                                             24.316364   data required time
                                             -8.349247   data arrival time
---------------------------------------------------------------------------------------------
                                             15.967118   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2321_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000370    7.134484 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023927    0.400419    0.424242    7.558725 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.400420    0.000406    7.559131 v fanout312/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.012447    0.236552    0.347073    7.906204 v fanout312/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net312 (net)
                      0.236552    0.000230    7.906434 v _1757_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011214    0.293539    0.225841    8.132275 ^ _1757_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _1135_ (net)
                      0.293539    0.000165    8.132440 ^ _1758_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004373    0.202424    0.175273    8.307713 v _1758_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0038_ (net)
                      0.202424    0.000087    8.307800 v _2321_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.307800   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000293   24.792255 ^ _2321_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542257   clock uncertainty
                                  0.000000   24.542257   clock reconvergence pessimism
                                 -0.245477   24.296780   library setup time
                                             24.296780   data required time
---------------------------------------------------------------------------------------------
                                             24.296780   data required time
                                             -8.307800   data arrival time
---------------------------------------------------------------------------------------------
                                             15.988981   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2340_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293949    0.000869    7.565979 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026875    0.305237    0.450100    8.016079 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.305238    0.000375    8.016454 v _1197_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004422    0.416159    0.285493    8.301946 ^ _1197_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0001_ (net)
                      0.416159    0.000091    8.302036 ^ _2340_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.302036   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000655   24.791481 ^ _2340_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541483   clock uncertainty
                                  0.000000   24.541483   clock reconvergence pessimism
                                 -0.236928   24.304554   library setup time
                                             24.304554   data required time
---------------------------------------------------------------------------------------------
                                             24.304554   data required time
                                             -8.302036   data arrival time
---------------------------------------------------------------------------------------------
                                             16.002518   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2332_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293947    0.000751    7.565861 v fanout315/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010963    0.213441    0.311600    7.877460 v fanout315/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net315 (net)
                      0.213441    0.000131    7.877591 v _1203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.009958    0.487363    0.365185    8.242777 ^ _1203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0049_ (net)
                      0.487363    0.000215    8.242991 ^ _2332_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.242991   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000323   24.791149 ^ _2332_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541151   clock uncertainty
                                  0.000000   24.541151   clock reconvergence pessimism
                                 -0.241567   24.299583   library setup time
                                             24.299583   data required time
---------------------------------------------------------------------------------------------
                                             24.299583   data required time
                                             -8.242991   data arrival time
---------------------------------------------------------------------------------------------
                                             16.056593   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2369_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293949    0.000869    7.565979 v fanout314/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026875    0.305237    0.450100    8.016079 v fanout314/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net314 (net)
                      0.305237    0.000203    8.016281 v _2003_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003664    0.249103    0.211183    8.227465 ^ _2003_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0082_ (net)
                      0.249103    0.000042    8.227506 ^ _2369_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.227506   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000590   24.791416 ^ _2369_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541416   clock uncertainty
                                  0.000000   24.541416   clock reconvergence pessimism
                                 -0.222548   24.318869   library setup time
                                             24.318869   data required time
---------------------------------------------------------------------------------------------
                                             24.318869   data required time
                                             -8.227506   data arrival time
---------------------------------------------------------------------------------------------
                                             16.091364   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2288_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306987    0.000194    6.334619 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.374160    0.419283    6.753902 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.374160    0.000369    6.754272 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.324564    0.487818    7.242090 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.324564    0.000223    7.242313 v fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020946    0.356201    0.412366    7.654680 v fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.356201    0.000142    7.654822 v _1210_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005782    0.346416    0.277854    7.932676 ^ _1210_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0621_ (net)
                      0.346416    0.000077    7.932754 ^ _1211_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003794    0.256870    0.205563    8.138316 v _1211_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0005_ (net)
                      0.256870    0.000044    8.138360 v _2288_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.138360   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000711   24.791382 ^ _2288_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541384   clock uncertainty
                                  0.000000   24.541384   clock reconvergence pessimism
                                 -0.263342   24.278040   library setup time
                                             24.278040   data required time
---------------------------------------------------------------------------------------------
                                             24.278040   data required time
                                             -8.138360   data arrival time
---------------------------------------------------------------------------------------------
                                             16.139681   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2287_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306987    0.000194    6.334619 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.374160    0.419283    6.753902 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.374160    0.000369    6.754272 v fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.324564    0.487818    7.242090 v fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.324564    0.000223    7.242313 v fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020946    0.356201    0.412366    7.654680 v fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.356201    0.000163    7.654842 v _1206_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005299    0.319270    0.273042    7.927885 ^ _1206_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0618_ (net)
                      0.319270    0.000065    7.927949 ^ _1207_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003784    0.244114    0.201312    8.129261 v _1207_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0004_ (net)
                      0.244114    0.000044    8.129306 v _2287_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.129306   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000787   24.791458 ^ _2287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541460   clock uncertainty
                                  0.000000   24.541460   clock reconvergence pessimism
                                 -0.259248   24.282211   library setup time
                                             24.282211   data required time
---------------------------------------------------------------------------------------------
                                             24.282211   data required time
                                             -8.129306   data arrival time
---------------------------------------------------------------------------------------------
                                             16.152905   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2317_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000111    6.712523 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029426    0.327430    0.452684    7.165206 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.327436    0.000781    7.165987 v fanout324/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029109    0.325000    0.474522    7.640510 v fanout324/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net324 (net)
                      0.325002    0.000421    7.640931 v _1418_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004320    0.276444    0.228506    7.869437 ^ _1418_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0800_ (net)
                      0.276444    0.000053    7.869490 ^ _1419_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004750    0.152819    0.295840    8.165330 ^ _1419_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0034_ (net)
                      0.152819    0.000099    8.165428 ^ _2317_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              8.165428   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001013   24.798416 ^ _2317_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548418   clock uncertainty
                                  0.000000   24.548418   clock reconvergence pessimism
                                 -0.210054   24.338364   library setup time
                                             24.338364   data required time
---------------------------------------------------------------------------------------------
                                             24.338364   data required time
                                             -8.165428   data arrival time
---------------------------------------------------------------------------------------------
                                             16.172934   slack (MET)


Startpoint: _2393_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[18] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.000905    0.791083 ^ _2393_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.004724    0.145067    0.739831    1.530913 ^ _2393_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net76 (net)
                      0.145067    0.000056    1.530969 ^ fanout248/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.015823    0.300734    0.317507    1.848477 ^ fanout248/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net248 (net)
                      0.300734    0.000277    1.848754 ^ fanout247/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025973    0.467933    0.437828    2.286582 ^ fanout247/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net247 (net)
                      0.467933    0.000373    2.286954 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075164    0.343041    0.480319    2.767273 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[18] (net)
                      0.343043    0.001333    2.768606 ^ debug_dco_word[18] (out)
                                              2.768606   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.768606   data arrival time
---------------------------------------------------------------------------------------------
                                             16.181393   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[0] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.243281    0.803222    1.594684 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.243281    0.000113    1.594798 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022239    0.402295    0.394644    1.989442 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.402295    0.000321    1.989763 ^ _2440_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007273    0.172052    0.280844    2.270607 ^ _2440_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net67 (net)
                      0.172052    0.000157    2.270764 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076768    0.346473    0.422639    2.693403 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[0] (net)
                      0.346515    0.002130    2.695533 ^ debug_dco_word[0] (out)
                                              2.695533   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.695533   data arrival time
---------------------------------------------------------------------------------------------
                                             16.254467   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2318_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.243281    0.803222    1.594684 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.243281    0.000113    1.594798 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022239    0.402295    0.394644    1.989442 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.402295    0.000286    1.989728 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.023740    0.409869    0.300469    2.290197 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.409869    0.000301    2.290499 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022455    0.543213    0.424751    2.715250 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.543213    0.000399    2.715650 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021921    0.376961    0.204064    2.919714 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.376961    0.000228    2.919942 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.028914    0.639588    0.467859    3.387801 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.639589    0.000655    3.388457 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.013680    0.568136    0.287576    3.676033 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.568136    0.000337    3.676369 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016626    1.113480    0.780693    4.457062 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.113480    0.000332    4.457395 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.032091    0.431397    0.257335    4.714729 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.431398    0.000729    4.715458 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.034961    0.485039    0.383804    5.099263 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.485040    0.001117    5.100379 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.040993    0.413967    0.261292    5.361671 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.413968    0.001118    5.362789 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.033612    0.711186    0.426740    5.789528 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.711186    0.000913    5.790442 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.032337    0.377509    0.249946    6.040388 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.377512    0.001739    6.042127 v _1387_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.023732    0.605159    0.357319    6.399446 ^ _1387_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0773_ (net)
                      0.605159    0.000845    6.400290 ^ _1405_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004474    0.319121    0.203280    6.603571 v _1405_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0789_ (net)
                      0.319121    0.000091    6.603662 v _1410_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.025738    0.299023    0.470582    7.074244 v _1410_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0793_ (net)
                      0.299027    0.000649    7.074893 v _1417_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     3    0.015059    0.704129    0.430438    7.505332 ^ _1417_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                                         _0799_ (net)
                      0.704129    0.000282    7.505613 ^ _1420_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.006968    0.180564    0.325870    7.831483 ^ _1420_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0801_ (net)
                      0.180564    0.000159    7.831642 ^ _1423_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004609    0.331906    0.119944    7.951586 v _1423_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0035_ (net)
                      0.331906    0.000091    7.951677 v _2318_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.951677   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001011   24.798414 ^ _2318_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548416   clock uncertainty
                                  0.000000   24.548416   clock reconvergence pessimism
                                 -0.285534   24.262882   library setup time
                                             24.262882   data required time
---------------------------------------------------------------------------------------------
                                             24.262882   data required time
                                             -7.951677   data arrival time
---------------------------------------------------------------------------------------------
                                             16.311205   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2343_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000194    6.359730 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.401839    0.428844    6.788574 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.401839    0.000369    6.788943 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515822    0.474330    7.263274 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.515822    0.000223    7.263497 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020946    0.382762    0.421534    7.685031 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.382762    0.000280    7.685311 ^ _1797_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003854    0.140942    0.314632    7.999943 ^ _1797_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0057_ (net)
                      0.140942    0.000045    7.999989 ^ _2343_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.999989   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152741    0.000842   24.791513 ^ _2343_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541515   clock uncertainty
                                  0.000000   24.541515   clock reconvergence pessimism
                                 -0.210621   24.330894   library setup time
                                             24.330894   data required time
---------------------------------------------------------------------------------------------
                                             24.330894   data required time
                                             -7.999989   data arrival time
---------------------------------------------------------------------------------------------
                                             16.330906   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2342_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000194    6.359730 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.401839    0.428844    6.788574 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.401839    0.000369    6.788943 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515822    0.474330    7.263274 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.515822    0.000223    7.263497 ^ fanout336/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020946    0.382762    0.421534    7.685031 ^ fanout336/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net336 (net)
                      0.382762    0.000299    7.685331 ^ _1796_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003704    0.138734    0.313093    7.998424 ^ _1796_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0056_ (net)
                      0.138734    0.000044    7.998467 ^ _2342_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.998467   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152741    0.000878   24.791550 ^ _2342_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541550   clock uncertainty
                                  0.000000   24.541550   clock reconvergence pessimism
                                 -0.210208   24.331341   library setup time
                                             24.331341   data required time
---------------------------------------------------------------------------------------------
                                             24.331341   data required time
                                             -7.998467   data arrival time
---------------------------------------------------------------------------------------------
                                             16.332872   slack (MET)


Startpoint: _2380_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[5] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000695    0.789019 ^ _2380_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012033    0.251535    0.807581    1.596600 ^ _2380_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net94 (net)
                      0.251535    0.000189    1.596789 ^ fanout257/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028716    0.511529    0.456270    2.053059 ^ fanout257/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net257 (net)
                      0.511529    0.000362    2.053421 ^ output94/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076012    0.346432    0.489971    2.543392 ^ output94/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[5] (net)
                      0.346436    0.001906    2.545298 ^ debug_dco_word[5] (out)
                                              2.545298   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.545298   data arrival time
---------------------------------------------------------------------------------------------
                                             16.404701   slack (MET)


Startpoint: _2381_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[6] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005528    0.486540 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785    0.788325 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149730    0.000548    0.788873 ^ _2381_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011816    0.248253    0.805594    1.594467 ^ _2381_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net95 (net)
                      0.248253    0.000205    1.594672 ^ fanout256/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025591    0.461768    0.426839    2.021510 ^ fanout256/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net256 (net)
                      0.461768    0.000432    2.021942 ^ output95/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075588    0.345140    0.480278    2.502220 ^ output95/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[6] (net)
                      0.345141    0.001100    2.503320 ^ debug_dco_word[6] (out)
                                              2.503320   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.503320   data arrival time
---------------------------------------------------------------------------------------------
                                             16.446680   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2298_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356226    0.000691    6.779991 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022145    0.374274    0.429196    7.209187 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.374277    0.000594    7.209781 v fanout319/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025715    0.296118    0.468136    7.677917 v fanout319/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net319 (net)
                      0.296120    0.000501    7.678417 v _1269_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002921    0.224190    0.195628    7.874045 ^ _1269_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0015_ (net)
                      0.224190    0.000029    7.874074 ^ _2298_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.874074   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005299   24.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091   24.791401 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154042    0.000863   24.792265 ^ _2298_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542265   clock uncertainty
                                  0.000000   24.542265   clock reconvergence pessimism
                                 -0.219701   24.322565   library setup time
                                             24.322565   data required time
---------------------------------------------------------------------------------------------
                                             24.322565   data required time
                                             -7.874074   data arrival time
---------------------------------------------------------------------------------------------
                                             16.448490   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2313_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000111    6.712523 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029426    0.327430    0.452684    7.165206 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.327432    0.000413    7.165620 v fanout326/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027063    0.307073    0.462184    7.627803 v fanout326/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net326 (net)
                      0.307073    0.000298    7.628102 v _1392_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004080    0.253196    0.218947    7.847049 ^ _1392_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0030_ (net)
                      0.253196    0.000076    7.847125 ^ _2313_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.847125   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782   24.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210   24.787003 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000723   24.787725 ^ _2313_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.537727   clock uncertainty
                                  0.000000   24.537727   clock reconvergence pessimism
                                 -0.223865   24.313862   library setup time
                                             24.313862   data required time
---------------------------------------------------------------------------------------------
                                             24.313862   data required time
                                             -7.847125   data arrival time
---------------------------------------------------------------------------------------------
                                             16.466736   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2312_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000327    6.712739 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021267    0.360712    0.398559    7.111299 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.360712    0.000301    7.111599 v fanout332/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030554    0.338151    0.493181    7.604780 v fanout332/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net332 (net)
                      0.338151    0.000219    7.605000 v _1383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004064    0.256727    0.227666    7.832665 ^ _1383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0029_ (net)
                      0.256727    0.000051    7.832716 ^ _2312_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.832716   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782   24.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210   24.787003 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000723   24.787725 ^ _2312_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.537727   clock uncertainty
                                  0.000000   24.537727   clock reconvergence pessimism
                                 -0.224250   24.313477   library setup time
                                             24.313477   data required time
---------------------------------------------------------------------------------------------
                                             24.313477   data required time
                                             -7.832716   data arrival time
---------------------------------------------------------------------------------------------
                                             16.480761   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2314_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000111    6.712523 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029426    0.327430    0.452684    7.165206 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.327430    0.000173    7.165379 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028270    0.317650    0.469497    7.634876 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.317652    0.000378    7.635254 v _1399_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003398    0.239563    0.210235    7.845490 ^ _1399_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0031_ (net)
                      0.239563    0.000036    7.845526 ^ _2314_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.845526   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004620   24.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312255   24.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.001073   24.798960 ^ _2314_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548962   clock uncertainty
                                  0.000000   24.548962   clock reconvergence pessimism
                                 -0.219586   24.329374   library setup time
                                             24.329374   data required time
---------------------------------------------------------------------------------------------
                                             24.329374   data required time
                                             -7.845526   data arrival time
---------------------------------------------------------------------------------------------
                                             16.483849   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2316_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000111    6.712523 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029426    0.327430    0.452684    7.165206 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.327430    0.000173    7.165379 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028270    0.317650    0.469497    7.634876 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.317650    0.000306    7.635181 v _1412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003255    0.235811    0.207730    7.842911 ^ _1412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0033_ (net)
                      0.235811    0.000035    7.842946 ^ _2316_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.842946   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004620   24.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312255   24.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000689   24.798576 ^ _2316_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548576   clock uncertainty
                                  0.000000   24.548576   clock reconvergence pessimism
                                 -0.219173   24.329405   library setup time
                                             24.329405   data required time
---------------------------------------------------------------------------------------------
                                             24.329405   data required time
                                             -7.842946   data arrival time
---------------------------------------------------------------------------------------------
                                             16.486460   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2315_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000111    6.712523 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029426    0.327430    0.452684    7.165206 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.327430    0.000173    7.165379 v fanout325/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028270    0.317650    0.469497    7.634876 v fanout325/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net325 (net)
                      0.317650    0.000189    7.635065 v _1407_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002935    0.227476    0.202165    7.837230 ^ _1407_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0032_ (net)
                      0.227476    0.000030    7.837260 ^ _2315_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.837260   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004620   24.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312255   24.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163128    0.001084   24.798971 ^ _2315_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548971   clock uncertainty
                                  0.000000   24.548971   clock reconvergence pessimism
                                 -0.218253   24.330719   library setup time
                                             24.330719   data required time
---------------------------------------------------------------------------------------------
                                             24.330719   data required time
                                             -7.837260   data arrival time
---------------------------------------------------------------------------------------------
                                             16.493460   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2341_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000142    7.134255 v fanout316/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025616    0.293940    0.430855    7.565111 v fanout316/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net316 (net)
                      0.293951    0.000967    7.566078 v _1202_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003242    0.370035    0.254797    7.820875 ^ _1202_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0002_ (net)
                      0.370035    0.000035    7.820910 ^ _2341_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.820910   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001759   24.800924 ^ _2341_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550926   clock uncertainty
                                  0.000000   24.550926   clock reconvergence pessimism
                                 -0.231770   24.319155   library setup time
                                             24.319155   data required time
---------------------------------------------------------------------------------------------
                                             24.319155   data required time
                                             -7.820910   data arrival time
---------------------------------------------------------------------------------------------
                                             16.498245   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000600    6.360136 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030631    0.542278    0.495256    6.855392 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.542280    0.000602    6.855994 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023699    0.426395    0.450106    7.306099 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.426396    0.000499    7.306598 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010168    0.257172    0.197160    7.503758 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.257172    0.000150    7.503908 v _2285_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005455    0.360414    0.296268    7.800176 ^ _2285_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0152_ (net)
                      0.360414    0.000120    7.800296 ^ _2439_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.800296   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000940   24.800106 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550106   clock uncertainty
                                  0.000000   24.550106   clock reconvergence pessimism
                                 -0.231156   24.318949   library setup time
                                             24.318949   data required time
---------------------------------------------------------------------------------------------
                                             24.318949   data required time
                                             -7.800296   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518654   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2330_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356222    0.000144    6.779444 v fanout317/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.014135    0.259167    0.354670    7.134113 v fanout317/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net317 (net)
                      0.259167    0.000370    7.134484 v fanout313/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023927    0.400419    0.424242    7.558725 v fanout313/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net313 (net)
                      0.400419    0.000329    7.559054 v _1776_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003790    0.259457    0.239458    7.798512 ^ _1776_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0047_ (net)
                      0.259457    0.000074    7.798586 ^ _2330_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.798586   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000554   24.791225 ^ _2330_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541227   clock uncertainty
                                  0.000000   24.541227   clock reconvergence pessimism
                                 -0.223819   24.317408   library setup time
                                             24.317408   data required time
---------------------------------------------------------------------------------------------
                                             24.317408   data required time
                                             -7.798586   data arrival time
---------------------------------------------------------------------------------------------
                                             16.518822   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2306_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000327    6.712739 v fanout333/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.021267    0.360712    0.398559    7.111299 v fanout333/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net333 (net)
                      0.360714    0.000439    7.111737 v fanout331/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027329    0.309928    0.473784    7.585521 v fanout331/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net331 (net)
                      0.309931    0.000526    7.586047 v _1336_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003112    0.231066    0.202977    7.789024 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0023_ (net)
                      0.231066    0.000031    7.789055 ^ _2306_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.789055   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153562    0.000655   24.790831 ^ _2306_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540833   clock uncertainty
                                  0.000000   24.540833   clock reconvergence pessimism
                                 -0.220550   24.320284   library setup time
                                             24.320284   data required time
---------------------------------------------------------------------------------------------
                                             24.320284   data required time
                                             -7.789055   data arrival time
---------------------------------------------------------------------------------------------
                                             16.531229   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2371_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000600    6.360136 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030631    0.542278    0.495256    6.855392 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.542280    0.000602    6.855994 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023699    0.426395    0.450106    7.306099 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.426395    0.000373    7.306472 ^ _2014_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005072    0.307800    0.188535    7.495008 v _2014_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0357_ (net)
                      0.307800    0.000060    7.495067 v _2015_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004014    0.323490    0.280187    7.775254 ^ _2015_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0084_ (net)
                      0.323490    0.000049    7.775302 ^ _2371_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.775302   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000343   24.791168 ^ _2371_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541170   clock uncertainty
                                  0.000000   24.541170   clock reconvergence pessimism
                                 -0.230692   24.310478   library setup time
                                             24.310478   data required time
---------------------------------------------------------------------------------------------
                                             24.310478   data required time
                                             -7.775302   data arrival time
---------------------------------------------------------------------------------------------
                                             16.535175   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2375_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000600    6.360136 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030631    0.542278    0.495256    6.855392 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.542280    0.000602    6.855994 ^ fanout339/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023699    0.426395    0.450106    7.306099 ^ fanout339/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net339 (net)
                      0.426396    0.000499    7.306598 ^ _2025_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.010168    0.257172    0.197160    7.503758 v _2025_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0365_ (net)
                      0.257172    0.000088    7.503846 v _2029_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004164    0.336293    0.274303    7.778149 ^ _2029_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0088_ (net)
                      0.336293    0.000080    7.778229 ^ _2375_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.778229   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000842   24.800009 ^ _2375_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550009   clock uncertainty
                                  0.000000   24.550009   clock reconvergence pessimism
                                 -0.229616   24.320393   library setup time
                                             24.320393   data required time
---------------------------------------------------------------------------------------------
                                             24.320393   data required time
                                             -7.778229   data arrival time
---------------------------------------------------------------------------------------------
                                             16.542164   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2297_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519287    0.000266    5.894501 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.421435    0.444375    6.338876 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.421435    0.000374    6.339251 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031219    0.551244    0.496089    6.835340 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.551244    0.000328    6.835667 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018869    0.350287    0.406788    7.242455 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.350287    0.000195    7.242650 ^ _1263_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004867    0.297948    0.183630    7.426279 v _1263_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0665_ (net)
                      0.297948    0.000054    7.426332 v _1264_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004960    0.357113    0.294702    7.721035 ^ _1264_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0014_ (net)
                      0.357113    0.000100    7.721135 ^ _2297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.721135   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000554   24.791199 ^ _2297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541201   clock uncertainty
                                  0.000000   24.541201   clock reconvergence pessimism
                                 -0.233265   24.307934   library setup time
                                             24.307934   data required time
---------------------------------------------------------------------------------------------
                                             24.307934   data required time
                                             -7.721135   data arrival time
---------------------------------------------------------------------------------------------
                                             16.586800   slack (MET)


Startpoint: _2403_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[28] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.000999    0.798404 ^ _2403_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.034157    0.595073    1.011797    1.810200 ^ _2403_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net87 (net)
                      0.595080    0.001124    1.811324 ^ output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075791    0.346619    0.505001    2.316325 ^ output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[28] (net)
                      0.346623    0.001841    2.318166 ^ debug_dco_word[28] (out)
                                              2.318166   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.318166   data arrival time
---------------------------------------------------------------------------------------------
                                             16.631832   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2334_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000702    6.360238 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.405176    0.430648    6.790886 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.405176    0.000841    6.791727 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011606    0.260880    0.190287    6.982014 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.260880    0.000235    6.982249 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022043    0.372322    0.407232    7.389480 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.372322    0.000294    7.389775 v _1784_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003833    0.385866    0.292512    7.682287 ^ _1784_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0051_ (net)
                      0.385866    0.000045    7.682333 ^ _2334_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.682333   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001764   24.800930 ^ _2334_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550930   clock uncertainty
                                  0.000000   24.550930   clock reconvergence pessimism
                                 -0.232782   24.318150   library setup time
                                             24.318150   data required time
---------------------------------------------------------------------------------------------
                                             24.318150   data required time
                                             -7.682333   data arrival time
---------------------------------------------------------------------------------------------
                                             16.635817   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2335_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000702    6.360238 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.405176    0.430648    6.790886 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.405176    0.000841    6.791727 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011606    0.260880    0.190287    6.982014 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.260880    0.000235    6.982249 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022043    0.372322    0.407232    7.389480 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.372322    0.000350    7.389831 v _1787_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003662    0.376009    0.288559    7.678390 ^ _1787_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0052_ (net)
                      0.376009    0.000068    7.678458 ^ _2335_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.678458   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164492    0.001519   24.800684 ^ _2335_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550686   clock uncertainty
                                  0.000000   24.550686   clock reconvergence pessimism
                                 -0.232152   24.318533   library setup time
                                             24.318533   data required time
---------------------------------------------------------------------------------------------
                                             24.318533   data required time
                                             -7.678458   data arrival time
---------------------------------------------------------------------------------------------
                                             16.640076   slack (MET)


Startpoint: _2405_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[30] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001107    0.798512 ^ _2405_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033113    0.578740    1.002503    1.801016 ^ _2405_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net90 (net)
                      0.578744    0.000801    1.801816 ^ output90/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074359    0.341852    0.499116    2.300932 ^ output90/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[30] (net)
                      0.341853    0.001096    2.302027 ^ debug_dco_word[30] (out)
                                              2.302027   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.302027   data arrival time
---------------------------------------------------------------------------------------------
                                             16.647972   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000194    6.359730 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.401839    0.428844    6.788574 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.401839    0.000369    6.788943 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515822    0.474330    7.263274 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.515824    0.000612    7.263886 ^ _1777_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.004066    0.121996    0.404277    7.668163 v _1777_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0048_ (net)
                      0.121996    0.000076    7.668240 v _2331_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.668240   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790   24.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541462   clock uncertainty
                                  0.000000   24.541462   clock reconvergence pessimism
                                 -0.223239   24.318222   library setup time
                                             24.318222   data required time
---------------------------------------------------------------------------------------------
                                             24.318222   data required time
                                             -7.668240   data arrival time
---------------------------------------------------------------------------------------------
                                             16.649982   slack (MET)


Startpoint: _2382_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[7] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000682    0.791328 ^ _2382_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.033164    0.579643    1.000866    1.792194 ^ _2382_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net96 (net)
                      0.579643    0.000435    1.792630 ^ output96/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075588    0.346534    0.502138    2.294767 ^ output96/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[7] (net)
                      0.346535    0.001100    2.295867 ^ debug_dco_word[7] (out)
                                              2.295867   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.295867   data arrival time
---------------------------------------------------------------------------------------------
                                             16.654133   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2327_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519287    0.000266    5.894501 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.421435    0.444375    6.338876 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.421435    0.000374    6.339251 ^ fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031219    0.551244    0.496089    6.835340 ^ fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.551244    0.000328    6.835667 ^ fanout344/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018869    0.350287    0.406788    7.242455 ^ fanout344/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net344 (net)
                      0.350287    0.000420    7.242875 ^ _1773_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.003753    0.119076    0.394388    7.637263 v _1773_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                                         _0044_ (net)
                      0.119076    0.000075    7.637337 v _2327_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.637337   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005299   24.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091   24.791401 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154042    0.000725   24.792126 ^ _2327_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542128   clock uncertainty
                                  0.000000   24.542128   clock reconvergence pessimism
                                 -0.222449   24.319679   library setup time
                                             24.319679   data required time
---------------------------------------------------------------------------------------------
                                             24.319679   data required time
                                             -7.637337   data arrival time
---------------------------------------------------------------------------------------------
                                             16.682343   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2336_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000702    6.360238 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.405176    0.430648    6.790886 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.405176    0.000841    6.791727 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011606    0.260880    0.190287    6.982014 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.260880    0.000235    6.982249 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022043    0.372322    0.407232    7.389480 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.372322    0.000236    7.389717 v _1790_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004586    0.275244    0.246210    7.635927 ^ _1790_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0053_ (net)
                      0.275244    0.000091    7.636018 ^ _2336_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.636018   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164491    0.001393   24.800558 ^ _2336_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550560   clock uncertainty
                                  0.000000   24.550560   clock reconvergence pessimism
                                 -0.223258   24.327301   library setup time
                                             24.327301   data required time
---------------------------------------------------------------------------------------------
                                             24.327301   data required time
                                             -7.636018   data arrival time
---------------------------------------------------------------------------------------------
                                             16.691284   slack (MET)


Startpoint: _2376_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[1] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000255    0.790928 ^ _2376_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.028370    0.504073    0.957197    1.748125 ^ _2376_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net78 (net)
                      0.504073    0.000288    1.748412 ^ output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076294    0.347379    0.489181    2.237594 ^ output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[1] (net)
                      0.347384    0.001990    2.239584 ^ debug_dco_word[1] (out)
                                              2.239584   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.239584   data arrival time
---------------------------------------------------------------------------------------------
                                             16.710415   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2337_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000702    6.360238 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.405176    0.430648    6.790886 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.405176    0.000841    6.791727 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011606    0.260880    0.190287    6.982014 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.260880    0.000235    6.982249 v fanout148/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022043    0.372322    0.407232    7.389480 v fanout148/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net148 (net)
                      0.372322    0.000274    7.389754 v _1792_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003518    0.250832    0.227109    7.616864 ^ _1792_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0054_ (net)
                      0.250832    0.000039    7.616903 ^ _2337_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.616903   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164490    0.001128   24.800295 ^ _2337_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550295   clock uncertainty
                                  0.000000   24.550295   clock reconvergence pessimism
                                 -0.220562   24.329733   library setup time
                                             24.329733   data required time
---------------------------------------------------------------------------------------------
                                             24.329733   data required time
                                             -7.616903   data arrival time
---------------------------------------------------------------------------------------------
                                             16.712831   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2326_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369389    0.000737    6.358859 v fanout323/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020916    0.356222    0.420441    6.779300 v fanout323/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net323 (net)
                      0.356226    0.000691    6.779991 v fanout322/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.022145    0.374274    0.429196    7.209187 v fanout322/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net322 (net)
                      0.374280    0.000870    7.210056 v _1770_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011078    0.288431    0.263713    7.473769 ^ _1770_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0153_ (net)
                      0.288431    0.000099    7.473868 ^ _1772_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004327    0.156258    0.121721    7.595589 v _1772_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0043_ (net)
                      0.156258    0.000083    7.595673 v _2326_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.595673   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000345   24.790989 ^ _2326_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540991   clock uncertainty
                                  0.000000   24.540991   clock reconvergence pessimism
                                 -0.231099   24.309891   library setup time
                                             24.309891   data required time
---------------------------------------------------------------------------------------------
                                             24.309891   data required time
                                             -7.595673   data arrival time
---------------------------------------------------------------------------------------------
                                             16.714218   slack (MET)


Startpoint: _2406_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[31] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162939    0.001165    0.798570 ^ _2406_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.027272    0.486585    0.949185    1.747755 ^ _2406_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net91 (net)
                      0.486585    0.000814    1.748568 ^ output91/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074288    0.340466    0.481866    2.230434 ^ output91/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[31] (net)
                      0.340467    0.001075    2.231509 ^ debug_dco_word[31] (out)
                                              2.231509   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.231509   data arrival time
---------------------------------------------------------------------------------------------
                                             16.718491   slack (MET)


Startpoint: _2378_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[3] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000669    0.792634 ^ _2378_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027605    0.491751    0.950327    1.742961 ^ _2378_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net92 (net)
                      0.491827    0.000836    1.743797 ^ output92/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075616    0.345600    0.485911    2.229708 ^ output92/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[3] (net)
                      0.345601    0.001107    2.230816 ^ debug_dco_word[3] (out)
                                              2.230816   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.230816   data arrival time
---------------------------------------------------------------------------------------------
                                             16.719183   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2373_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366125    0.002473    5.798671 ^ _1149_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.006851    0.196816    0.169172    5.967843 v _1149_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0566_ (net)
                      0.196816    0.000164    5.968008 v fanout335/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.021862    0.369384    0.390114    6.358122 v fanout335/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net335 (net)
                      0.369384    0.000166    6.358288 v fanout334/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013814    0.254960    0.354124    6.712412 v fanout334/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net334 (net)
                      0.254960    0.000111    6.712523 v fanout327/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029426    0.327430    0.452684    7.165206 v fanout327/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net327 (net)
                      0.327441    0.001068    7.166274 v _2023_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
     1    0.003832    0.519769    0.406518    7.572793 ^ _2023_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_1)
                                                         _0086_ (net)
                      0.519769    0.000074    7.572866 ^ _2373_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.572866   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273008    0.004198   24.485209 ^ clkbuf_4_9_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.046882    0.151742    0.303334   24.788544 ^ clkbuf_4_9_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_9_0_sys_clk (net)
                      0.151742    0.000608   24.789150 ^ _2373_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539152   clock uncertainty
                                  0.000000   24.539152   clock reconvergence pessimism
                                 -0.244038   24.295115   library setup time
                                             24.295115   data required time
---------------------------------------------------------------------------------------------
                                             24.295115   data required time
                                             -7.572866   data arrival time
---------------------------------------------------------------------------------------------
                                             16.722248   slack (MET)


Startpoint: _2377_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[2] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000726    0.792691 ^ _2377_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027180    0.485253    0.946719    1.739410 ^ _2377_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net89 (net)
                      0.485253    0.000411    1.739821 ^ output89/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075824    0.346299    0.485128    2.224949 ^ output89/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[2] (net)
                      0.346301    0.001168    2.226117 ^ debug_dco_word[2] (out)
                                              2.226117   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.226117   data arrival time
---------------------------------------------------------------------------------------------
                                             16.723883   slack (MET)


Startpoint: _2385_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[10] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154041    0.000344    0.791747 ^ _2385_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027518    0.490514    0.949600    1.741347 ^ _2385_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net68 (net)
                      0.490589    0.000525    1.741872 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074351    0.340755    0.482746    2.224617 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[10] (net)
                      0.340757    0.001094    2.225712 ^ debug_dco_word[10] (out)
                                              2.225712   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.225712   data arrival time
---------------------------------------------------------------------------------------------
                                             16.724289   slack (MET)


Startpoint: _2402_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[27] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000715    0.798604 ^ _2402_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026349    0.472083    0.940847    1.739450 ^ _2402_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net86 (net)
                      0.472083    0.000569    1.740020 ^ output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075461    0.344786    0.481924    2.221944 ^ output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[27] (net)
                      0.344787    0.001062    2.223006 ^ debug_dco_word[27] (out)
                                              2.223006   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.223006   data arrival time
---------------------------------------------------------------------------------------------
                                             16.726994   slack (MET)


Startpoint: _2395_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[20] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004711    0.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761    0.789483 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000796    0.790279 ^ _2395_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027213    0.485745    0.946523    1.736802 ^ _2395_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net79 (net)
                      0.485745    0.000450    1.737252 ^ output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074446    0.341051    0.482050    2.219301 ^ output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[20] (net)
                      0.341053    0.001121    2.220423 ^ debug_dco_word[20] (out)
                                              2.220423   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.220423   data arrival time
---------------------------------------------------------------------------------------------
                                             16.729576   slack (MET)


Startpoint: _2387_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[12] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001155    0.792558 ^ _2387_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.026589    0.475918    0.941174    1.733732 ^ _2387_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net70 (net)
                      0.475918    0.000450    1.734182 ^ output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075191    0.342796    0.481387    2.215569 ^ output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[12] (net)
                      0.342801    0.002024    2.217593 ^ debug_dco_word[12] (out)
                                              2.217593   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.217593   data arrival time
---------------------------------------------------------------------------------------------
                                             16.732407   slack (MET)


Startpoint: _2399_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[24] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000700    0.787704 ^ _2399_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.027096    0.483920    0.944759    1.732462 ^ _2399_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net83 (net)
                      0.483920    0.000485    1.732948 ^ output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075113    0.343618    0.483387    2.216335 ^ output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[24] (net)
                      0.343619    0.000961    2.217296 ^ debug_dco_word[24] (out)
                                              2.217296   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.217296   data arrival time
---------------------------------------------------------------------------------------------
                                             16.732702   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2344_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000194    6.359730 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.401839    0.428844    6.788574 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.401839    0.000369    6.788943 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515822    0.474330    7.263274 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.515824    0.000567    7.263841 ^ _1798_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003695    0.141378    0.329548    7.593389 ^ _1798_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0058_ (net)
                      0.141378    0.000043    7.593432 ^ _2344_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.593432   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005532   24.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128   24.790672 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000542   24.791214 ^ _2344_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541214   clock uncertainty
                                  0.000000   24.541214   clock reconvergence pessimism
                                 -0.210703   24.330511   library setup time
                                             24.330511   data required time
---------------------------------------------------------------------------------------------
                                             24.330511   data required time
                                             -7.593432   data arrival time
---------------------------------------------------------------------------------------------
                                             16.737080   slack (MET)


Startpoint: _2391_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[16] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001019    0.791197 ^ _2391_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.025827    0.463888    0.934076    1.725272 ^ _2391_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net74 (net)
                      0.463888    0.000464    1.725737 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073641    0.337040    0.475856    2.201593 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[16] (net)
                      0.337064    0.001534    2.203127 ^ debug_dco_word[16] (out)
                                              2.203127   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.203127   data arrival time
---------------------------------------------------------------------------------------------
                                             16.746872   slack (MET)


Startpoint: _2379_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[4] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416    0.486428 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305536    0.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000723    0.792687 ^ _2379_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024805    0.447898    0.925110    1.717797 ^ _2379_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net93 (net)
                      0.447898    0.000245    1.718042 ^ output93/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.076106    0.346016    0.478367    2.196409 ^ output93/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[4] (net)
                      0.346020    0.001935    2.198345 ^ debug_dco_word[4] (out)
                                              2.198345   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.198345   data arrival time
---------------------------------------------------------------------------------------------
                                             16.751656   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2328_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000194    6.359730 ^ fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.401839    0.428844    6.788574 ^ fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.401839    0.000369    6.788943 ^ fanout337/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.028980    0.515822    0.474330    7.263274 ^ fanout337/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net337 (net)
                      0.515825    0.000688    7.263962 ^ _1774_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003287    0.135443    0.325378    7.589340 ^ _1774_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0045_ (net)
                      0.135443    0.000036    7.589375 ^ _2328_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.589375   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164493    0.001627   24.800793 ^ _2328_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550795   clock uncertainty
                                  0.000000   24.550795   clock reconvergence pessimism
                                 -0.207161   24.343634   library setup time
                                             24.343634   data required time
---------------------------------------------------------------------------------------------
                                             24.343634   data required time
                                             -7.589375   data arrival time
---------------------------------------------------------------------------------------------
                                             16.754257   slack (MET)


Startpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[23] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000852    0.794550 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.024369    0.440928    0.921598    1.716148 ^ _2398_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net82 (net)
                      0.440928    0.000522    1.716671 ^ output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075862    0.345038    0.476563    2.193234 ^ output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[23] (net)
                      0.345042    0.001862    2.195096 ^ debug_dco_word[23] (out)
                                              2.195096   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.195096   data arrival time
---------------------------------------------------------------------------------------------
                                             16.754904   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2333_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000702    6.360238 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.405176    0.430648    6.790886 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.405176    0.000841    6.791727 ^ _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011606    0.260880    0.190287    6.982014 v _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.260880    0.000234    6.982248 v fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011205    0.216378    0.305935    7.288184 v fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.216378    0.000145    7.288328 v _1781_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004468    0.406945    0.259686    7.548014 ^ _1781_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _0050_ (net)
                      0.406945    0.000084    7.548099 ^ _2333_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.548099   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000659   24.791485 ^ _2333_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541487   clock uncertainty
                                  0.000000   24.541487   clock reconvergence pessimism
                                 -0.236328   24.305159   library setup time
                                             24.305159   data required time
---------------------------------------------------------------------------------------------
                                             24.305159   data required time
                                             -7.548099   data arrival time
---------------------------------------------------------------------------------------------
                                             16.757061   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2310_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.243281    0.803222    1.594684 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.243281    0.000113    1.594798 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022239    0.402295    0.394644    1.989442 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.402295    0.000286    1.989728 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.023740    0.409869    0.300469    2.290197 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.409869    0.000301    2.290499 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022455    0.543213    0.424751    2.715250 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.543213    0.000399    2.715650 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021921    0.376961    0.204064    2.919714 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.376961    0.000228    2.919942 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.028914    0.639588    0.467859    3.387801 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.639589    0.000655    3.388457 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.013680    0.568136    0.287576    3.676033 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.568136    0.000337    3.676369 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016626    1.113480    0.780693    4.457062 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.113480    0.000332    4.457395 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.032091    0.431397    0.257335    4.714729 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.431398    0.000729    4.715458 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.034961    0.485039    0.383804    5.099263 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.485040    0.001117    5.100379 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.040993    0.413967    0.261292    5.361671 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.413968    0.001118    5.362789 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.033612    0.711186    0.426740    5.789528 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.711186    0.000846    5.790375 ^ _1342_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.024807    0.363934    0.245778    6.036153 v _1342_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0734_ (net)
                      0.363934    0.000345    6.036497 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     3    0.017182    0.658936    0.471178    6.507676 ^ _1355_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0745_ (net)
                      0.658936    0.000165    6.507841 ^ _1356_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005888    0.293258    0.136576    6.644417 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0746_ (net)
                      0.293258    0.000074    6.644490 v _1362_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.009571    0.277434    0.246516    6.891006 ^ _1362_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0751_ (net)
                      0.277434    0.000225    6.891232 ^ _1363_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004250    0.318100    0.386007    7.277238 ^ _1363_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _0752_ (net)
                      0.318100    0.000083    7.277321 ^ _1364_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003217    0.130355    0.283864    7.561185 ^ _1364_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0027_ (net)
                      0.130355    0.000034    7.561219 ^ _2310_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.561219   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001112   24.790594 ^ _2310_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540594   clock uncertainty
                                  0.000000   24.540594   clock reconvergence pessimism
                                 -0.208707   24.331888   library setup time
                                             24.331888   data required time
---------------------------------------------------------------------------------------------
                                             24.331888   data required time
                                             -7.561219   data arrival time
---------------------------------------------------------------------------------------------
                                             16.770670   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2338_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306992    0.000702    6.335127 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.377349    0.421068    6.756195 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.377355    0.000841    6.757036 v _1778_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.011606    0.321124    0.291729    7.048765 ^ _1778_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0155_ (net)
                      0.321124    0.000234    7.048999 ^ fanout149/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011205    0.230434    0.306746    7.355745 ^ fanout149/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net149 (net)
                      0.230434    0.000116    7.355861 ^ _1795_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002991    0.212698    0.175038    7.530899 v _1795_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0055_ (net)
                      0.212698    0.000030    7.530929 v _2338_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.530929   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164488    0.000643   24.799809 ^ _2338_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.549810   clock uncertainty
                                  0.000000   24.549810   clock reconvergence pessimism
                                 -0.246659   24.303152   library setup time
                                             24.303152   data required time
---------------------------------------------------------------------------------------------
                                             24.303152   data required time
                                             -7.530929   data arrival time
---------------------------------------------------------------------------------------------
                                             16.772223   slack (MET)


Startpoint: _2400_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[25] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273016    0.004782    0.485794 ^ clkbuf_4_11_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.045271    0.149024    0.301210    0.787004 ^ clkbuf_4_11_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_11_0_sys_clk (net)
                      0.149025    0.000679    0.787683 ^ _2400_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.023111    0.421230    0.908493    1.696176 ^ _2400_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net84 (net)
                      0.421230    0.000253    1.696429 ^ output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075207    0.343228    0.471959    2.168388 ^ output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[25] (net)
                      0.343229    0.000988    2.169376 ^ debug_dco_word[25] (out)
                                              2.169376   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.169376   data arrival time
---------------------------------------------------------------------------------------------
                                             16.780624   slack (MET)


Startpoint: _2439_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: lock_detect (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005048    0.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108    0.799167 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000938    0.800106 ^ _2439_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.019374    0.362385    0.877549    1.677655 ^ _2439_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net99 (net)
                      0.362385    0.000513    1.678168 ^ output99/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075351    0.342448    0.461136    2.139304 ^ output99/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         lock_detect (net)
                      0.342450    0.001390    2.140694 ^ lock_detect (out)
                                              2.140694   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.140694   data arrival time
---------------------------------------------------------------------------------------------
                                             16.809305   slack (MET)


Startpoint: _2404_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[29] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004426    0.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967    0.797405 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162938    0.000928    0.798332 ^ _2404_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.016564    0.319998    0.851663    1.649996 ^ _2404_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net88 (net)
                      0.319998    0.000344    1.650340 ^ output88/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074994    0.341297    0.452427    2.102767 ^ output88/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[29] (net)
                      0.341298    0.000927    2.103694 ^ debug_dco_word[29] (out)
                                              2.103694   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.103694   data arrival time
---------------------------------------------------------------------------------------------
                                             16.846306   slack (MET)


Startpoint: _2401_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[26] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273014    0.004621    0.485632 ^ clkbuf_4_10_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.053621    0.163127    0.312256    0.797888 ^ clkbuf_4_10_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_10_0_sys_clk (net)
                      0.163127    0.000450    0.798338 ^ _2401_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012035    0.251631    0.810422    1.608760 ^ _2401_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net85 (net)
                      0.251631    0.000154    1.608914 ^ output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075627    0.342543    0.438032    2.046945 ^ output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[26] (net)
                      0.342554    0.001793    2.048739 ^ debug_dco_word[26] (out)
                                              2.048739   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.048739   data arrival time
---------------------------------------------------------------------------------------------
                                             16.901260   slack (MET)


Startpoint: _2390_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[15] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.000970    0.790335 ^ _2390_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012855    0.263944    0.815693    1.606028 ^ _2390_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net73 (net)
                      0.263944    0.000258    1.606287 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074383    0.338670    0.438314    2.044601 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[15] (net)
                      0.338673    0.001100    2.045701 ^ debug_dco_word[15] (out)
                                              2.045701   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.045701   data arrival time
---------------------------------------------------------------------------------------------
                                             16.904299   slack (MET)


Startpoint: _2397_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[22] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000655    0.794352 ^ _2397_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012185    0.253830    0.810557    1.604909 ^ _2397_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net81 (net)
                      0.253830    0.000273    1.605182 ^ output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.075339    0.341733    0.438142    2.043324 ^ output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[22] (net)
                      0.341736    0.001381    2.044704 ^ debug_dco_word[22] (out)
                                              2.044704   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.044704   data arrival time
---------------------------------------------------------------------------------------------
                                             16.905296   slack (MET)


Startpoint: _2388_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[13] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005300    0.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091    0.791403 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001147    0.792549 ^ _2388_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012203    0.254111    0.810030    1.602579 ^ _2388_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net71 (net)
                      0.254111    0.000239    1.602819 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074718    0.339918    0.436834    2.039652 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[13] (net)
                      0.339920    0.001203    2.040856 ^ debug_dco_word[13] (out)
                                              2.040856   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.040856   data arrival time
---------------------------------------------------------------------------------------------
                                             16.909145   slack (MET)


Startpoint: _2394_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[19] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152643    0.000722    0.790088 ^ _2394_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.012162    0.253502    0.809377    1.599465 ^ _2394_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net77 (net)
                      0.253502    0.000252    1.599716 ^ output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073829    0.335769    0.434367    2.034083 ^ output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[19] (net)
                      0.335794    0.001587    2.035671 ^ debug_dco_word[19] (out)
                                              2.035671   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.035671   data arrival time
---------------------------------------------------------------------------------------------
                                             16.914328   slack (MET)


Startpoint: _2392_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[17] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004510    0.485521 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656    0.790178 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001016    0.791193 ^ _2392_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011904    0.249591    0.807192    1.598386 ^ _2392_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net75 (net)
                      0.249591    0.000264    1.598650 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.073558    0.335268    0.432861    2.031511 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[17] (net)
                      0.335290    0.001505    2.033016 ^ debug_dco_word[17] (out)
                                              2.033016   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.033016   data arrival time
---------------------------------------------------------------------------------------------
                                             16.916985   slack (MET)


Startpoint: _2396_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[21] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004888    0.485900 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798    0.793698 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157437    0.000430    0.794128 ^ _2396_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011420    0.242329    0.803610    1.597738 ^ _2396_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net80 (net)
                      0.242329    0.000220    1.597958 ^ output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074540    0.339191    0.433812    2.031770 ^ output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[21] (net)
                      0.339193    0.001148    2.032919 ^ debug_dco_word[21] (out)
                                              2.032919   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.032919   data arrival time
---------------------------------------------------------------------------------------------
                                             16.917082   slack (MET)


Startpoint: _2389_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[14] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004412    0.485423 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942    0.789365 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001056    0.790421 ^ _2389_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011514    0.243736    0.803474    1.593895 ^ _2389_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net72 (net)
                      0.243736    0.000216    1.594111 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074812    0.340225    0.434715    2.028826 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[14] (net)
                      0.340227    0.001230    2.030056 ^ debug_dco_word[14] (out)
                                              2.030056   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.030056   data arrival time
---------------------------------------------------------------------------------------------
                                             16.919943   slack (MET)


Startpoint: _2383_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[8] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000637    0.791283 ^ _2383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011205    0.239048    0.800597    1.591880 ^ _2383_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net97 (net)
                      0.239048    0.000237    1.592117 ^ output97/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074242    0.338034    0.432435    2.024552 ^ output97/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[8] (net)
                      0.338045    0.001059    2.025611 ^ debug_dco_word[8] (out)
                                              2.025611   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.025611   data arrival time
---------------------------------------------------------------------------------------------
                                             16.924387   slack (MET)


Startpoint: _2384_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[9] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005701    0.486713 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933    0.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000690    0.791336 ^ _2384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011056    0.236801    0.799238    1.590574 ^ _2384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net98 (net)
                      0.236801    0.000229    1.590804 ^ output98/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074326    0.338351    0.432112    2.022916 ^ output98/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[9] (net)
                      0.338357    0.001087    2.024003 ^ debug_dco_word[9] (out)
                                              2.024003   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.024003   data arrival time
---------------------------------------------------------------------------------------------
                                             16.925997   slack (MET)


Startpoint: _2386_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: debug_dco_word[11] (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924    0.485936 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143    0.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000512    0.793591 ^ _2386_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.010429    0.227362    0.794370    1.587961 ^ _2386_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         net69 (net)
                      0.227362    0.000220    1.588181 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.074267    0.338087    0.429873    2.018054 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         debug_dco_word[11] (net)
                      0.338098    0.001066    2.019120 ^ debug_dco_word[11] (out)
                                              2.019120   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock network delay (propagated)
                                 -0.250000   23.750000   clock uncertainty
                                  0.000000   23.750000   clock reconvergence pessimism
                                 -4.800000   18.949999   output external delay
                                             18.949999   data required time
---------------------------------------------------------------------------------------------
                                             18.949999   data required time
                                             -2.019120   data arrival time
---------------------------------------------------------------------------------------------
                                             16.930878   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2293_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326023    0.000266    5.872561 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.392543    0.435160    6.307720 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.392543    0.000374    6.308095 v fanout345/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.031219    0.344418    0.506777    6.814871 v fanout345/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net345 (net)
                      0.344427    0.000990    6.815862 v _1236_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005021    0.312466    0.266784    7.082646 ^ _1236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0642_ (net)
                      0.312466    0.000058    7.082704 ^ _1237_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003796    0.242590    0.200042    7.282746 v _1237_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0010_ (net)
                      0.242590    0.000045    7.282792 v _2293_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.282792   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005526   24.486538 ^ clkbuf_4_4_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.045683    0.149729    0.301785   24.788322 ^ clkbuf_4_4_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_4_0_sys_clk (net)
                      0.149729    0.000439   24.788761 ^ _2293_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.538763   clock uncertainty
                                  0.000000   24.538763   clock reconvergence pessimism
                                 -0.259395   24.279367   library setup time
                                             24.279367   data required time
---------------------------------------------------------------------------------------------
                                             24.279367   data required time
                                             -7.282792   data arrival time
---------------------------------------------------------------------------------------------
                                             16.996574   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2295_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326023    0.000266    5.872561 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.392543    0.435160    6.307720 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.392543    0.000225    6.307945 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026062    0.299462    0.475765    6.783710 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.299462    0.000173    6.783883 v _1249_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006424    0.353719    0.266725    7.050608 ^ _1249_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0653_ (net)
                      0.353719    0.000095    7.050703 ^ _1250_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003856    0.254437    0.207178    7.257881 v _1250_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0012_ (net)
                      0.254437    0.000045    7.257926 v _2295_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.257926   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000584   24.791229 ^ _2295_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541229   clock uncertainty
                                  0.000000   24.541229   clock reconvergence pessimism
                                 -0.262613   24.278618   library setup time
                                             24.278618   data required time
---------------------------------------------------------------------------------------------
                                             24.278618   data required time
                                             -7.257926   data arrival time
---------------------------------------------------------------------------------------------
                                             17.020691   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2289_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306987    0.000194    6.334619 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.374160    0.419283    6.753902 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.374162    0.000413    6.754315 v _1215_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006393    0.355531    0.289353    7.043668 ^ _1215_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0625_ (net)
                      0.355531    0.000147    7.043815 ^ _1216_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003730    0.263143    0.206027    7.249842 v _1216_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0006_ (net)
                      0.263143    0.000043    7.249885 v _2289_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.249885   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000757   24.792719 ^ _2289_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542721   clock uncertainty
                                  0.000000   24.542721   clock reconvergence pessimism
                                 -0.264975   24.277746   library setup time
                                             24.277746   data required time
---------------------------------------------------------------------------------------------
                                             24.277746   data required time
                                             -7.249885   data arrival time
---------------------------------------------------------------------------------------------
                                             17.027863   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2291_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306987    0.000194    6.334619 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.374160    0.419283    6.753902 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.374160    0.000137    6.754040 v _1225_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004724    0.316570    0.272546    7.026586 ^ _1225_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0633_ (net)
                      0.316570    0.000052    7.026638 ^ _1226_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004199    0.295052    0.205192    7.231830 v _1226_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0008_ (net)
                      0.295052    0.000052    7.231882 v _2291_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.231882   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000744   24.792707 ^ _2291_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542707   clock uncertainty
                                  0.000000   24.542707   clock reconvergence pessimism
                                 -0.275221   24.267487   library setup time
                                             24.267487   data required time
---------------------------------------------------------------------------------------------
                                             24.267487   data required time
                                             -7.231882   data arrival time
---------------------------------------------------------------------------------------------
                                             17.035604   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2290_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306987    0.000194    6.334619 v fanout338/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022158    0.374160    0.419283    6.753902 v fanout338/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net338 (net)
                      0.374162    0.000408    6.754310 v _1220_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005055    0.320866    0.275936    7.030246 ^ _1220_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0629_ (net)
                      0.320866    0.000058    7.030303 ^ _1221_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004211    0.278011    0.206205    7.236508 v _1221_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0007_ (net)
                      0.278011    0.000083    7.236592 v _2290_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.236592   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273028    0.005416   24.486427 ^ clkbuf_4_1_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.048551    0.154556    0.305535   24.791964 ^ clkbuf_4_1_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_1_0_sys_clk (net)
                      0.154556    0.000778   24.792742 ^ _2290_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542742   clock uncertainty
                                  0.000000   24.542742   clock reconvergence pessimism
                                 -0.269749   24.272993   library setup time
                                             24.272993   data required time
---------------------------------------------------------------------------------------------
                                             24.272993   data required time
                                             -7.236592   data arrival time
---------------------------------------------------------------------------------------------
                                             17.036402   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2296_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326023    0.000266    5.872561 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.392543    0.435160    6.307720 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.392543    0.000225    6.307945 v fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026062    0.299462    0.475765    6.783710 v fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.299464    0.000433    6.784143 v _1254_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004518    0.297792    0.247734    7.031878 ^ _1254_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0657_ (net)
                      0.297792    0.000047    7.031924 ^ _1255_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004381    0.245582    0.203209    7.235133 v _1255_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0013_ (net)
                      0.245582    0.000090    7.235223 v _2296_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.235223   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000348   24.790993 ^ _2296_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540995   clock uncertainty
                                  0.000000   24.540995   clock reconvergence pessimism
                                 -0.259770   24.281223   library setup time
                                             24.281223   data required time
---------------------------------------------------------------------------------------------
                                             24.281223   data required time
                                             -7.235223   data arrival time
---------------------------------------------------------------------------------------------
                                             17.046001   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2311_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.243281    0.803222    1.594684 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.243281    0.000113    1.594798 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022239    0.402295    0.394644    1.989442 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.402295    0.000286    1.989728 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.023740    0.409869    0.300469    2.290197 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.409869    0.000301    2.290499 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022455    0.543213    0.424751    2.715250 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.543213    0.000399    2.715650 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021921    0.376961    0.204064    2.919714 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.376961    0.000228    2.919942 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.028914    0.639588    0.467859    3.387801 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.639589    0.000655    3.388457 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.013680    0.568136    0.287576    3.676033 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.568136    0.000337    3.676369 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016626    1.113480    0.780693    4.457062 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.113480    0.000332    4.457395 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.032091    0.431397    0.257335    4.714729 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.431398    0.000729    4.715458 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.034961    0.485039    0.383804    5.099263 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.485040    0.001117    5.100379 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.040993    0.413967    0.261292    5.361671 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.413968    0.001118    5.362789 v _1324_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     2    0.033612    0.711186    0.426740    5.789528 ^ _1324_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                                         _0718_ (net)
                      0.711186    0.000913    5.790442 ^ _1371_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.032337    0.377509    0.249946    6.040388 v _1371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0759_ (net)
                      0.377511    0.001597    6.041985 v _1374_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     2    0.009985    0.166986    0.362005    6.403989 v _1374_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0762_ (net)
                      0.166986    0.000115    6.404105 v _1375_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     2    0.011940    0.231044    0.468392    6.872497 v _1375_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _0763_ (net)
                      0.231044    0.000145    6.872642 v _1376_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005953    0.213714    0.190501    7.063142 ^ _1376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0764_ (net)
                      0.213714    0.000082    7.063224 ^ _1377_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003704    0.217500    0.178862    7.242087 v _1377_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0028_ (net)
                      0.217500    0.000068    7.242155 v _2311_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.242155   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004887   24.485899 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798   24.793697 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000862   24.794558 ^ _2311_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.544559   clock uncertainty
                                  0.000000   24.544559   clock reconvergence pessimism
                                 -0.249705   24.294855   library setup time
                                             24.294855   data required time
---------------------------------------------------------------------------------------------
                                             24.294855   data required time
                                             -7.242155   data arrival time
---------------------------------------------------------------------------------------------
                                             17.052700   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2372_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000600    6.360136 ^ fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030631    0.542278    0.495256    6.855392 ^ fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.542280    0.000605    6.855997 ^ _2018_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005412    0.238215    0.196528    7.052525 v _2018_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0360_ (net)
                      0.238215    0.000065    7.052589 v _2019_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003532    0.251838    0.194046    7.246635 ^ _2019_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0085_ (net)
                      0.251838    0.000068    7.246704 ^ _2372_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.246704   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004924   24.485935 ^ clkbuf_4_6_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.049763    0.156606    0.307143   24.793079 ^ clkbuf_4_6_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_6_0_sys_clk (net)
                      0.156606    0.000876   24.793955 ^ _2372_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.543955   clock uncertainty
                                  0.000000   24.543955   clock reconvergence pessimism
                                 -0.222225   24.321732   library setup time
                                             24.321732   data required time
---------------------------------------------------------------------------------------------
                                             24.321732   data required time
                                             -7.246704   data arrival time
---------------------------------------------------------------------------------------------
                                             17.075027   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2308_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366072    0.000209    5.796407 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026714    0.479777    0.451047    6.247454 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.479779    0.000603    6.248057 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030382    0.538265    0.492496    6.740554 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.538265    0.000278    6.740832 ^ _1348_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004661    0.259696    0.188474    6.929306 v _1348_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0739_ (net)
                      0.259696    0.000050    6.929356 v _1349_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005384    0.365460    0.295475    7.224831 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0025_ (net)
                      0.365460    0.000118    7.224949 ^ _2308_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.224949   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152418    0.000943   24.790424 ^ _2308_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540426   clock uncertainty
                                  0.000000   24.540426   clock reconvergence pessimism
                                 -0.233825   24.306601   library setup time
                                             24.306601   data required time
---------------------------------------------------------------------------------------------
                                             24.306601   data required time
                                             -7.224949   data arrival time
---------------------------------------------------------------------------------------------
                                             17.081650   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306990    0.000600    6.335026 v fanout340/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030631    0.338310    0.477056    6.812082 v fanout340/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net340 (net)
                      0.338312    0.000464    6.812546 v _2005_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006856    0.348799    0.283104    7.095650 ^ _2005_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0349_ (net)
                      0.348799    0.000162    7.095811 ^ _2006_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.003542    0.150350    0.125621    7.221433 v _2006_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0083_ (net)
                      0.150350    0.000040    7.221473 v _2370_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.221473   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005128   24.486139 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304686   24.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671   24.791498 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541498   clock uncertainty
                                  0.000000   24.541498   clock reconvergence pessimism
                                 -0.228997   24.312502   library setup time
                                             24.312502   data required time
---------------------------------------------------------------------------------------------
                                             24.312502   data required time
                                             -7.221473   data arrival time
---------------------------------------------------------------------------------------------
                                             17.091030   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2307_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366072    0.000209    5.796407 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026714    0.479777    0.451047    6.247454 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.479779    0.000603    6.248057 ^ fanout348/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.030382    0.538265    0.492496    6.740554 ^ fanout348/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net348 (net)
                      0.538265    0.000211    6.740765 ^ _1343_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004759    0.302471    0.189589    6.930354 v _1343_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0735_ (net)
                      0.302471    0.000052    6.930406 v _1344_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003826    0.318369    0.276073    7.206479 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0024_ (net)
                      0.318369    0.000044    7.206523 ^ _2307_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.206523   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152417    0.000512   24.789993 ^ _2307_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.539993   clock uncertainty
                                  0.000000   24.539993   clock reconvergence pessimism
                                 -0.230327   24.309666   library setup time
                                             24.309666   data required time
---------------------------------------------------------------------------------------------
                                             24.309666   data required time
                                             -7.206523   data arrival time
---------------------------------------------------------------------------------------------
                                             17.103142   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2294_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519287    0.000266    5.894501 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.421435    0.444375    6.338876 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.421435    0.000225    6.339101 ^ fanout343/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026062    0.469650    0.448881    6.787982 ^ fanout343/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net343 (net)
                      0.469650    0.000476    6.788458 ^ _1243_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.005379    0.206082    0.145790    6.934248 v _1243_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0648_ (net)
                      0.206082    0.000064    6.934312 v _1244_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003765    0.260269    0.192418    7.126730 ^ _1244_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0011_ (net)
                      0.260269    0.000045    7.126775 ^ _2294_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.126775   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273036    0.005700   24.486712 ^ clkbuf_4_5_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047329    0.152498    0.303933   24.790646 ^ clkbuf_4_5_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_5_0_sys_clk (net)
                      0.152498    0.000696   24.791342 ^ _2294_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541342   clock uncertainty
                                  0.000000   24.541342   clock reconvergence pessimism
                                 -0.223956   24.317387   library setup time
                                             24.317387   data required time
---------------------------------------------------------------------------------------------
                                             24.317387   data required time
                                             -7.126775   data arrival time
---------------------------------------------------------------------------------------------
                                             17.190613   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2329_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519289    0.000574    5.894809 ^ fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.485735    0.464727    6.359536 ^ fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.485735    0.000702    6.360238 ^ fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.405176    0.430648    6.790886 ^ fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.405176    0.000392    6.791278 ^ _1775_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003449    0.135471    0.313277    7.104556 ^ _1775_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0046_ (net)
                      0.135471    0.000039    7.104594 ^ _2329_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.104594   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164494    0.001753   24.800919 ^ _2329_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550920   clock uncertainty
                                  0.000000   24.550920   clock reconvergence pessimism
                                 -0.207166   24.343754   library setup time
                                             24.343754   data required time
---------------------------------------------------------------------------------------------
                                             24.343754   data required time
                                             -7.104594   data arrival time
---------------------------------------------------------------------------------------------
                                             17.239161   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2309_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366072    0.000209    5.796407 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026714    0.479777    0.451047    6.247454 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.479779    0.000662    6.248116 ^ fanout349/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.011777    0.241302    0.332658    6.580775 ^ fanout349/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net349 (net)
                      0.241302    0.000107    6.580882 ^ _1357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004949    0.297020    0.176942    6.757825 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0747_ (net)
                      0.297020    0.000056    6.757881 v _1358_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004434    0.337188    0.285584    7.043465 ^ _1358_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0026_ (net)
                      0.337188    0.000082    7.043546 ^ _2309_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              7.043546   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273015    0.004709   24.485722 ^ clkbuf_4_15_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.047316    0.152417    0.303761   24.789482 ^ clkbuf_4_15_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_15_0_sys_clk (net)
                      0.152419    0.001126   24.790607 ^ _2309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540609   clock uncertainty
                                  0.000000   24.540609   clock reconvergence pessimism
                                 -0.231980   24.308628   library setup time
                                             24.308628   data required time
---------------------------------------------------------------------------------------------
                                             24.308628   data required time
                                             -7.043546   data arrival time
---------------------------------------------------------------------------------------------
                                             17.265081   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2300_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326023    0.000266    5.872561 v fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.392543    0.435160    6.307720 v fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.392546    0.000506    6.308227 v _1286_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.006215    0.341516    0.293099    6.601326 ^ _1286_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0685_ (net)
                      0.341516    0.000134    6.601460 ^ _1287_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004631    0.259173    0.214021    6.815481 v _1287_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0017_ (net)
                      0.259173    0.000094    6.815576 v _2300_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.815576   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005299   24.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091   24.791401 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.001116   24.792517 ^ _2300_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542519   clock uncertainty
                                  0.000000   24.542519   clock reconvergence pessimism
                                 -0.263808   24.278711   library setup time
                                             24.278711   data required time
---------------------------------------------------------------------------------------------
                                             24.278711   data required time
                                             -6.815576   data arrival time
---------------------------------------------------------------------------------------------
                                             17.463135   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2368_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 v input external delay
     1    0.004284    0.068676    0.026266    4.826266 v rst_n (in)
                                                         rst_n (net)
                      0.068676    0.000000    4.826266 v input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.140399    0.206223    5.032490 v input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.140399    0.000127    5.032617 v fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.342450    0.359825    5.392442 v fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.342450    0.000188    5.392630 v fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.326023    0.479664    5.872294 v fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.326026    0.000574    5.872868 v fanout342/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.027059    0.306987    0.461557    6.334425 v fanout342/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net342 (net)
                      0.306992    0.000702    6.335127 v fanout341/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022378    0.377349    0.421068    6.756195 v fanout341/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net341 (net)
                      0.377354    0.000775    6.756970 v _2368_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.756970   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273020    0.005047   24.486059 ^ clkbuf_4_2_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    11    0.054515    0.164488    0.313108   24.799166 ^ clkbuf_4_2_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_2_0_sys_clk (net)
                      0.164489    0.000947   24.800114 ^ _2368_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.550114   clock uncertainty
                                  0.000000   24.550114   clock reconvergence pessimism
                                 -0.302233   24.247881   library setup time
                                             24.247881   data required time
---------------------------------------------------------------------------------------------
                                             24.247881   data required time
                                             -6.756970   data arrival time
---------------------------------------------------------------------------------------------
                                             17.490911   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2299_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519287    0.000266    5.894501 ^ fanout346/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.023389    0.421435    0.444375    6.338876 ^ fanout346/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net346 (net)
                      0.421435    0.000549    6.339426 ^ _1281_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004729    0.188019    0.135049    6.474475 v _1281_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0681_ (net)
                      0.188019    0.000052    6.474526 v _1282_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005288    0.356067    0.282010    6.756536 ^ _1282_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0016_ (net)
                      0.356067    0.000113    6.756649 ^ _2299_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.756649   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273025    0.005299   24.486311 ^ clkbuf_4_7_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.048260    0.154041    0.305091   24.791401 ^ clkbuf_4_7_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_7_0_sys_clk (net)
                      0.154043    0.000957   24.792358 ^ _2299_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.542360   clock uncertainty
                                  0.000000   24.542360   clock reconvergence pessimism
                                 -0.232898   24.309462   library setup time
                                             24.309462   data required time
---------------------------------------------------------------------------------------------
                                             24.309462   data required time
                                             -6.756649   data arrival time
---------------------------------------------------------------------------------------------
                                             17.552813   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2303_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366072    0.000209    5.796407 ^ fanout350/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.026714    0.479777    0.451047    6.247454 ^ fanout350/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net350 (net)
                      0.479777    0.000233    6.247687 ^ _1313_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004469    0.250200    0.184214    6.431901 v _1313_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0709_ (net)
                      0.250200    0.000046    6.431947 v _1314_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005745    0.368294    0.299993    6.731940 ^ _1314_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0020_ (net)
                      0.368294    0.000124    6.732064 ^ _2303_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.732064   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153563    0.001062   24.791239 ^ _2303_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.541239   clock uncertainty
                                  0.000000   24.541239   clock reconvergence pessimism
                                 -0.233787   24.307453   library setup time
                                             24.307453   data required time
---------------------------------------------------------------------------------------------
                                             24.307453   data required time
                                             -6.732064   data arrival time
---------------------------------------------------------------------------------------------
                                             17.575388   slack (MET)


Startpoint: _2331_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2305_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273031    0.005533    0.486544 ^ clkbuf_4_0_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047470    0.152740    0.304128    0.790673 ^ clkbuf_4_0_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_0_0_sys_clk (net)
                      0.152740    0.000790    0.791462 ^ _2331_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.011484    0.243281    0.803222    1.594684 ^ _2331_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.integrator[0] (net)
                      0.243281    0.000113    1.594798 ^ fanout288/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.022239    0.402295    0.394644    1.989442 ^ fanout288/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net288 (net)
                      0.402295    0.000286    1.989728 ^ _1205_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     3    0.023740    0.409869    0.300469    2.290197 v _1205_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0617_ (net)
                      0.409869    0.000301    2.290499 v _1214_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     3    0.022455    0.543213    0.424751    2.715250 ^ _1214_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0624_ (net)
                      0.543213    0.000399    2.715650 ^ _1219_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     3    0.021921    0.376961    0.204064    2.919714 v _1219_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0628_ (net)
                      0.376961    0.000228    2.919942 v _1224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     4    0.028914    0.639588    0.467859    3.387801 ^ _1224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                                         _0632_ (net)
                      0.639589    0.000655    3.388457 ^ _1234_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
     2    0.013680    0.568136    0.287576    3.676033 v _1234_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_2)
                                                         _0640_ (net)
                      0.568136    0.000337    3.676369 v _1240_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.016626    1.113480    0.780693    4.457062 ^ _1240_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                                         _0645_ (net)
                      1.113480    0.000332    4.457395 ^ _1242_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     3    0.032091    0.431397    0.257335    4.714729 v _1242_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _0647_ (net)
                      0.431398    0.000729    4.715458 v _1273_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     3    0.034961    0.485039    0.383804    5.099263 ^ _1273_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                                                         _0673_ (net)
                      0.485040    0.001117    5.100379 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     3    0.040993    0.413967    0.261292    5.361671 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _0689_ (net)
                      0.413968    0.001052    5.362724 v _1311_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     4    0.021641    0.513062    0.373111    5.735835 ^ _1311_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                                         _0707_ (net)
                      0.513062    0.000345    5.736179 ^ _1325_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     2    0.013155    0.417759    0.284769    6.020948 v _1325_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0719_ (net)
                      0.417759    0.000260    6.021209 v _1328_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.007561    0.341399    0.295238    6.316447 ^ _1328_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0722_ (net)
                      0.341399    0.000175    6.316623 ^ _1330_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004724    0.199613    0.120233    6.436856 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0724_ (net)
                      0.199613    0.000049    6.436905 v _1331_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004484    0.274998    0.203549    6.640454 ^ _1331_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0022_ (net)
                      0.274998    0.000086    6.640540 ^ _2305_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.640540   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273012    0.004508   24.485519 ^ clkbuf_4_13_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047995    0.153562    0.304656   24.790176 ^ clkbuf_4_13_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_13_0_sys_clk (net)
                      0.153562    0.000519   24.790695 ^ _2305_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540695   clock uncertainty
                                  0.000000   24.540695   clock reconvergence pessimism
                                 -0.225360   24.315336   library setup time
                                             24.315336   data required time
---------------------------------------------------------------------------------------------
                                             24.315336   data required time
                                             -6.640540   data arrival time
---------------------------------------------------------------------------------------------
                                             17.674797   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2301_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367163    0.000188    5.420119 ^ fanout347/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     3    0.029199    0.519287    0.474115    5.894235 ^ fanout347/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net347 (net)
                      0.519287    0.000414    5.894649 ^ _1296_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004962    0.260856    0.191037    6.085686 v _1296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0694_ (net)
                      0.260856    0.000057    6.085743 v _1297_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005410    0.359617    0.296118    6.381861 ^ _1297_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0018_ (net)
                      0.359617    0.000122    6.381983 ^ _2301_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.381983   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004411   24.485422 ^ clkbuf_4_12_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.047448    0.152642    0.303942   24.789364 ^ clkbuf_4_12_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_12_0_sys_clk (net)
                      0.152644    0.001114   24.790478 ^ _2301_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.540480   clock uncertainty
                                  0.000000   24.540480   clock reconvergence pessimism
                                 -0.233400   24.307077   library setup time
                                             24.307077   data required time
---------------------------------------------------------------------------------------------
                                             24.307077   data required time
                                             -6.381983   data arrival time
---------------------------------------------------------------------------------------------
                                             17.925095   slack (MET)


Startpoint: rst_n (input port clocked by sys_clk)
Endpoint: _2374_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.800000    4.800000 ^ input external delay
     1    0.004284    0.118246    0.042549    4.842549 ^ rst_n (in)
                                                         rst_n (net)
                      0.118246    0.000000    4.842549 ^ input66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005951    0.148692    0.219786    5.062335 ^ input66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net66 (net)
                      0.148692    0.000127    5.062462 ^ fanout352/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.020071    0.367163    0.357469    5.419931 ^ fanout352/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net352 (net)
                      0.367164    0.000761    5.420692 ^ fanout351/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.041200    0.366072    0.375505    5.796198 ^ fanout351/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net351 (net)
                      0.366104    0.001826    5.798024 ^ _2027_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.005332    0.261465    0.181168    5.979191 v _2027_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                                         _0367_ (net)
                      0.261465    0.000062    5.979253 v _2028_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.002989    0.224316    0.188769    6.168023 ^ _2028_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0087_ (net)
                      0.224316    0.000030    6.168053 ^ _2374_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              6.168053   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273011    0.004425   24.485437 ^ clkbuf_4_8_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.053565    0.162937    0.311967   24.797403 ^ clkbuf_4_8_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_8_0_sys_clk (net)
                      0.162940    0.001370   24.798773 ^ _2374_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.548775   clock uncertainty
                                  0.000000   24.548775   clock reconvergence pessimism
                                 -0.217941   24.330833   library setup time
                                             24.330833   data required time
---------------------------------------------------------------------------------------------
                                             24.330833   data required time
                                             -6.168053   data arrival time
---------------------------------------------------------------------------------------------
                                             18.162781   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _2370_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _2398_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock sys_clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.043485    0.208452    0.107844    0.107844 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000    0.107844 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168    0.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273022    0.005129    0.486140 ^ clkbuf_4_3_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.047884    0.153444    0.304687    0.790827 ^ clkbuf_4_3_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_3_0_sys_clk (net)
                      0.153444    0.000671    0.791499 ^ _2370_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.006399    0.126650    0.671613    1.463112 v _2370_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         lf_inst.error_in[1] (net)
                      0.126650    0.000098    1.463210 v fanout279/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.013661    0.249752    0.296200    1.759410 v fanout279/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net279 (net)
                      0.249752    0.000239    1.759649 v fanout278/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010038    0.199678    0.292317    2.051966 v fanout278/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net278 (net)
                      0.199678    0.000157    2.052122 v fanout277/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010469    0.205015    0.284356    2.336478 v fanout277/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net277 (net)
                      0.205015    0.000075    2.336554 v fanout272/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.020895    0.355033    0.383252    2.719806 v fanout272/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net272 (net)
                      0.355033    0.000238    2.720044 v fanout271/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.009466    0.193645    0.310725    3.030769 v fanout271/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net271 (net)
                      0.193645    0.000096    3.030865 v fanout269/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     4    0.020702    0.352135    0.378765    3.409631 v fanout269/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net269 (net)
                      0.352135    0.000246    3.409877 v _1146_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005235    0.180864    0.165207    3.575083 ^ _1146_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0563_ (net)
                      0.180864    0.000111    3.575195 ^ fanout241/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.029077    0.517315    0.449704    4.024899 ^ fanout241/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net241 (net)
                      0.517315    0.000485    4.025383 ^ fanout239/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.025269    0.457423    0.448237    4.473621 ^ fanout239/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net239 (net)
                      0.457423    0.000414    4.474035 ^ fanout238/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.043323    0.383945    0.392721    4.866757 ^ fanout238/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net238 (net)
                      0.383947    0.000544    4.867301 ^ _1809_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006656    0.224422    0.155209    5.022509 v _1809_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0176_ (net)
                      0.224422    0.000089    5.022598 v fanout147/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.046239    0.257825    0.371928    5.394527 v fanout147/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net147 (net)
                      0.257829    0.000546    5.395072 v fanout145/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     4    0.047358    0.263103    0.385681    5.780753 v fanout145/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net145 (net)
                      0.263113    0.000899    5.781652 v _1830_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
     4    0.035381    0.903015    0.527747    6.309400 ^ _1830_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi221_4)
                                                         _0195_ (net)
                      0.903015    0.001271    6.310670 ^ _1862_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
     2    0.027234    0.434457    0.321125    6.631796 v _1862_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor4_4)
                                                         _0223_ (net)
                      0.434457    0.000556    6.632351 v _1868_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
     4    0.035070    0.721063    0.529635    7.161987 ^ _1868_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_4)
                                                         _0229_ (net)
                      0.721063    0.000408    7.162395 ^ _1882_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014732    0.387993    0.275158    7.437552 v _1882_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0241_ (net)
                      0.387993    0.000151    7.437704 v _1890_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.015331    0.647479    0.437804    7.875507 ^ _1890_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0248_ (net)
                      0.647479    0.000278    7.875785 ^ _2160_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
     3    0.031310    0.264123    1.222435    9.098221 v _2160_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_2)
                                                         _0480_ (net)
                      0.264123    0.000488    9.098709 v _2166_/B3 (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
     1    0.006716    1.204773    0.712432    9.811141 ^ _2166_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai33_1)
                                                         _0485_ (net)
                      1.204773    0.000164    9.811305 ^ wire114/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.010169    0.230083    0.386149   10.197453 ^ wire114/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net114 (net)
                      0.230083    0.000095   10.197549 ^ wire113/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.008931    0.194203    0.269138   10.466687 ^ wire113/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net113 (net)
                      0.194203    0.000095   10.466783 ^ _2168_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
     2    0.015553    0.363191    0.197450   10.664232 v _2168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_2)
                                                         _0487_ (net)
                      0.363191    0.000351   10.664583 v _2172_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015734    0.609214    0.438606   11.103189 ^ _2172_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0490_ (net)
                      0.609214    0.000228   11.103417 ^ _2175_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.010916    0.405144    0.256714   11.360131 v _2175_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0493_ (net)
                      0.405144    0.000099   11.360230 v _2180_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     2    0.011335    0.533976    0.411748   11.771978 ^ _2180_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0497_ (net)
                      0.533976    0.000176   11.772154 ^ _2186_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.009216    0.369409    0.290972   12.063126 v _2186_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0502_ (net)
                      0.369409    0.000131   12.063257 v _2187_/A3 (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
     1    0.006186    0.268546    0.506228   12.569486 v _2187_/Z (gf180mcu_fd_sc_mcu7t5v0__xor3_1)
                                                         _0503_ (net)
                      0.268546    0.000126   12.569612 v _2188_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.005365    0.423078    0.317510   12.887122 ^ _2188_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                                         _0504_ (net)
                      0.423078    0.000060   12.887182 ^ _2189_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.003272    0.159890    0.104714   12.991897 v _2189_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0111_ (net)
                      0.159890    0.000036   12.991933 v _2398_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             12.991933   data arrival time

                                 24.000000   24.000000   clock sys_clk (rise edge)
                                  0.000000   24.000000   clock source latency
     1    0.043485    0.208452    0.107844   24.107843 ^ sys_clk (in)
                                                         sys_clk (net)
                      0.208478    0.000000   24.107843 ^ clkbuf_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
    16    0.225143    0.272979    0.373168   24.481012 ^ clkbuf_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_sys_clk (net)
                      0.273018    0.004887   24.485899 ^ clkbuf_4_14_0_sys_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.050254    0.157437    0.307798   24.793697 ^ clkbuf_4_14_0_sys_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                                                         clknet_4_14_0_sys_clk (net)
                      0.157438    0.000853   24.794550 ^ _2398_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.250000   24.544550   clock uncertainty
                                  0.000000   24.544550   clock reconvergence pessimism
                                 -0.231196   24.313354   library setup time
                                             24.313354   data required time
---------------------------------------------------------------------------------------------
                                             24.313354   data required time
                                            -12.991933   data arrival time
---------------------------------------------------------------------------------------------
                                             11.321421   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_0_sys_clk/Z                        4     16    -12 (VIOLATED)
clkbuf_4_2_0_sys_clk/Z                    4     11     -7 (VIOLATED)
clkbuf_4_0_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_13_0_sys_clk/Z                   4     10     -6 (VIOLATED)
clkbuf_4_1_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_3_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_8_0_sys_clk/Z                    4     10     -6 (VIOLATED)
clkbuf_4_15_0_sys_clk/Z                   4      9     -5 (VIOLATED)
clkbuf_4_5_0_sys_clk/Z                    4      9     -5 (VIOLATED)
clkbuf_4_10_0_sys_clk/Z                   4      8     -4 (VIOLATED)
clkbuf_4_7_0_sys_clk/Z                    4      8     -4 (VIOLATED)
clkbuf_4_12_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_14_0_sys_clk/Z                   4      7     -3 (VIOLATED)
clkbuf_4_4_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_6_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_9_0_sys_clk/Z                    4      7     -3 (VIOLATED)
clkbuf_4_11_0_sys_clk/Z                   4      6     -2 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
clkbuf_0_sys_clk/Z                      0.200000    0.225143   -0.025143 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 15 unannotated drivers.
 clkload0/Z
 clkload1/Z
 clkload10/ZN
 clkload11/ZN
 clkload12/Z
 clkload13/ZN
 clkload14/ZN
 clkload2/Z
 clkload3/ZN
 clkload4/ZN
 clkload5/ZN
 clkload6/ZN
 clkload7/Z
 clkload8/ZN
 clkload9/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 0
max fanout violation count 17
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 17
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 unclocked register/latch pins.
  _2319_/CLK
  _2407_/CLK
  _2408_/CLK
  _2409_/CLK
  _2410_/CLK
  _2411_/CLK
  _2412_/CLK
  _2413_/CLK
  _2414_/CLK
  _2415_/CLK
  _2416_/CLK
  _2417_/CLK
  _2418_/CLK
  _2419_/CLK
  _2420_/CLK
  _2421_/CLK
  _2422_/CLK
  _2423_/CLK
  _2424_/CLK
  _2425_/CLK
  _2426_/CLK
  _2427_/CLK
  _2428_/CLK
  _2429_/CLK
  _2430_/CLK
  _2431_/CLK
  _2432_/CLK
  _2433_/CLK
  _2434_/CLK
  _2435_/CLK
  _2436_/CLK
  _2437_/CLK
  _2438_/CLK
Warning: There are 33 unconstrained endpoints.
  _2319_/D
  _2407_/D
  _2408_/D
  _2409_/D
  _2410_/D
  _2411_/D
  _2412_/D
  _2413_/D
  _2414_/D
  _2415_/D
  _2416_/D
  _2417_/D
  _2418_/D
  _2419_/D
  _2420_/D
  _2421_/D
  _2422_/D
  _2423_/D
  _2424_/D
  _2425_/D
  _2426_/D
  _2427_/D
  _2428_/D
  _2429_/D
  _2430_/D
  _2431_/D
  _2432_/D
  _2433_/D
  _2434_/D
  _2435_/D
  _2436_/D
  _2437_/D
  _2438_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           3.466957e-03 3.982843e-04 6.105127e-08 3.865303e-03  34.8%
Combinational        2.223026e-03 2.432137e-03 1.879645e-07 4.655352e-03  41.9%
Clock                1.536085e-03 1.048908e-03 3.688270e-08 2.585030e-03  23.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                7.226066e-03 3.879327e-03 2.858960e-07 1.110568e-02 100.0%
                            65.1%        34.9%         0.0%
Writing metric power__internal__total: 0.0072260657325387
Writing metric power__switching__total: 0.003879327094182372
Writing metric power__leakage__total: 2.8589596468009404e-7
Writing metric power__total: 0.011105678975582123

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_tt_025C_5v00: 1.6639670112762026
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.714761 source latency _2319_/CLK ^
-0.800794 target latency _2328_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
1.663967 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_tt_025C_5v00: 2.163967066787355
======================= nom_tt_025C_5v00 Corner ===================================

Clock sys_clk
2.714761 source latency _2319_/CLK ^
-0.800794 target latency _2328_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
2.163967 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_tt_025C_5v00: 0.5608516032564619
nom_tt_025C_5v00: 0.5608516032564619
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_tt_025C_5v00: 11.32142056592732
nom_tt_025C_5v00: 11.32142056592732
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_tt_025C_5v00: 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_tt_025C_5v00: 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__hold_r2r__ws__corner:nom_tt_025C_5v00: 0.560852
Writing metric timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_vio__count__corner:nom_tt_025C_5v00: 0
Writing metric timing__setup_r2r__ws__corner:nom_tt_025C_5v00: 11.321421
Writing metric timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: sys_clk
Sources: sys_clk 
Generated: no
Virtual: yes
Propagated: no
Period: 24.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
sys_clk              24.000000    0.000000 12.000000

===========================================================================
report_clock_latency
============================================================================
Clock sys_clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.787683         network latency _2400_/CLK
        3.262623 network latency _2408_/CLK
---------------
0.787683 3.262623 latency
        2.474940 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.114847         network latency _2415_/CLK
        3.209580 network latency _2408_/CLK
---------------
2.114847 3.209580 latency
        1.094733 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.758425         network latency _2400_/CLK
        0.773620 network latency _2334_/CLK
---------------
0.758425 0.773620 latency
        0.015195 skew



===========================================================================
report_clock_min_period
============================================================================
sys_clk period_min = 12.68 fmax = 78.87
%OL_END_REPORT
