# Hi, I'm Rash ğŸ‘‹

Second-year Computer Engineering student at McGill University ğŸ“ 
Interested in FPGA design, digital logic, and embedded systems  ğŸ’¡
Currently working on VHDL projects to build my hardware portfolio ğŸ›    
Aspiring to work in chip design or hardware systems engineering ğŸ“ˆ  

---

### Skills & Tools ğŸ”§
- VHDL / Verilog (learning & building projects)
- Digital Logic Design
- FPGA Development (Quartus, ModelSim)
- Python (working on C)
- Networking & IT Support (from previous internship experience)

---

### ğŸ“‚ Featured Projects
ğŸŒŸ [3-bit Counter in VHDL](#) â€“ Coming soon!  
*(More projects will be added as I build my portfolio. Just started!)*

---

ğŸ“¬ Connect with me: [LinkedIn](https://linkedin.com/in/YOUR-LINK)  
