

================================================================
== Vitis HLS Report for 'ele_add_1'
================================================================
* Date:           Fri Sep 20 17:20:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        2mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39625|    39625|  0.132 ms|  0.132 ms|  39625|  39625|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_S_i2_j2_0_i2_l_j2  |    39623|    39623|        25|          1|          1|  39600|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      113|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    13|      849|      403|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      467|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    14|     1316|      629|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_8_max_dsp_1_U4560   |dmul_64ns_64ns_64_8_max_dsp_1   |        0|   8|  388|  127|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4556  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4557   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fpext_32ns_64_2_no_dsp_1_U4559        |fpext_32ns_64_2_no_dsp_1        |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U4558      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|    0|    0|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|  13|  849|  403|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U4561  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln92_1_fu_138_p2       |         +|   0|  0|  23|          16|           1|
    |add_ln92_fu_150_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln93_fu_182_p2         |         +|   0|  0|  15|           8|           1|
    |ap_condition_273           |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_132_p2        |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln93_fu_156_p2        |      icmp|   0|  0|  15|           8|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln92_1_fu_170_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln92_fu_162_p3      |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          61|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_j2_load              |   9|          2|    8|         16|
    |i2_fu_54                              |   9|          2|    8|         16|
    |indvar_flatten_fu_58                  |   9|          2|   16|         32|
    |j2_fu_50                              |   9|          2|    8|         16|
    |out_ABC_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   67|        134|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |conv8_reg_278                                     |  64|   0|   64|          0|
    |i2_fu_54                                          |   8|   0|    8|          0|
    |indvar_flatten_fu_58                              |  16|   0|   16|          0|
    |j2_fu_50                                          |   8|   0|    8|          0|
    |mul9_reg_293                                      |  64|   0|   64|          0|
    |out_ABC_read_reg_283                              |  32|   0|   32|          0|
    |select_ln92_reg_248                               |   8|   0|    8|          0|
    |select_ln92_reg_248_pp0_iter1_reg                 |   8|   0|    8|          0|
    |v36_reg_298                                       |  32|   0|   32|          0|
    |v37_reg_273                                       |  32|   0|   32|          0|
    |v38_reg_303                                       |  32|   0|   32|          0|
    |v39_reg_308                                       |  32|   0|   32|          0|
    |zext_ln97_2_reg_263                               |  16|   0|   64|         48|
    |zext_ln97_2_reg_263                               |  64|  32|   64|         48|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 467|  32|  515|         96|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|     ele_add.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|     ele_add.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|     ele_add.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|     ele_add.1|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|     ele_add.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|     ele_add.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|     ele_add.1|  return value|
|out_ABC_dout            |   in|   32|     ap_fifo|       out_ABC|       pointer|
|out_ABC_num_data_valid  |   in|   17|     ap_fifo|       out_ABC|       pointer|
|out_ABC_fifo_cap        |   in|   17|     ap_fifo|       out_ABC|       pointer|
|out_ABC_empty_n         |   in|    1|     ap_fifo|       out_ABC|       pointer|
|out_ABC_read            |  out|    1|     ap_fifo|       out_ABC|       pointer|
|v31_address0            |  out|   16|   ap_memory|           v31|         array|
|v31_ce0                 |  out|    1|   ap_memory|           v31|         array|
|v31_q0                  |   in|   32|   ap_memory|           v31|         array|
|v32_address0            |  out|   16|   ap_memory|           v32|         array|
|v32_ce0                 |  out|    1|   ap_memory|           v32|         array|
|v32_we0                 |  out|    1|   ap_memory|           v32|         array|
|v32_d0                  |  out|   32|   ap_memory|           v32|         array|
+------------------------+-----+-----+------------+--------------+--------------+

