# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project_23.srcs/sources_1/new/RAM_WF_ASYNC.vhd" \
"../../../../Project_23.srcs/sim_1/new/RAM_WF_ASYNC_TB.vhd" \

# Do not sort compile order
nosort
