// -------------------------------------------------------------
// 
// File Name: D:\WorkSpace\LabWorks\DSP_SIMULINK\SL_to_SV\Filter\SV\FP_sub\b2_2_block1.v
// Created: 2023-10-12 14:13:41
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: b2_2_block1
// Source Path: FP_sub/fp model/FIR_section_3/b2_2
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module b2_2_block1
          (c);


  output  signed [11:0] c;  // sfix12_En11


  wire signed [11:0] b2_out1;  // sfix12_En11


  assign b2_out1 = 12'sb111111101010;



  assign c = b2_out1;

endmodule  // b2_2_block1

