xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_0_sim_netlist.vhdl,vhdl,xil_defaultlib,C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex2/Ex2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
