# 1 "arch/arm/boot/dts/dra7-evm.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/dra7-evm.dts"







/dts-v1/;

# 1 "arch/arm/boot/dts/dra7.dtsi" 1
# 10 "arch/arm/boot/dts/dra7.dtsi"
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm/boot/dts/dra7.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/pinctrl/dra.h" 1
# 12 "arch/arm/boot/dts/dra7.dtsi" 2

# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 14 "arch/arm/boot/dts/dra7.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 compatible = "ti,dra7xx";
 interrupt-parent = <&gic>;

 aliases {
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  i2c2 = &i2c3;
  i2c3 = &i2c4;
  i2c4 = &i2c5;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  serial3 = &uart4;
  serial4 = &uart5;
  serial5 = &uart6;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <0>;

   operating-points = <

    1000000 1060000
    1176000 1160000
    >;

   clocks = <&dpll_mpu_ck>;
   clock-names = "cpu";

   clock-latency = <300000>;
  };
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a15";
   reg = <1>;
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (2)) - 1) << 8) | 8)>;
 };

 gic: interrupt-controller@48211000 {
  compatible = "arm,cortex-a15-gic";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x48211000 0x1000>,
        <0x48212000 0x1000>,
        <0x48214000 0x2000>,
        <0x48216000 0x2000>;
  interrupts = <1 9 ((((1 << (2)) - 1) << 8) | 4)>;
 };





 soc {
  compatible = "ti,omap-infra";
  mpu {
   compatible = "ti,omap5-mpu";
   ti,hwmods = "mpu";
  };
 };
# 101 "arch/arm/boot/dts/dra7.dtsi"
 ocp {
  compatible = "ti,omap4-l3-noc", "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  ti,hwmods = "l3_main_1", "l3_main_2";
  reg = <0x44000000 0x2000>,
        <0x44800000 0x3000>;
  interrupts = <0 9 4>,
        <0 10 4>;

  prm: prm@4ae06000 {
   compatible = "ti,dra7-prm";
   reg = <0x4ae06000 0x3000>;

   prm_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   prm_clockdomains: clockdomains {
   };
  };

  cm_core_aon: cm_core_aon@4a005000 {
   compatible = "ti,dra7-cm-core-aon";
   reg = <0x4a005000 0x2000>;

   cm_core_aon_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cm_core_aon_clockdomains: clockdomains {
   };
  };

  cm_core: cm_core@4a008000 {
   compatible = "ti,dra7-cm-core";
   reg = <0x4a008000 0x3000>;

   cm_core_clocks: clocks {
    #address-cells = <1>;
    #size-cells = <0>;
   };

   cm_core_clockdomains: clockdomains {
   };
  };

  counter32k: counter@4ae04000 {
   compatible = "ti,omap-counter32k";
   reg = <0x4ae04000 0x40>;
   ti,hwmods = "counter_32k";
  };

  dra7_ctrl_general: tisyscon@4a002e00 {
   compatible = "syscon";
   reg = <0x4a002e00 0x7c>;
  };

  pbias_regulator: pbias_regulator {
   compatible = "ti,pbias-omap";
   reg = <0 0x4>;
   syscon = <&dra7_ctrl_general>;
   pbias_mmc_reg: pbias_mmc_omap5 {
    regulator-name = "pbias_mmc_omap5";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3000000>;
   };
  };

  dra7_pmx_core: pinmux@4a003400 {
   compatible = "pinctrl-single";
   reg = <0x4a003400 0x0464>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-single,register-width = <32>;
   pinctrl-single,function-mask = <0x3fffffff>;
  };

  sdma: dma-controller@4a056000 {
   compatible = "ti,omap4430-sdma";
   reg = <0x4a056000 0x1000>;
   interrupts = <0 12 4>,
         <0 13 4>,
         <0 14 4>,
         <0 15 4>;
   #dma-cells = <1>;
   #dma-channels = <32>;
   #dma-requests = <127>;
  };

  gpio1: gpio@4ae10000 {
   compatible = "ti,omap4-gpio";
   reg = <0x4ae10000 0x200>;
   interrupts = <0 29 4>;
   ti,hwmods = "gpio1";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  gpio2: gpio@48055000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48055000 0x200>;
   interrupts = <0 30 4>;
   ti,hwmods = "gpio2";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  gpio3: gpio@48057000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48057000 0x200>;
   interrupts = <0 31 4>;
   ti,hwmods = "gpio3";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  gpio4: gpio@48059000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48059000 0x200>;
   interrupts = <0 32 4>;
   ti,hwmods = "gpio4";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  gpio5: gpio@4805b000 {
   compatible = "ti,omap4-gpio";
   reg = <0x4805b000 0x200>;
   interrupts = <0 33 4>;
   ti,hwmods = "gpio5";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  gpio6: gpio@4805d000 {
   compatible = "ti,omap4-gpio";
   reg = <0x4805d000 0x200>;
   interrupts = <0 34 4>;
   ti,hwmods = "gpio6";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  gpio7: gpio@48051000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48051000 0x200>;
   interrupts = <0 35 4>;
   ti,hwmods = "gpio7";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  gpio8: gpio@48053000 {
   compatible = "ti,omap4-gpio";
   reg = <0x48053000 0x200>;
   interrupts = <0 121 4>;
   ti,hwmods = "gpio8";
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <1>;
  };

  uart1: serial@4806a000 {
   compatible = "ti,omap4-uart";
   reg = <0x4806a000 0x100>;
   interrupts = <0 72 4>;
   ti,hwmods = "uart1";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart2: serial@4806c000 {
   compatible = "ti,omap4-uart";
   reg = <0x4806c000 0x100>;
   interrupts = <0 73 4>;
   ti,hwmods = "uart2";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart3: serial@48020000 {
   compatible = "ti,omap4-uart";
   reg = <0x48020000 0x100>;
   interrupts = <0 74 4>;
   ti,hwmods = "uart3";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart4: serial@4806e000 {
   compatible = "ti,omap4-uart";
   reg = <0x4806e000 0x100>;
   interrupts = <0 70 4>;
   ti,hwmods = "uart4";
   clock-frequency = <48000000>;
                        status = "disabled";
  };

  uart5: serial@48066000 {
   compatible = "ti,omap4-uart";
   reg = <0x48066000 0x100>;
   interrupts = <0 105 4>;
   ti,hwmods = "uart5";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart6: serial@48068000 {
   compatible = "ti,omap4-uart";
   reg = <0x48068000 0x100>;
   interrupts = <0 106 4>;
   ti,hwmods = "uart6";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart7: serial@48420000 {
   compatible = "ti,omap4-uart";
   reg = <0x48420000 0x100>;
   ti,hwmods = "uart7";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart8: serial@48422000 {
   compatible = "ti,omap4-uart";
   reg = <0x48422000 0x100>;
   ti,hwmods = "uart8";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart9: serial@48424000 {
   compatible = "ti,omap4-uart";
   reg = <0x48424000 0x100>;
   ti,hwmods = "uart9";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  uart10: serial@4ae2b000 {
   compatible = "ti,omap4-uart";
   reg = <0x4ae2b000 0x100>;
   ti,hwmods = "uart10";
   clock-frequency = <48000000>;
   status = "disabled";
  };

  timer1: timer@4ae18000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4ae18000 0x80>;
   interrupts = <0 37 4>;
   ti,hwmods = "timer1";
   ti,timer-alwon;
  };

  timer2: timer@48032000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48032000 0x80>;
   interrupts = <0 38 4>;
   ti,hwmods = "timer2";
  };

  timer3: timer@48034000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48034000 0x80>;
   interrupts = <0 39 4>;
   ti,hwmods = "timer3";
  };

  timer4: timer@48036000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48036000 0x80>;
   interrupts = <0 40 4>;
   ti,hwmods = "timer4";
  };

  timer5: timer@48820000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48820000 0x80>;
   interrupts = <0 41 4>;
   ti,hwmods = "timer5";
   ti,timer-dsp;
  };

  timer6: timer@48822000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48822000 0x80>;
   interrupts = <0 42 4>;
   ti,hwmods = "timer6";
   ti,timer-dsp;
   ti,timer-pwm;
  };

  timer7: timer@48824000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48824000 0x80>;
   interrupts = <0 43 4>;
   ti,hwmods = "timer7";
   ti,timer-dsp;
  };

  timer8: timer@48826000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48826000 0x80>;
   interrupts = <0 44 4>;
   ti,hwmods = "timer8";
   ti,timer-dsp;
   ti,timer-pwm;
  };

  timer9: timer@4803e000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4803e000 0x80>;
   interrupts = <0 45 4>;
   ti,hwmods = "timer9";
  };

  timer10: timer@48086000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48086000 0x80>;
   interrupts = <0 46 4>;
   ti,hwmods = "timer10";
  };

  timer11: timer@48088000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48088000 0x80>;
   interrupts = <0 47 4>;
   ti,hwmods = "timer11";
   ti,timer-pwm;
  };

  timer13: timer@48828000 {
   compatible = "ti,omap5430-timer";
   reg = <0x48828000 0x80>;
   ti,hwmods = "timer13";
   status = "disabled";
  };

  timer14: timer@4882a000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4882a000 0x80>;
   ti,hwmods = "timer14";
   status = "disabled";
  };

  timer15: timer@4882c000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4882c000 0x80>;
   ti,hwmods = "timer15";
   status = "disabled";
  };

  timer16: timer@4882e000 {
   compatible = "ti,omap5430-timer";
   reg = <0x4882e000 0x80>;
   ti,hwmods = "timer16";
   status = "disabled";
  };

  wdt2: wdt@4ae14000 {
   compatible = "ti,omap4-wdt";
   reg = <0x4ae14000 0x80>;
   interrupts = <0 80 4>;
   ti,hwmods = "wd_timer2";
  };

  hwspinlock: spinlock@4a0f6000 {
   compatible = "ti,omap4-hwspinlock";
   reg = <0x4a0f6000 0x1000>;
   ti,hwmods = "spinlock";
   #hwlock-cells = <1>;
  };

  dmm@4e000000 {
   compatible = "ti,omap5-dmm";
   reg = <0x4e000000 0x800>;
   interrupts = <0 113 0x4>;
   ti,hwmods = "dmm";
  };

  i2c1: i2c@48070000 {
   compatible = "ti,omap4-i2c";
   reg = <0x48070000 0x100>;
   interrupts = <0 56 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c1";
   status = "disabled";
  };

  i2c2: i2c@48072000 {
   compatible = "ti,omap4-i2c";
   reg = <0x48072000 0x100>;
   interrupts = <0 57 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c2";
   status = "disabled";
  };

  i2c3: i2c@48060000 {
   compatible = "ti,omap4-i2c";
   reg = <0x48060000 0x100>;
   interrupts = <0 61 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c3";
   status = "disabled";
  };

  i2c4: i2c@4807a000 {
   compatible = "ti,omap4-i2c";
   reg = <0x4807a000 0x100>;
   interrupts = <0 62 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c4";
   status = "disabled";
  };

  i2c5: i2c@4807c000 {
   compatible = "ti,omap4-i2c";
   reg = <0x4807c000 0x100>;
   interrupts = <0 60 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "i2c5";
   status = "disabled";
  };

  mmc1: mmc@4809c000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x4809c000 0x400>;
   interrupts = <0 83 4>;
   ti,hwmods = "mmc1";
   ti,dual-volt;
   ti,needs-special-reset;
   dmas = <&sdma 61>, <&sdma 62>;
   dma-names = "tx", "rx";
   status = "disabled";
   pbias-supply = <&pbias_mmc_reg>;
  };

  mmc2: mmc@480b4000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x480b4000 0x400>;
   interrupts = <0 86 4>;
   ti,hwmods = "mmc2";
   ti,needs-special-reset;
   dmas = <&sdma 47>, <&sdma 48>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mmc3: mmc@480ad000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x480ad000 0x400>;
   interrupts = <0 94 4>;
   ti,hwmods = "mmc3";
   ti,needs-special-reset;
   dmas = <&sdma 77>, <&sdma 78>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  mmc4: mmc@480d1000 {
   compatible = "ti,omap4-hsmmc";
   reg = <0x480d1000 0x400>;
   interrupts = <0 96 4>;
   ti,hwmods = "mmc4";
   ti,needs-special-reset;
   dmas = <&sdma 57>, <&sdma 58>;
   dma-names = "tx", "rx";
   status = "disabled";
  };

  abb_mpu: regulator-abb-mpu {
   compatible = "ti,abb-v3";
   regulator-name = "abb_mpu";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07ddc 0x4>, <0x4ae07de0 0x4>,
         <0x4ae06014 0x4>, <0x4a003b20 0x8>,
         <0x4ae0c158 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x80>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1060000 0 0x0 0 0x02000000 0x01F00000
   1160000 0 0x4 0 0x02000000 0x01F00000
   1210000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  abb_ivahd: regulator-abb-ivahd {
   compatible = "ti,abb-v3";
   regulator-name = "abb_ivahd";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07e34 0x4>, <0x4ae07e24 0x4>,
         <0x4ae06010 0x4>, <0x4a0025cc 0x8>,
         <0x4a002470 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x40000000>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1055000 0 0x0 0 0x02000000 0x01F00000
   1150000 0 0x4 0 0x02000000 0x01F00000
   1250000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  abb_dspeve: regulator-abb-dspeve {
   compatible = "ti,abb-v3";
   regulator-name = "abb_dspeve";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07e30 0x4>, <0x4ae07e20 0x4>,
         <0x4ae06010 0x4>, <0x4a0025e0 0x8>,
         <0x4a00246c 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x20000000>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1055000 0 0x0 0 0x02000000 0x01F00000
   1150000 0 0x4 0 0x02000000 0x01F00000
   1250000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  abb_gpu: regulator-abb-gpu {
   compatible = "ti,abb-v3";
   regulator-name = "abb_gpu";
   #address-cells = <0>;
   #size-cells = <0>;
   clocks = <&sys_clkin1>;
   ti,settling-time = <50>;
   ti,clock-cycles = <16>;

   reg = <0x4ae07de4 0x4>, <0x4ae07de8 0x4>,
         <0x4ae06010 0x4>, <0x4a003b08 0x8>,
         <0x4ae0c154 0x4>;
   reg-names = "setup-address", "control-address",
        "int-address", "efuse-address",
        "ldo-address";
   ti,tranxdone-status-mask = <0x10000000>;

   ti,ldovbb-override-mask = <0x400>;

   ti,ldovbb-vset-mask = <0x1F>;





   ti,abb_info = <

   1090000 0 0x0 0 0x02000000 0x01F00000
   1210000 0 0x4 0 0x02000000 0x01F00000
   1280000 0 0x8 0 0x02000000 0x01F00000
   >;
  };

  mcspi1: spi@48098000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x48098000 0x200>;
   interrupts = <0 65 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi1";
   ti,spi-num-cs = <4>;
   dmas = <&sdma 35>,
          <&sdma 36>,
          <&sdma 37>,
          <&sdma 38>,
          <&sdma 39>,
          <&sdma 40>,
          <&sdma 41>,
          <&sdma 42>;
   dma-names = "tx0", "rx0", "tx1", "rx1",
        "tx2", "rx2", "tx3", "rx3";
   status = "disabled";
  };

  mcspi2: spi@4809a000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x4809a000 0x200>;
   interrupts = <0 66 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi2";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 43>,
          <&sdma 44>,
          <&sdma 45>,
          <&sdma 46>;
   dma-names = "tx0", "rx0", "tx1", "rx1";
   status = "disabled";
  };

  mcspi3: spi@480b8000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x480b8000 0x200>;
   interrupts = <0 91 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi3";
   ti,spi-num-cs = <2>;
   dmas = <&sdma 15>, <&sdma 16>;
   dma-names = "tx0", "rx0";
   status = "disabled";
  };

  mcspi4: spi@480ba000 {
   compatible = "ti,omap4-mcspi";
   reg = <0x480ba000 0x200>;
   interrupts = <0 48 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   ti,hwmods = "mcspi4";
   ti,spi-num-cs = <1>;
   dmas = <&sdma 70>, <&sdma 71>;
   dma-names = "tx0", "rx0";
   status = "disabled";
  };
 };
};

/include/ "dra7xx-clocks.dtsi"
# 11 "arch/arm/boot/dts/dra7-evm.dts" 2

/ {
 model = "TI DRA7";
 compatible = "ti,dra7-evm", "ti,dra752", "ti,dra7";

 memory {
  device_type = "memory";
  reg = <0x80000000 0x60000000>;
 };

 mmc2_3v3: fixedregulator-mmc2 {
  compatible = "regulator-fixed";
  regulator-name = "mmc2_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };
};

&dra7_pmx_core {
 i2c1_pins: pinmux_i2c1_pins {
  pinctrl-single,pins = <
   0x400 ((1 << 18) | 0x0)
   0x404 ((1 << 18) | 0x0)
  >;
 };

 i2c2_pins: pinmux_i2c2_pins {
  pinctrl-single,pins = <
   0x408 ((1 << 18) | 0x0)
   0x40c ((1 << 18) | 0x0)
  >;
 };

 i2c3_pins: pinmux_i2c3_pins {
  pinctrl-single,pins = <
   0x410 ((1 << 18) | 0x0)
   0x414 ((1 << 18) | 0x0)
  >;
 };

 mcspi1_pins: pinmux_mcspi1_pins {
  pinctrl-single,pins = <
   0x3a4 ((1 << 18) | 0x0)
   0x3a8 ((1 << 18) | 0x0)
   0x3ac ((1 << 18) | 0x0)
   0x3b0 (((1 << 18) | (1 << 19)) | 0x0)
   0x3b4 (((1 << 18) | (1 << 19)) | 0x0)
   0x3b8 (((1 << 18) | (1 << 19)) | 0x6)
   0x3bc (((1 << 18) | (1 << 19)) | 0x6)
  >;
 };

 mcspi2_pins: pinmux_mcspi2_pins {
  pinctrl-single,pins = <
   0x3c0 ((1 << 18) | 0x0)
   0x3c4 (((1 << 18) | (1 << 19)) | 0x0)
   0x3c8 (((1 << 18) | (1 << 19)) | 0x0)
   0x3cc (((1 << 18) | (1 << 19)) | 0x0)
  >;
 };

 uart1_pins: pinmux_uart1_pins {
  pinctrl-single,pins = <
   0x3e0 (((1 << 18) | (1 << 19)) | 0x0)
   0x3e4 (((1 << 18) | (1 << 19)) | 0x0)
   0x3e8 ((1 << 18) | 0x3)
   0x3ec ((1 << 18) | 0x3)
  >;
 };

 uart2_pins: pinmux_uart2_pins {
  pinctrl-single,pins = <
   0x3f0 ((1 << 18) | 0x0)
   0x3f4 ((1 << 18) | 0x0)
   0x3f8 ((1 << 18) | 0x0)
   0x3fc ((1 << 18) | 0x0)
  >;
 };

 uart3_pins: pinmux_uart3_pins {
  pinctrl-single,pins = <
   0x248 (((1 << 18) | (1 << 19)) | 0x0)
   0x24c (((1 << 18) | (1 << 19)) | 0x0)
  >;
 };
};

&i2c1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&i2c1_pins>;
 clock-frequency = <400000>;

 tps659038: tps659038@58 {
  compatible = "ti,tps659038";
  reg = <0x58>;

  tps659038_pmic {
   compatible = "ti,tps659038-pmic";

   regulators {
    smps123_reg: smps123 {

     regulator-name = "smps123";
     regulator-min-microvolt = < 850000>;
     regulator-max-microvolt = <1250000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps45_reg: smps45 {

     regulator-name = "smps45";
     regulator-min-microvolt = < 850000>;
     regulator-max-microvolt = <1150000>;
     regulator-boot-on;
    };

    smps6_reg: smps6 {

     regulator-name = "smps6";
     regulator-min-microvolt = <850000>;
     regulator-max-microvolt = <12500000>;
     regulator-boot-on;
    };

    smps7_reg: smps7 {

     regulator-name = "smps7";
     regulator-min-microvolt = <850000>;
     regulator-max-microvolt = <1030000>;
     regulator-always-on;
     regulator-boot-on;
    };

    smps8_reg: smps8 {

     regulator-name = "smps8";
     regulator-min-microvolt = < 850000>;
     regulator-max-microvolt = <1250000>;
     regulator-boot-on;
    };

    smps9_reg: smps9 {

     regulator-name = "smps9";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };

    ldo1_reg: ldo1 {

     regulator-name = "ldo1";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3300000>;
     regulator-boot-on;
    };

    ldo2_reg: ldo2 {


     regulator-name = "ldo2";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-boot-on;
    };

    ldo3_reg: ldo3 {

     regulator-name = "ldo3";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-boot-on;
    };

    ldo9_reg: ldo9 {

     regulator-name = "ldo9";
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1050000>;
     regulator-boot-on;
    };

    ldoln_reg: ldoln {

     regulator-name = "ldoln";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };

    ldousb_reg: ldousb {

     regulator-name = "ldousb";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-boot-on;
    };
   };
  };
 };
};

&i2c2 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&i2c2_pins>;
 clock-frequency = <400000>;
};

&i2c3 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&i2c3_pins>;
 clock-frequency = <3400000>;
};

&mcspi1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcspi1_pins>;
};

&mcspi2 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mcspi2_pins>;
};

&uart1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&uart1_pins>;
};

&uart2 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&uart2_pins>;
};

&uart3 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&uart3_pins>;
};

&mmc1 {
 status = "okay";
 vmmc-supply = <&ldo1_reg>;
 bus-width = <4>;
};

&mmc2 {
 status = "okay";
 vmmc-supply = <&mmc2_3v3>;
 bus-width = <8>;
};

&cpu0 {
 cpu0-supply = <&smps123_reg>;
};
