version:
  run_id: "a22a0522aa624a0b"
  target: Tofino
error_mode: propagate_and_disable
phv ingress:
  ig_intr_md.ingress_port: {  stage 0..8: H0(0..8) } 
  hdr.eth.dst_addr.0-15: TH11
  hdr.eth.dst_addr.16-23: TB5
  hdr.eth.dst_addr.24-31: TB6
  hdr.eth.dst_addr.32-47: TH14
  hdr.eth.src_addr.0-15: TH9
  hdr.eth.src_addr.16-31: TH10
  hdr.eth.src_addr.32-47: TH13
  hdr.eth.ether_type: TH12
  hdr.ipv4.ver_ihl: TW5(24..31)
  hdr.ipv4.diffserv: TW5(16..23)
  hdr.ipv4.total_len: TW5(0..15)
  hdr.ipv4.identification: TW6(16..31)
  hdr.ipv4.flag_offset: TW6(0..15)
  hdr.ipv4.ttl: TW4(24..31)
  hdr.ipv4.protocol: TW4(16..23)
  hdr.ipv4.hdr_checksum: TW4(0..15)
  hdr.ipv4.src_addr: W14
  hdr.ipv4.dst_addr: W13
  hdr.udp.src_port: TH8
  hdr.udp.dst_port: TH7
  hdr.udp.length: TW7(16..31)
  hdr.udp.checksum: TW7(0..15)
  hdr.bth.opcode: B2
  hdr.bth.se_migreq_pad_ver: TB4
  hdr.bth.pkey: TH6
  hdr.bth.dst_qp: W15
  hdr.bth.psn: W3
  ig_md.psn_cmp: {  stage 2: W8(0..7) } 
  ig_md.psn: {  stage 1..2: W2 } 
  ig_md.msn: {  stage 3..6: W4 } 
  ig_md.channel_class: {  stage 1..8: W11 } 
  ig_md.tmp_a: {  stage 3..10: W0 } 
  ig_md.tmp_b: {  stage 3..10: W1 } 
  ig_md.tmp_c: {  stage 4..9: W9 } 
  ig_md.tmp_d: {  stage 10: W2 } 
  ig_md.tmp_e: {  stage 10: W4 } 
  ig_md.ing_rank_id: {  stage 1..8: W10 } 
  ig_md.is_roce: {  stage 0: B1(7) } 
  ig_md.conn_phase: {  stage 1: B1(3..4) } 
  ig_md.conn_semantics: {  stage 1..10: B1(5..6) } 
  ig_md.channel_id: {  stage 1..3: W43 } 
  ig_md.bitmap: {  stage 3: W33 } 
  ig_md.tx_reg_idx: {  stage 2: W12 } 
  ig_md.tx_loc_val: {  stage 2..9: W4 } 
  ig_md.tx_offset_val: {  stage 2..8: W8 } 
  ig_md.root_rank_id: {  stage 1..8: W44 } 
  hdr.reth.addr.0-31: W36
  hdr.reth.addr.32-63: W6
  hdr.reth.rkey: TW9
  hdr.reth.len: TW8
  hdr.payload.data00: W7
  hdr.aeth.msn: W5
  ig_intr_md_for_dprsr.drop_ctl: {  stage 2..12: B1(0..2) } 
  ig_intr_md_for_dprsr.mirror_type: {  stage 12: B0(0..2) } 
  ig_intr_md_for_tm.ucast_egress_port: {  stage 2..12: H1(0..8) } 
  ig_intr_md_for_tm.mcast_grp_a: {  stage 4..12: H2 } 
  ig_intr_md_for_tm.mcast_grp_b: {  stage 9..12: H3 } 
  combine_ctrl_hasReturned: {  stage 5..10: W33(0) } 
  $tmp2: {  stage 12: H4(0..9) } 
  hdr.eth.$valid: B3(0)
  hdr.ipv4.$valid: B3(1)
  hdr.udp.$valid: B3(2)
  hdr.bth.$valid: B3(3)
  hdr.reth.$valid: B3(4)
  hdr.payload.$valid: B3(5)
  hdr.aeth.$valid: B3(6)
phv egress:
  eg_intr_md.egress_port: H16(0..8)
  eg_intr_md.egress_rid: {  stage 0: W16(0..15) } 
  hdr.eth.dst_addr.0-31: W28
  hdr.eth.dst_addr.32-47: H19
  hdr.eth.src_addr.0-31: W27
  hdr.eth.src_addr.32-47: H18
  hdr.eth.ether_type: TH18
  hdr.ipv4.ver_ihl: TH0(8..15)
  hdr.ipv4.diffserv: TH0(0..7)
  hdr.ipv4.total_len: H17
  hdr.ipv4.identification: TW1(16..31)
  hdr.ipv4.flag_offset: TW1(0..15)
  hdr.ipv4.ttl: TW0(24..31)
  hdr.ipv4.protocol: TW0(16..23)
  hdr.ipv4.hdr_checksum: TW0(0..15)
  hdr.ipv4.src_addr: W29
  hdr.ipv4.dst_addr: W30
  hdr.udp.src_port: W32(16..31)
  hdr.udp.dst_port: W32(0..15)
  hdr.udp.length: W31(16..31)
  hdr.udp.checksum: W31(0..15)
  hdr.bth.opcode: B18
  hdr.bth.se_migreq_pad_ver: TB1
  hdr.bth.pkey: TH1
  hdr.bth.dst_qp: W34
  hdr.bth.psn: W18
  hdr.bridge.ing_rank_id.0-15: TH2
  hdr.bridge.ing_rank_id.16-31: TH3
  hdr.bridge.has_reth: B17(7)
  hdr.bridge.has_aeth: B17(6)
  hdr.bridge.has_payload: B17(5)
  hdr.bridge.is_loopback: B17(4)
  hdr.bridge.conn_phase: B17(2..3)
  hdr.bridge.conn_semantics: B17(0..1)
  hdr.bridge.channel_id: W42
  hdr.bridge.bitmap: TW3
  hdr.bridge.tx_loc_val: W19
  hdr.bridge.tx_offset_val: TW2
  hdr.bridge.root_rank_id: W41
  hdr.bridge.next_token_addr.0-31: W22
  hdr.bridge.next_token_addr.32-63: W24
  hdr.bridge.agg_op: TB0
  hdr.aeth.msn.0-15: TH4
  hdr.aeth.msn.16-31: TH5
  hdr.reth.addr.0-31: W23
  hdr.reth.addr.32-63: W26
  hdr.reth.rkey: W40
  hdr.reth.len: W35
  hdr.payload_first_word.data: W20
  eg_md.cmp: {  stage 0: W25 } 
  eg_md.eg_rank_id: {  stage 1..10: W37 } 
  eg_md.egress_rid: {  stage 1..8: W17 } 
  eg_md.tmp_a: {  stage 7: W25 } 
  eg_md.tmp_b: {  stage 1..8: W21 } 
  hdr.payload.data00: TW12
  dispatch_egress_result_psn: {  stage 9..11: W16 } 
  dispatch_egress_addr_slot_0_add_val: {  stage 2..7: W38 } 
  dispatch_egress_result_addr.0-31: {  stage 4..8: W21 } 
  dispatch_egress_result_addr.32-63: {  stage 4..8: W25 } 
  dispatch_egress_addr_slot_1_add_val: {  stage 2..7: W38 } 
  dispatch_egress_addr_slot_2_add_val: {  stage 2..6: W38 } 
  dispatch_egress_addr_slot_3_add_val: {  stage 2..5: W38 } 
  dispatch_egress_addr_slot_4_add_val: {  stage 2..5: W38 } 
  dispatch_egress_addr_slot_5_add_val: {  stage 2..4: W38 } 
  dispatch_egress_addr_slot_6_add_val: {  stage 3..4: W38 } 
  dispatch_egress_addr_slot_7_add_val: {  stage 3: W38 } 
  eg_intr_md_for_dprsr.drop_ctl: {  stage 1..12: B16(0..2) } 
  hdr.eth.$valid: H20(0)
  hdr.ipv4.$valid: {  stage 0: H20(1) } 
  hdr.udp.$valid: {  stage 0: H20(2) } 
  hdr.bth.$valid: {  stage 0: H20(3) } 
  hdr.bridge.$valid: {  stage 0: H20(4) } 
  hdr.aeth.$valid: H20(5)
  hdr.reth.$valid: H20(6)
  hdr.payload_first_word.$valid: H20(7)
  hdr.payload.$valid: {  stage 1..12: H20(8) } 
parser ingress:
  start: $entry_point.start
  init_zero: [ W8, W2, W4, W11, W0, W1, W9, W10, B1, W43, W33, W12, W44, B0, H4, B3 ]
  bitwise_or: [ B3 ]
  hdr_len_adj: 16
  states:
    $entry_point.start:
      *:
        0..1: H0  # bit[7..15] -> H0 bit[8..0]: ingress::ig_intr_md.ingress_port
        16..17: TH14  # ingress::hdr.eth.dst_addr[47:32].32-47
        18: TB6  # ingress::hdr.eth.dst_addr[31:24].24-31
        19: TB5  # ingress::hdr.eth.dst_addr[23:16].16-23
        20..21: TH11  # ingress::hdr.eth.dst_addr[15:0].0-15
        22..23: TH13  # ingress::hdr.eth.src_addr[47:32].32-47
        B3: 1  # value 1 -> B3 bit[0]: ingress::hdr.eth.$valid
        load: { half : 28..29 }
        shift: 24
        buf_req: 30
        next: $entry_point.start.$split_0
    $entry_point.start.$split_0:
      match: [ half ]
      0x0800:
        0..1: TH10  # ingress::hdr.eth.src_addr[31:16].16-31
        2..3: TH9  # ingress::hdr.eth.src_addr[15:0].0-15
        4..5: TH12  # ingress::hdr.eth.ether_type
        6..9: TW5
            # - bit[0..7] -> TW5 bit[31..24]: ingress::hdr.ipv4.ver_ihl
            # - bit[8..15] -> TW5 bit[23..16]: ingress::hdr.ipv4.diffserv
            # - bit[16..31] -> TW5 bit[15..0]: ingress::hdr.ipv4.total_len
        10..13: TW6
            # - bit[32..47] -> TW6 bit[31..16]: ingress::hdr.ipv4.identification
            # - bit[48..63] -> TW6 bit[15..0]: ingress::hdr.ipv4.flag_offset
        14..17: TW4
            # - bit[64..71] -> TW4 bit[31..24]: ingress::hdr.ipv4.ttl
            # - bit[72..79] -> TW4 bit[23..16]: ingress::hdr.ipv4.protocol
            # - bit[80..95] -> TW4 bit[15..0]: ingress::hdr.ipv4.hdr_checksum
        18..21: W14  # ingress::hdr.ipv4.src_addr
        B3: 2  # value 1 -> B3 bit[1]: ingress::hdr.ipv4.$valid
        load: { byte1 : 15 }
        shift: 22
        buf_req: 22
        next: parse_ipv4.$split_0
      0x****:
        0..1: TH10  # ingress::hdr.eth.src_addr[31:16].16-31
        2..3: TH9  # ingress::hdr.eth.src_addr[15:0].0-15
        4..5: TH12  # ingress::hdr.eth.ether_type
        shift: 6
        buf_req: 6
        next: end
    parse_ipv4.$split_0:
      match: [ byte1 ]
      0x11:
        0..3: W13  # ingress::hdr.ipv4.dst_addr
        load: { half : 6..7 }
        shift: 4
        buf_req: 8
        next: parse_udp
      0x**:
        0..3: W13  # ingress::hdr.ipv4.dst_addr
        shift: 4
        buf_req: 4
        next: end
    parse_udp:
      match: [ half ]
      0x12b7:
        0..1: TH8  # ingress::hdr.udp.src_port
        2..3: TH7  # ingress::hdr.udp.dst_port
        4..7: TW7
            # - bit[32..47] -> TW7 bit[31..16]: ingress::hdr.udp.length
            # - bit[48..63] -> TW7 bit[15..0]: ingress::hdr.udp.checksum
        B3: 4  # value 1 -> B3 bit[2]: ingress::hdr.udp.$valid
        load: { byte1 : 8 }
        shift: 8
        buf_req: 9
        next: parse_bth
      0x****:
        0..1: TH8  # ingress::hdr.udp.src_port
        2..3: TH7  # ingress::hdr.udp.dst_port
        4..7: TW7
            # - bit[32..47] -> TW7 bit[31..16]: ingress::hdr.udp.length
            # - bit[48..63] -> TW7 bit[15..0]: ingress::hdr.udp.checksum
        B3: 4  # value 1 -> B3 bit[2]: ingress::hdr.udp.$valid
        shift: 8
        buf_req: 8
        next: end
    parse_bth:
      match: [ byte1 ]
      0x06:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_write_reth
      0x07:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_payload
      0x08:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_payload
      0x0a:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_write_reth
      0x0c:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_reth
      0x0d:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x0e:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_payload
      0x0f:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x10:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_read_aeth
      0x11:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: parse_ack_aeth
      0x**:
        0: B2  # ingress::hdr.bth.opcode
        1: TB4  # ingress::hdr.bth.se_migreq_pad_ver
        2..3: TH6  # ingress::hdr.bth.pkey
        4..7: W15  # ingress::hdr.bth.dst_qp
        8..11: W3  # ingress::hdr.bth.psn
        B3: 8  # value 1 -> B3 bit[3]: ingress::hdr.bth.$valid
        B1: 128  # value 1 -> B1 bit[7]: ingress::ig_md.is_roce
        shift: 12
        buf_req: 12
        next: end
    parse_write_reth:
      *:
        0..3: W6  # ingress::hdr.reth.addr[63:32].32-63
        4..7: W36  # ingress::hdr.reth.addr[31:0].0-31
        8..11: TW9  # ingress::hdr.reth.rkey
        12..15: TW8  # ingress::hdr.reth.len
        B3: 16  # value 1 -> B3 bit[4]: ingress::hdr.reth.$valid
        shift: 16
        buf_req: 16
        next: parse_payload
    parse_payload:
      *:
        0..3: W7  # ingress::hdr.payload.data00
        B3: 32  # value 1 -> B3 bit[5]: ingress::hdr.payload.$valid
        shift: 4
        buf_req: 4
        next: end
    parse_read_reth:
      *:
        0..3: W6  # ingress::hdr.reth.addr[63:32].32-63
        4..7: W36  # ingress::hdr.reth.addr[31:0].0-31
        8..11: TW9  # ingress::hdr.reth.rkey
        12..15: TW8  # ingress::hdr.reth.len
        B3: 16  # value 1 -> B3 bit[4]: ingress::hdr.reth.$valid
        shift: 16
        buf_req: 16
        next: end
    parse_read_aeth:
      *:
        0..3: W5  # ingress::hdr.aeth.msn
        B3: 64  # value 1 -> B3 bit[6]: ingress::hdr.aeth.$valid
        shift: 4
        buf_req: 4
        next: parse_payload
    parse_ack_aeth:
      *:
        0..3: W5  # ingress::hdr.aeth.msn
        B3: 64  # value 1 -> B3 bit[6]: ingress::hdr.aeth.$valid
        shift: 4
        buf_req: 4
        next: end
deparser ingress:
  dictionary:
    TH14: B3(0)  # ingress::hdr.eth.dst_addr.32-47 if ingress::hdr.eth.$valid
    TB6: B3(0)  # ingress::hdr.eth.dst_addr.24-31 if ingress::hdr.eth.$valid
    TB5: B3(0)  # ingress::hdr.eth.dst_addr.16-23 if ingress::hdr.eth.$valid
    TH11: B3(0)  # ingress::hdr.eth.dst_addr.0-15 if ingress::hdr.eth.$valid
    TH13: B3(0)  # ingress::hdr.eth.src_addr.32-47 if ingress::hdr.eth.$valid
    TH10: B3(0)  # ingress::hdr.eth.src_addr.16-31 if ingress::hdr.eth.$valid
    TH9: B3(0)  # ingress::hdr.eth.src_addr.0-15 if ingress::hdr.eth.$valid
    TH12: B3(0)  # ingress::hdr.eth.ether_type if ingress::hdr.eth.$valid
    TW5: B3(1)
        # - bit[31..24]: ingress::hdr.ipv4.ver_ihl if ingress::hdr.ipv4.$valid
        # - bit[23..16]: ingress::hdr.ipv4.diffserv if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.total_len if ingress::hdr.ipv4.$valid
    TW6: B3(1)
        # - bit[31..16]: ingress::hdr.ipv4.identification if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.flag_offset if ingress::hdr.ipv4.$valid
    TW4: B3(1)
        # - bit[31..24]: ingress::hdr.ipv4.ttl if ingress::hdr.ipv4.$valid
        # - bit[23..16]: ingress::hdr.ipv4.protocol if ingress::hdr.ipv4.$valid
        # - bit[15..0]: ingress::hdr.ipv4.hdr_checksum if ingress::hdr.ipv4.$valid
    W14: B3(1)  # ingress::hdr.ipv4.src_addr if ingress::hdr.ipv4.$valid
    W13: B3(1)  # ingress::hdr.ipv4.dst_addr if ingress::hdr.ipv4.$valid
    TH8: B3(2)  # ingress::hdr.udp.src_port if ingress::hdr.udp.$valid
    TH7: B3(2)  # ingress::hdr.udp.dst_port if ingress::hdr.udp.$valid
    TW7: B3(2)
        # - bit[31..16]: ingress::hdr.udp.length if ingress::hdr.udp.$valid
        # - bit[15..0]: ingress::hdr.udp.checksum if ingress::hdr.udp.$valid
    B2: B3(3)  # ingress::hdr.bth.opcode if ingress::hdr.bth.$valid
    TB4: B3(3)  # ingress::hdr.bth.se_migreq_pad_ver if ingress::hdr.bth.$valid
    TH6: B3(3)  # ingress::hdr.bth.pkey if ingress::hdr.bth.$valid
    W15: B3(3)  # ingress::hdr.bth.dst_qp if ingress::hdr.bth.$valid
    W3: B3(3)  # ingress::hdr.bth.psn if ingress::hdr.bth.$valid
    W5: B3(6)  # ingress::hdr.aeth.msn if ingress::hdr.aeth.$valid
    W6: B3(4)  # ingress::hdr.reth.addr.32-63 if ingress::hdr.reth.$valid
    W36: B3(4)  # ingress::hdr.reth.addr.0-31 if ingress::hdr.reth.$valid
    TW9: B3(4)  # ingress::hdr.reth.rkey if ingress::hdr.reth.$valid
    TW8: B3(4)  # ingress::hdr.reth.len if ingress::hdr.reth.$valid
    W7: B3(5)  # ingress::hdr.payload.data00 if ingress::hdr.payload.$valid
  egress_unicast_port: H1(0..8)  # bit[8..0]: ingress::ig_intr_md_for_tm.ucast_egress_port
  drop_ctl: B1(0..2)  # bit[2..0]: ingress::ig_intr_md_for_dprsr.drop_ctl
  egress_multicast_group_0:
    - H2  # ingress::ig_intr_md_for_tm.mcast_grp_a
  egress_multicast_group_1:
    - H3  # ingress::ig_intr_md_for_tm.mcast_grp_b
  mirror:
    select: B0(0..2)  # bit[2..0]: ingress::ig_intr_md_for_dprsr.mirror_type
    0:
      - H4(0..9)  # bit[9..0]: ingress::$tmp2
parser egress:
  start: $entry_point.start
  init_zero: [ W25, W37, W17, W21, W38, B16, H20 ]
  bitwise_or: [ H20 ]
  hdr_len_adj: 27
  meta_opt: 8191
  states:
    $entry_point.start:
      *:
        0..1: H16  # bit[7..15] -> H16 bit[8..0]: egress::eg_intr_md.egress_port
        17..20: W16  # bit[152..167] -> W16 bit[15..0]: egress::eg_intr_md.egress_rid
        27..28: H19  # egress::hdr.eth.dst_addr[47:32].32-47
        H20: 31
            # - value 1 -> H20 bit[0]: egress::hdr.eth.$valid
            # - value 1 -> H20 bit[1]: egress::hdr.ipv4.$valid
            # - value 1 -> H20 bit[2]: egress::hdr.udp.$valid
            # - value 1 -> H20 bit[3]: egress::hdr.bth.$valid
            # - value 1 -> H20 bit[4]: egress::hdr.bridge.$valid
        intr_md: 25
        shift: 29
        buf_req: 29
        next: $entry_point.start.$split_0
    $entry_point.start.$split_0:
      *:
        0..3: W28  # egress::hdr.eth.dst_addr[31:0].0-31
        4..5: H18  # egress::hdr.eth.src_addr[47:32].32-47
        6..9: W27  # egress::hdr.eth.src_addr[31:0].0-31
        10..11: TH18  # egress::hdr.eth.ether_type
        12..13: TH0
            # - bit[96..103] -> TH0 bit[15..8]: egress::hdr.ipv4.ver_ihl
            # - bit[104..111] -> TH0 bit[7..0]: egress::hdr.ipv4.diffserv
        14..15: H17  # egress::hdr.ipv4.total_len
        16..19: TW1
            # - bit[128..143] -> TW1 bit[31..16]: egress::hdr.ipv4.identification
            # - bit[144..159] -> TW1 bit[15..0]: egress::hdr.ipv4.flag_offset
        20..23: TW0
            # - bit[160..167] -> TW0 bit[31..24]: egress::hdr.ipv4.ttl
            # - bit[168..175] -> TW0 bit[23..16]: egress::hdr.ipv4.protocol
            # - bit[176..191] -> TW0 bit[15..0]: egress::hdr.ipv4.hdr_checksum
        shift: 24
        buf_req: 24
        next: $entry_point.start.$split_1
    $entry_point.start.$split_1:
      *:
        0..3: W29  # egress::hdr.ipv4.src_addr
        4..7: W30  # egress::hdr.ipv4.dst_addr
        8..11: W32
            # - bit[64..79] -> W32 bit[31..16]: egress::hdr.udp.src_port
            # - bit[80..95] -> W32 bit[15..0]: egress::hdr.udp.dst_port
        12..15: W31
            # - bit[96..111] -> W31 bit[31..16]: egress::hdr.udp.length
            # - bit[112..127] -> W31 bit[15..0]: egress::hdr.udp.checksum
        16: B18  # egress::hdr.bth.opcode
        17: TB1  # egress::hdr.bth.se_migreq_pad_ver
        18..19: TH1  # egress::hdr.bth.pkey
        28..29: TH3  # egress::hdr.bridge.ing_rank_id[31:16].16-31
        30..31: TH2  # egress::hdr.bridge.ing_rank_id[15:0].0-15
        shift: 20
        buf_req: 32
        next: $entry_point.start.$split_2
    $entry_point.start.$split_2:
      *:
        0..3: W34  # egress::hdr.bth.dst_qp
        4..7: W18  # egress::hdr.bth.psn
        12: B17
            # - bit[96] -> B17 bit[7]: egress::hdr.bridge.has_reth
            # - bit[97] -> B17 bit[6]: egress::hdr.bridge.has_aeth
            # - bit[98] -> B17 bit[5]: egress::hdr.bridge.has_payload
            # - bit[99] -> B17 bit[4]: egress::hdr.bridge.is_loopback
            # - bit[100..101] -> B17 bit[3..2]: egress::hdr.bridge.conn_phase
            # - bit[102..103] -> B17 bit[1..0]: egress::hdr.bridge.conn_semantics
        13..16: W42  # egress::hdr.bridge.channel_id
        17..20: TW3  # egress::hdr.bridge.bitmap
        load: { byte1 : 12, byte0 : 12, half : 12..13 }
        shift: 21
        buf_req: 21
        next: $entry_point.start.$split_3
    $entry_point.start.$split_3:
      *:
        0..3: W19  # egress::hdr.bridge.tx_loc_val
        4..7: TW2  # egress::hdr.bridge.tx_offset_val
        8..11: W41  # egress::hdr.bridge.root_rank_id
        12..15: W24  # egress::hdr.bridge.next_token_addr[63:32].32-63
        20: TB0  # egress::hdr.bridge.agg_op
        shift: 16
        buf_req: 21
        next: $entry_point.start.$split_4
    $entry_point.start.$split_4:
      match: [ byte1 ]
      0b*1******:
        0..3: W22  # egress::hdr.bridge.next_token_addr[31:0].0-31
        5..6: TH5  # egress::hdr.aeth.msn[31:16].16-31
        7..8: TH4  # egress::hdr.aeth.msn[15:0].0-15
        H20: 32  # value 1 -> H20 bit[5]: egress::hdr.aeth.$valid
        shift: 9
        buf_req: 9
        next: check_reth
      0b*0******:
        0..3: W22  # egress::hdr.bridge.next_token_addr[31:0].0-31
        shift: 5
        buf_req: 5
        next: check_reth
    check_reth:
      match: [ byte0 ]
      0b1*******:
        0..3: W26  # egress::hdr.reth.addr[63:32].32-63
        4..7: W23  # egress::hdr.reth.addr[31:0].0-31
        8..11: W40  # egress::hdr.reth.rkey
        12..15: W35  # egress::hdr.reth.len
        H20: 64  # value 1 -> H20 bit[6]: egress::hdr.reth.$valid
        shift: 16
        buf_req: 16
        next: check_payload
      0b0*******:
        buf_req: 0
        next: check_payload
    check_payload:
      match: [ half ]
      0b**1*************:
        0..3: W20  # egress::hdr.payload_first_word.data
        H20: 128  # value 1 -> H20 bit[7]: egress::hdr.payload_first_word.$valid
        shift: 4
        buf_req: 4
        next: end
      0b**0*************:
        buf_req: 0
        next: end
deparser egress:
  dictionary:
    H19: H20(0)  # egress::hdr.eth.dst_addr.32-47 if egress::hdr.eth.$valid
    W28: H20(0)  # egress::hdr.eth.dst_addr.0-31 if egress::hdr.eth.$valid
    H18: H20(0)  # egress::hdr.eth.src_addr.32-47 if egress::hdr.eth.$valid
    W27: H20(0)  # egress::hdr.eth.src_addr.0-31 if egress::hdr.eth.$valid
    TH18: H20(0)  # egress::hdr.eth.ether_type if egress::hdr.eth.$valid
    TH0: H20(0)
        # - bit[15..8]: egress::hdr.ipv4.ver_ihl if egress::hdr.eth.$valid
        # - bit[7..0]: egress::hdr.ipv4.diffserv if egress::hdr.eth.$valid
    H17: H20(0)  # egress::hdr.ipv4.total_len if egress::hdr.eth.$valid
    TW1: H20(0)
        # - bit[31..16]: egress::hdr.ipv4.identification if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.ipv4.flag_offset if egress::hdr.eth.$valid
    TW0: H20(0)
        # - bit[31..24]: egress::hdr.ipv4.ttl if egress::hdr.eth.$valid
        # - bit[23..16]: egress::hdr.ipv4.protocol if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.ipv4.hdr_checksum if egress::hdr.eth.$valid
    W29: H20(0)  # egress::hdr.ipv4.src_addr if egress::hdr.eth.$valid
    W30: H20(0)  # egress::hdr.ipv4.dst_addr if egress::hdr.eth.$valid
    W32: H20(0)
        # - bit[31..16]: egress::hdr.udp.src_port if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.udp.dst_port if egress::hdr.eth.$valid
    W31: H20(0)
        # - bit[31..16]: egress::hdr.udp.length if egress::hdr.eth.$valid
        # - bit[15..0]: egress::hdr.udp.checksum if egress::hdr.eth.$valid
    B18: H20(0)  # egress::hdr.bth.opcode if egress::hdr.eth.$valid
    TB1: H20(0)  # egress::hdr.bth.se_migreq_pad_ver if egress::hdr.eth.$valid
    TH1: H20(0)  # egress::hdr.bth.pkey if egress::hdr.eth.$valid
    W34: H20(0)  # egress::hdr.bth.dst_qp if egress::hdr.eth.$valid
    W18: H20(0)  # egress::hdr.bth.psn if egress::hdr.eth.$valid
    TH3: H20(0)  # egress::hdr.bridge.ing_rank_id.16-31 if egress::hdr.eth.$valid
    TH2: H20(0)  # egress::hdr.bridge.ing_rank_id.0-15 if egress::hdr.eth.$valid
    B17: H20(0)
        # - bit[7]: egress::hdr.bridge.has_reth if egress::hdr.eth.$valid
        # - bit[6]: egress::hdr.bridge.has_aeth if egress::hdr.eth.$valid
        # - bit[5]: egress::hdr.bridge.has_payload if egress::hdr.eth.$valid
        # - bit[4]: egress::hdr.bridge.is_loopback if egress::hdr.eth.$valid
        # - bit[3..2]: egress::hdr.bridge.conn_phase if egress::hdr.eth.$valid
        # - bit[1..0]: egress::hdr.bridge.conn_semantics if egress::hdr.eth.$valid
    W42: H20(0)  # egress::hdr.bridge.channel_id if egress::hdr.eth.$valid
    TW3: H20(0)  # egress::hdr.bridge.bitmap if egress::hdr.eth.$valid
    W19: H20(0)  # egress::hdr.bridge.tx_loc_val if egress::hdr.eth.$valid
    TW2: H20(0)  # egress::hdr.bridge.tx_offset_val if egress::hdr.eth.$valid
    W41: H20(0)  # egress::hdr.bridge.root_rank_id if egress::hdr.eth.$valid
    W24: H20(0)  # egress::hdr.bridge.next_token_addr.32-63 if egress::hdr.eth.$valid
    W22: H20(0)  # egress::hdr.bridge.next_token_addr.0-31 if egress::hdr.eth.$valid
    TB0: H20(0)  # egress::hdr.bridge.agg_op if egress::hdr.eth.$valid
    TH5: H20(5)  # egress::hdr.aeth.msn.16-31 if egress::hdr.aeth.$valid
    TH4: H20(5)  # egress::hdr.aeth.msn.0-15 if egress::hdr.aeth.$valid
    W26: H20(6)  # egress::hdr.reth.addr.32-63 if egress::hdr.reth.$valid
    W23: H20(6)  # egress::hdr.reth.addr.0-31 if egress::hdr.reth.$valid
    W40: H20(6)  # egress::hdr.reth.rkey if egress::hdr.reth.$valid
    W35: H20(6)  # egress::hdr.reth.len if egress::hdr.reth.$valid
    W20: H20(7)  # egress::hdr.payload_first_word.data if egress::hdr.payload_first_word.$valid
    TW12: H20(8)  # egress::hdr.payload.data00 if egress::hdr.payload.$valid
  drop_ctl: B16(0..2)  # bit[2..0]: egress::eg_intr_md_for_dprsr.drop_ctl
  egress_unicast_port: H16(0..8)  # bit[8..0]: egress::eg_intr_md.egress_port
stage 0 ingress:
  phase0_match A2AIngressParser.$PORT_METADATA:
    p4:
      name: A2AIngressParser.$PORT_METADATA
      size: 288
      preferred_match_type: exact
      match_type: exact
    size: 288
    p4_param_order:
      ig_intr_md.ingress_port: { type: exact, size: 9 }
    format: {ig_intr_md: 0..63}
    constant_value: 0
    actions:
      set_port_metadata:
      - handle: 0x20000000
      - p4_param_order: { ig_intr_md: 64 } 
  exact_match traffic_classify_0 0:
    p4: { name: A2AIngress.traffic_classify, size: 32768 }
    p4_param_order: 
      hdr.ipv4.src_addr: { type: exact, size: 32, full_size: 32 }
      hdr.ipv4.dst_addr: { type: exact, size: 32, full_size: 32 }
      hdr.bth.dst_qp: { type: exact, size: 32, full_size: 32 }
    row: [ 5, 6, 7 ]
    bus: [ 0, 0, 0 ]
    column:
    - [ 2, 3, 4, 5, 6, 7, 8, 9 ]
    - [ 2, 3, 4, 5, 6, 7, 8, 9 ]
    - [ 2, 3, 4, 5, 6, 7, 8, 9 ]
    stash: 
      row: [ 5, 6, 7 ]
      col: [ 2, 2, 2 ]
      unit: [ 0, 0, 0 ]
    ways:
      - { group: 0, index: 0..9, select: 40..51 & 0x1, rams: [[7, 2], [6, 2], [5, 2], [7, 3], [6, 3], [5, 3]] }
      - { group: 0, index: 10..19, select: 40..51 & 0x2, rams: [[7, 4], [6, 4], [5, 4], [7, 5], [6, 5], [5, 5]] }
      - { group: 0, index: 20..29, select: 40..51 & 0x4, rams: [[7, 6], [6, 6], [5, 6], [7, 7], [6, 7], [5, 7]] }
      - { group: 0, index: 30..39, select: 40..51 & 0x8, rams: [[7, 8], [6, 8], [5, 8], [7, 9], [6, 9], [5, 9]] }
    input_xbar:
      exact group 0: { 0: hdr.ipv4.dst_addr, 32: hdr.ipv4.src_addr, 64: hdr.bth.dst_qp }
      hash 0:
        0..7: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..7)
        8..9: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8..9)
        40: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(10)
        11..18: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..7)
        19: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8)
        10: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(10)
        41: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(9)
        22..29: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..7)
        20..21: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(9..10)
        42: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8)
        33..39: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(0..6)
        30..32: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(8..10)
        43: random(hdr.ipv4.dst_addr(11..31), hdr.ipv4.src_addr) ^ hdr.ipv4.dst_addr(7)
      hash 1:
        0..9: random(hdr.bth.dst_qp)
        40: random(hdr.bth.dst_qp)
        10..19: random(hdr.bth.dst_qp)
        41: random(hdr.bth.dst_qp)
        20..29: random(hdr.bth.dst_qp)
        42: random(hdr.bth.dst_qp)
        30..39: random(hdr.bth.dst_qp)
        43: random(hdr.bth.dst_qp)
      hash group 0:
        table: [0, 1]
        seed: 0x9029f1041d2
    format: { action(0): 5..6, immediate(0): 7..10, version(0): 0..3, match(0): [ 11..15, 32..111 ], action(1): 21..22, immediate(1): 23..26, version(1): 16..19, match(1): [ 27..31, 112..127, 224..255, 352..383 ], action(2): 133..134, immediate(2): 135..138, version(2): 128..131, match(2): 139..223, action(3): 261..262, immediate(3): 263..266, version(3): 256..259, match(3): 267..351 }
    match: [ hdr.ipv4.dst_addr(11..15), hdr.ipv4.dst_addr(16..23), hdr.ipv4.dst_addr(24..31), hdr.ipv4.src_addr(0..7), hdr.ipv4.src_addr(8..15), hdr.ipv4.src_addr(16..23), hdr.ipv4.src_addr(24..31), hdr.bth.dst_qp(0..7), hdr.bth.dst_qp(8..15), hdr.bth.dst_qp(16..23), hdr.bth.dst_qp(24..31) ]
    match_group_map: [ [ 1, 0 ], [ 1, 2 ], [ 1, 3 ] ]
    gateway:
      name: cond-72
      input_xbar:
        exact group 0: { 103: ig_md.is_roce }
      row: 5
      bus: 1
      unit: 0
      match: { 7: ig_md.is_roce }
      0x1:
        run_table: true
      miss:
        next:  tbl_a2a_ingress_control115
      condition: 
        expression: "(ig_md.is_roce)"
        true:  traffic_classify_0
        false:  tbl_a2a_ingress_control115
    hit: [  tbl_a2a_ingress_control119 ]
    miss:  tbl_a2a_ingress_control119
    action_bus: { 0 : immediate(0..3) }
    action: traffic_classify_0$action_data($DIRECT, $DEFAULT)
    instruction: traffic_classify_0(action, $DEFAULT)
    actions:
      A2AIngress.set_a2a_traffic(1, 1):
      - p4_param_order: { conn_phase: 2, conn_semantics: 2, channel_id: 32, channel_class: 32, ing_rank_id: 32, root_rank_id: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000003
      - next_table: 0
      - { ing_rank_id_1: $adf_f0(0..31), ing_rank_id: ing_rank_id_1, channel_class_1: $adf_f1(0..31), channel_class: channel_class_1, channel_id_0: $adf_f2(0..31), channel_id: channel_id_0, root_rank_id_1: $adf_f3(0..31), root_rank_id: root_rank_id_1, $data0: immediate(0..3), conn_phase_1: $data0(0..1), conn_phase: conn_phase_1, conn_semantics_1: $data0(2..3), conn_semantics: conn_semantics_1 }
      - set ig_md.channel_id, channel_id
      - set ig_md.ing_rank_id, ing_rank_id
      - set ig_md.root_rank_id, root_rank_id
      - set ig_md.channel_class, channel_class
      - set B1(3..6), $data0
      A2AIngress.set_unknown_traffic(2, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000004
      - next_table: 0
      - {  }
    default_action: A2AIngress.set_unknown_traffic
  action traffic_classify_0$action_data:
    p4: { name: A2AIngress.traffic_classify$action }
    row: [ 15, 13, 11, 9, 7, 6, 5, 4 ]
    logical_bus: [ A, O, O, O, O, O, O, O ]
    word: [ 0, 0, 0, 0, 0, 0, 0, 0 ]
    column:
    - [ 4, 5 ]
    - [ 4, 5 ]
    - [ 4, 5 ]
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 2, 3, 4, 5 ]
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 2, 3, 4, 5 ]
    vpns: 
    - [ 0, 1 ]
    - [ 2, 3 ]
    - [ 4, 5 ]
    - [ 6, 7, 8, 9, 10, 11 ]
    - [ 12, 13, 14, 15, 16, 17 ]
    - [ 18, 19, 20, 21 ]
    - [ 22, 23, 24, 25, 26, 27 ]
    - [ 28, 29, 30, 31 ]
    home_row:
    - 15
    format A2AIngress.set_a2a_traffic: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 96..99 : $adf_f2, 100..103 : $adf_f3, 104..107 : $adf_f0, 108..111 : $adf_f1 }
  ternary_match tbl_a2a_ingress_control119 1:
    p4: { name: tbl_a2a_ingress_control119, hidden: true }
    hit: [  cond-73 ]
    miss:  cond-73
    indirect: tbl_a2a_ingress_control119$tind
  ternary_indirect tbl_a2a_ingress_control119$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control119$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control119(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000001
      - next_table: 0
      - set ig_md.psn, hdr.bth.psn
    default_action: a2a_ingress_control119
  gateway cond-73 2:
    name: cond-73
    input_xbar:
      exact group 0: { 110: hdr.aeth.$valid }
    row: 4
    bus: 1
    unit: 1
    match: { 6: hdr.aeth.$valid }
    0x1:
      next:  tbl_a2a_ingress_control120
    miss:
      next:  tbl_a2a_ingress_control120
    condition: 
      expression: "(hdr.aeth.$valid == 1)"
      true:  tbl_a2a_ingress_control120
      false:  tbl_a2a_ingress_control120
stage 1 ingress:
  dependency: match
  ternary_match tbl_a2a_ingress_control120 0:
    p4: { name: tbl_a2a_ingress_control120, hidden: true }
    hit: [  cond-74 ]
    miss:  cond-74
    indirect: tbl_a2a_ingress_control120$tind
  ternary_indirect tbl_a2a_ingress_control120$tind:
    row: 6
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control120$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control120(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000002
      - next_table: 0
      - set ig_md.psn(0..0), 0
    default_action: a2a_ingress_control120
  gateway cond-74 1:
    name: cond-74
    input_xbar:
      exact group 0: { 3: ig_md.conn_phase }
    row: 5
    bus: 1
    unit: 1
    match: { 3: ig_md.conn_phase }
    0x1:
      next:  tbl_dispatch_control154
    miss:
      next:  tbl_combine_control355
    condition: 
      expression: "(ig_md.conn_phase == 1)"
      true:  tbl_dispatch_control154
      false:  tbl_combine_control355
  ternary_match tbl_dispatch_control154 8:
    p4: { name: tbl_dispatch_control154, hidden: true }
    gateway:
      name: cond-75
      input_xbar:
        exact group 0: { 5: ig_md.conn_semantics, 24: hdr.bth.opcode }
      row: 3
      bus: 0
      unit: 0
      match: { 13: ig_md.conn_semantics, 0: hdr.bth.opcode }
      0b10*****00010001:
        run_table: true
      miss:
        next:  tbl_dispatch_control169
      condition: 
        expression: "(ig_md.conn_semantics == 2 && hdr.bth.opcode == 17)"
        true:  tbl_dispatch_control154
        false:  tbl_dispatch_control169
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_control154$tind
  ternary_indirect tbl_dispatch_control154$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control154$tind(action, $DEFAULT)
    actions:
      dispatch_control154(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000005
      - next_table: 0
      - set ig_intr_md_for_dprsr.drop_ctl, 1
    default_action: dispatch_control154
  ternary_match tbl_dispatch_control169 9:
    p4: { name: tbl_dispatch_control169, hidden: true }
    gateway:
      name: cond-76
      input_xbar:
        exact group 0: { 5: ig_md.conn_semantics }
      row: 2
      bus: 1
      unit: 1
      match: { 5: ig_md.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  tbl_dispatch_control182
      condition: 
        expression: "(ig_md.conn_semantics == 0)"
        true:  tbl_dispatch_control169
        false:  tbl_dispatch_control182
    hit: [  tbl_dispatch_control161 ]
    miss:  tbl_dispatch_control161
    indirect: tbl_dispatch_control169$tind
  ternary_indirect tbl_dispatch_control169$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control169$tind(action, $DEFAULT)
    actions:
      dispatch_control169(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000c
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control169
  ternary_match tbl_combine_control355 2:
    p4: { name: tbl_combine_control355, hidden: true }
    gateway:
      name: cond-81
      input_xbar:
        exact group 0: { 3: ig_md.conn_phase }
      row: 5
      bus: 0
      unit: 0
      match: { 3: ig_md.conn_phase }
      0x2:
        run_table: true
      miss:
        next:  tbl_a2a_ingress_control135
      condition: 
        expression: "(ig_md.conn_phase == 2)"
        true:  tbl_combine_control355
        false:  tbl_a2a_ingress_control135
    hit: [  cond-82 ]
    miss:  cond-82
    indirect: tbl_combine_control355$tind
  ternary_indirect tbl_combine_control355$tind:
    row: 5
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control355$tind(action, $DEFAULT)
    actions:
      combine_control355(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000024
      - next_table: 0
      - add W12, W10, W11
    default_action: combine_control355
  gateway cond-82 3:
    name: cond-82
    input_xbar:
      exact group 0: { 5: ig_md.conn_semantics }
    row: 4
    bus: 1
    unit: 1
    match: { 5: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_control449
    miss:
      next:  tbl_combine_ctrl_queue_tail_0_do_read
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_control449
      false:  tbl_combine_ctrl_queue_tail_0_do_read
  ternary_match tbl_combine_control449 4:
    p4: { name: tbl_combine_control449, hidden: true }
    gateway:
      name: cond-83
      input_xbar:
        exact group 0: { 8: ig_intr_md.ingress_port(8), 16: ig_intr_md.ingress_port(0..7) }
      row: 4
      bus: 0
      unit: 0
      match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
      0x0c0:
        next:  tbl_combine_control461
      miss:
        run_table: true
      condition: 
        expression: "(ig_intr_md.ingress_port != 192)"
        true:  tbl_combine_control449
        false:  tbl_combine_control461
    hit: [  tbl_combine_ctrl_do_read_tx_loc ]
    miss:  tbl_combine_ctrl_do_read_tx_loc
    indirect: tbl_combine_control449$tind
  ternary_indirect tbl_combine_control449$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control449$tind(action, $DEFAULT)
    actions:
      combine_control449(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000028
      - next_table: 0
      - set ig_md.tx_loc_val, hdr.reth.addr.32-63
      - set ig_md.tx_offset_val, 0
    default_action: combine_control449
  ternary_match tbl_combine_control461 5:
    p4: { name: tbl_combine_control461, hidden: true }
    hit: [  tbl_combine_control462 ]
    miss:  tbl_combine_control462
    indirect: tbl_combine_control461$tind
  ternary_indirect tbl_combine_control461$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control461$tind(action, $DEFAULT)
    actions:
      combine_control461(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000025
      - next_table: 0
      - set ig_md.tx_loc_val, hdr.payload.data00
    default_action: combine_control461
  ternary_match tbl_combine_control462 6:
    p4: { name: tbl_combine_control462, hidden: true }
    gateway:
      name: cond-85
      input_xbar:
        exact group 0: { 32: hdr.payload.data00(0..7) }
      row: 3
      bus: 1
      unit: 1
      match: { 0: hdr.payload.data00(0..7) }
      0x3f:
        run_table: true
      miss:
        next:  tbl_combine_control463
      condition: 
        expression: "(hdr.payload.data00[7:0] == 63)"
        true:  tbl_combine_control462
        false:  tbl_combine_control463
    hit: [  tbl_combine_ctrl_queue_tail_0_do_read ]
    miss:  tbl_combine_ctrl_queue_tail_0_do_read
    indirect: tbl_combine_control462$tind
  ternary_indirect tbl_combine_control462$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control462$tind(action, $DEFAULT)
    actions:
      combine_control462(1, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000026
      - next_table: 0
      - set ig_md.tx_offset_val, 0
    default_action: combine_control462
  ternary_match tbl_combine_control463 7:
    p4: { name: tbl_combine_control463, hidden: true }
    hit: [  tbl_combine_ctrl_queue_tail_0_do_read ]
    miss:  tbl_combine_ctrl_queue_tail_0_do_read
    indirect: tbl_combine_control463$tind
  ternary_indirect tbl_combine_control463$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control463$tind(action, $DEFAULT)
    actions:
      combine_control463(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000027
      - next_table: 0
      - add W8, 1, W7
    default_action: combine_control463
stage 2 ingress:
  dependency: match
  ternary_match tbl_a2a_ingress_control115 0:
    p4: { name: tbl_a2a_ingress_control115, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_a2a_ingress_control115$tind
  ternary_indirect tbl_a2a_ingress_control115$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control115$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control115(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000042
      - next_table: 0
      - set ig_intr_md_for_dprsr.drop_ctl, 1
    default_action: a2a_ingress_control115
  hash_action tbl_dispatch_control182 5:
    p4: { name: tbl_dispatch_control182, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_id }
      hash 0:
        16..31: ig_md.channel_id(0..15)
        39..45: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-77
      input_xbar:
        exact group 0: { 109: ig_md.conn_semantics }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 5: ig_md.conn_semantics }
      0x1:
        next:  tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 1)"
        true:  tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn
        false:  END
    next:  END
    action_bus: { 112..115 : tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(0..31) }
    stateful: tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control182(action, $DEFAULT)
    actions:
      dispatch_control182(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000e
      - next_table: 0
      - set W1(0..31), tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn
      - tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(dispatch_ctrl_ra_read_tx_msn, $hash_dist)
    default_action: dispatch_control182
  hash_action tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn 7:
    p4: { name: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_id }
      hash 0:
        16..31: ig_md.channel_id(0..15)
        39..45: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control195
      miss:  tbl_dispatch_control195
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control195
        false:  tbl_dispatch_control195
    next: []
    action_bus: { 120..123 : tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(0..31) }
    stateful: tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_ctrl_do_read_cond_inc_tx_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.do_read_cond_inc_tx_epsn(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000d
      - next_table: 0
      - set W0(0..31), tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn
      - tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(dispatch_ctrl_ra_read_cond_inc_tx_epsn, $hash_dist)
    default_action: A2AIngress.dispatch_ctrl.do_read_cond_inc_tx_epsn
  ternary_match tbl_dispatch_control195 8:
    p4: { name: tbl_dispatch_control195, hidden: true }
    gateway:
      name: cond-78
      input_xbar:
        exact group 3: { 0: ig_md.psn_cmp }
      row: 3
      bus: 0
      unit: 0
      match: { 0: ig_md.psn_cmp }
      0x01:
        run_table: true
      miss:
        next:  tbl_dispatch_control207
      condition: 
        expression: "(ig_md.psn_cmp == 1)"
        true:  tbl_dispatch_control195
        false:  tbl_dispatch_control207
    hit: [  tbl_dispatch_control190 ]
    miss:  tbl_dispatch_control190
    indirect: tbl_dispatch_control195$tind
  ternary_indirect tbl_dispatch_control195$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control195$tind(action, $DEFAULT)
    actions:
      dispatch_control195(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000014
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control195
  ternary_match tbl_dispatch_control207 9:
    p4: { name: tbl_dispatch_control207, hidden: true }
    gateway:
      name: cond-79
      input_xbar:
        exact group 3: { 0: ig_md.psn_cmp }
      row: 2
      bus: 1
      unit: 1
      match: { 0: ig_md.psn_cmp }
      0x00:
        run_table: true
      miss:
        next:  tbl_dispatch_control215
      condition: 
        expression: "(ig_md.psn_cmp == 0)"
        true:  tbl_dispatch_control207
        false:  tbl_dispatch_control215
    hit: [  tbl_dispatch_control202 ]
    miss:  tbl_dispatch_control202
    indirect: tbl_dispatch_control207$tind
  ternary_indirect tbl_dispatch_control207$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control207$tind(action, $DEFAULT)
    actions:
      dispatch_control207(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001a
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control207
  ternary_match tbl_dispatch_control215 12:
    p4: { name: tbl_dispatch_control215, hidden: true }
    gateway:
      name: cond-80
      input_xbar:
        exact group 0: { 96: hdr.bth.opcode }
      row: 1
      bus: 0
      unit: 0
      match: { 0: hdr.bth.opcode }
      0x06:
        run_table: true
      0x0a:
        run_table: true
      miss:
        next:  tbl_dispatch_control218
      condition: 
        expression: "(hdr.bth.opcode == 6 || hdr.bth.opcode == 10)"
        true:  tbl_dispatch_control215
        false:  tbl_dispatch_control218
    hit: [  tbl_dispatch_control216 ]
    miss:  tbl_dispatch_control216
    indirect: tbl_dispatch_control215$tind
  ternary_indirect tbl_dispatch_control215$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control215$tind(action, $DEFAULT)
    actions:
      dispatch_control215(1, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001b
      - next_table: 0
      - set ig_md.bitmap, hdr.reth.addr.0-31
    default_action: dispatch_control215
  hash_action tbl_dispatch_control161 6:
    p4: { name: tbl_dispatch_control161, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_id }
      hash 0:
        16..31: ig_md.channel_id(0..15)
        39..45: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control161-gateway
      row: 4
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_ctrl_set_aeth_psn
      miss:  tbl_dispatch_ctrl_set_aeth_psn
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_set_aeth_psn
        false:  tbl_dispatch_ctrl_set_aeth_psn
    next: []
    stateful: tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control161($DEFAULT, $DEFAULT)
    actions:
      dispatch_control161(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000007
      - next_table: 0
      - add W4, 1, W2
      - tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn(dispatch_ctrl_ra_init_tx_msn, $hash_dist)
    default_action: dispatch_control161
  stateful tbl_dispatch_control161$salu.A2AIngress.dispatch_ctrl.reg_tx_msn:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_msn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 1: { 64: hdr.bth.opcode }
    data_bytemask: 1
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_init_tx_msn:
      - alu_a lo, 0
      dispatch_ctrl_ra_read_tx_msn:
      - equ lo, phv_lo(0..7), -10
      - equ hi, phv_lo(0..7), -8
      - add (cmplo | cmphi), lo, lo, 1
      - output mem_lo
  ternary_match tbl_dispatch_ctrl_set_aeth_psn 13:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn, hidden: true }
    hit: [  tbl_dispatch_ctrl_do_init_tx_epsn ]
    miss:  tbl_dispatch_ctrl_do_init_tx_epsn
    indirect: tbl_dispatch_ctrl_set_aeth_psn$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000b
      - next_table: 0
      - set hdr.bth.psn, ig_md.psn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  hash_action tbl_dispatch_ctrl_do_init_tx_epsn 14:
    p4: { name: tbl_dispatch_ctrl_do_init_tx_epsn, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_id }
      hash 0:
        16..31: ig_md.channel_id(0..15)
        39..45: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_ctrl_do_init_tx_epsn-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_ctrl_mul
      miss:  tbl_dispatch_ctrl_mul
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_ctrl_mul
        false:  tbl_dispatch_ctrl_mul
    next: []
    stateful: tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_ctrl_do_init_tx_epsn($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.do_init_tx_epsn(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000006
      - next_table: 0
      - tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn(dispatch_ctrl_ra_init_tx_epsn, $hash_dist)
    default_action: A2AIngress.dispatch_ctrl.do_init_tx_epsn
  stateful tbl_dispatch_ctrl_do_init_tx_epsn$salu.A2AIngress.dispatch_ctrl.reg_tx_epsn:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_epsn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 2: { 64: ig_md.psn }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_init_tx_epsn:
      - alu_a lo, 0
      dispatch_ctrl_ra_read_cond_inc_tx_epsn:
      - equ lo, phv_lo, -lo
      - add cmplo, lo, lo, 1
      - output mem_lo
  ternary_match tbl_a2a_ingress_control135 15:
    p4: { name: tbl_a2a_ingress_control135, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_a2a_ingress_control135$tind
  ternary_indirect tbl_a2a_ingress_control135$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_a2a_ingress_control135$tind(action, $DEFAULT)
    actions:
      a2a_ingress_control135(0, 11):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000041
      - next_table: 0
      - set ig_intr_md_for_dprsr.drop_ctl, 1
    default_action: a2a_ingress_control135
  hash_action tbl_combine_ctrl_do_read_tx_loc 1:
    p4: { name: tbl_combine_ctrl_do_read_tx_loc, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-84
      input_xbar:
        exact group 0: { 96: hdr.bth.opcode }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: hdr.bth.opcode }
      0x06:
        run_table : true
      0x0a:
        run_table : true
      miss:
        next:  tbl_combine_ctrl_do_read_inc_tx_offset
      condition: 
        expression: "(hdr.bth.opcode == 6 || hdr.bth.opcode == 10)"
        true:  tbl_combine_ctrl_do_reset_tx_offset
        false:  tbl_combine_ctrl_do_read_inc_tx_offset
    next:  tbl_combine_ctrl_do_reset_tx_offset
    action_bus: { 96..99 : tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(0..31) }
    stateful: tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_do_read_tx_loc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_tx_loc(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002b
      - next_table: 0
      - set W4(0..31), tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc
      - tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(combine_ctrl_ra_read_tx_loc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_tx_loc
  hash_action tbl_combine_ctrl_do_reset_tx_offset 3:
    p4: { name: tbl_combine_ctrl_do_reset_tx_offset, hidden: true }
    row: 3
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_reset_tx_offset-gateway
      row: 5
      bus: 0
      unit: 1
      0x0:  tbl_combine_ctrl_do_write_tx_loc
      miss:  tbl_combine_ctrl_do_write_tx_loc
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_do_write_tx_loc
        false:  tbl_combine_ctrl_do_write_tx_loc
    next: []
    stateful: tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_reset_tx_offset($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_reset_tx_offset(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002a
      - next_table: 0
      - tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(combine_ctrl_ra_reset_tx_offset, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_reset_tx_offset
  stateful tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_packet_offset, size: 512 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_reset_tx_offset:
      - alu_a lo, 1
      combine_ctrl_ra_read_inc_tx_offset:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_combine_ctrl_do_write_tx_loc 4:
    p4: { name: tbl_combine_ctrl_do_write_tx_loc, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_write_tx_loc-gateway
      row: 5
      bus: 0
      unit: 0
      0x0:  tbl_combine_ctrl_queue_tail_0_do_read
      miss:  tbl_combine_ctrl_queue_tail_0_do_read
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_queue_tail_0_do_read
        false:  tbl_combine_ctrl_queue_tail_0_do_read
    next: []
    stateful: tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_write_tx_loc($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_write_tx_loc(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000029
      - next_table: 0
      - tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc(combine_ctrl_ra_write_tx_loc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_write_tx_loc
  stateful tbl_combine_ctrl_do_write_tx_loc$salu.A2AIngress.combine_ctrl.reg_tx_loc:
    p4: { name: A2AIngress.combine_ctrl.reg_tx_loc, size: 512 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 0: { 64: ig_md.tx_loc_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_ra_write_tx_loc:
      - alu_a lo, phv_lo
      combine_ctrl_ra_read_tx_loc:
      - output mem_lo
  hash_action tbl_combine_ctrl_do_read_inc_tx_offset 2:
    p4: { name: tbl_combine_ctrl_do_read_inc_tx_offset, hidden: true }
    row: 3
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tx_reg_idx }
      hash 0:
        0..15: ig_md.tx_reg_idx(0..15)
        32..38: ig_md.tx_reg_idx(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_do_read_inc_tx_offset-gateway
      row: 6
      bus: 0
      unit: 0
      0x0:  tbl_combine_ctrl_queue_tail_0_do_read
      miss:  tbl_combine_ctrl_queue_tail_0_do_read
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_ctrl_queue_tail_0_do_read
        false:  tbl_combine_ctrl_queue_tail_0_do_read
    next: []
    action_bus: { 104..107 : tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(0..31) }
    stateful: tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_do_read_inc_tx_offset($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.do_read_inc_tx_offset(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002c
      - next_table: 0
      - set W8(0..31), tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset
      - tbl_combine_ctrl_do_reset_tx_offset$salu.A2AIngress.combine_ctrl.reg_tx_packet_offset(combine_ctrl_ra_read_inc_tx_offset, $hash_dist)
    default_action: A2AIngress.combine_ctrl.do_read_inc_tx_offset
stage 3 ingress:
  dependency: match
  hash_action tbl_dispatch_control218 8:
    p4: { name: tbl_dispatch_control218, hidden: true }
    row: 3
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_id }
      hash 0:
        16..31: ig_md.channel_id(0..15)
        39..45: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control218-gateway
      row: 4
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control222
      miss:  tbl_dispatch_control222
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control222
        false:  tbl_dispatch_control222
    next: []
    stateful: tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control218($DEFAULT, $DEFAULT)
    actions:
      dispatch_control218(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001d
      - next_table: 0
      - tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(dispatch_ctrl_ra_read_tx_bitmap, $hash_dist)
    default_action: dispatch_control218
  hash_action tbl_dispatch_control216 9:
    p4: { name: tbl_dispatch_control216, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_id }
      hash 0:
        16..31: ig_md.channel_id(0..15)
        39..45: ig_md.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control216-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control222
      miss:  tbl_dispatch_control222
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control222
        false:  tbl_dispatch_control222
    next: []
    stateful: tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control216($DEFAULT, $DEFAULT)
    actions:
      dispatch_control216(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001c
      - next_table: 0
      - tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap(dispatch_ctrl_ra_write_tx_bitmap, $hash_dist)
    default_action: dispatch_control216
  stateful tbl_dispatch_control216$salu.A2AIngress.dispatch_ctrl.reg_tx_bitmap:
    p4: { name: A2AIngress.dispatch_ctrl.reg_tx_bitmap, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: ig_md.bitmap }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_ctrl_ra_write_tx_bitmap:
      - alu_a lo, phv_lo
      dispatch_ctrl_ra_read_tx_bitmap:
      - output mem_lo
  ternary_match tbl_dispatch_control222 10:
    p4: { name: tbl_dispatch_control222, hidden: true }
    hit: [  tbl_dispatch_control231 ]
    miss:  tbl_dispatch_control231
    indirect: tbl_dispatch_control222$tind
  ternary_indirect tbl_dispatch_control222$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control222$tind(action, $DEFAULT)
    actions:
      dispatch_control222(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001e
      - next_table: 0
      - set ig_intr_md_for_tm.mcast_grp_a, 100
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control222
  ternary_match tbl_dispatch_control231 14:
    p4: { name: tbl_dispatch_control231, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_2
    indirect: tbl_dispatch_control231$tind
  ternary_indirect tbl_dispatch_control231$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control231$tind(action, $DEFAULT)
    actions:
      dispatch_control231(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000023
      - next_table: 0
      - set ig_intr_md_for_tm.ucast_egress_port, ig_intr_md.ingress_port
    default_action: dispatch_control231
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_2 15:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul_2 ]
    miss:  tbl_dispatch_ctrl_mul_2
    indirect: tbl_dispatch_ctrl_set_aeth_psn_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_2$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000022
      - next_table: 0
      - add W3, 4294967295, W0
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_dispatch_control202 6:
    p4: { name: tbl_dispatch_control202, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul_1 ]
    miss:  tbl_dispatch_ctrl_mul_1
    indirect: tbl_dispatch_control202$tind
  ternary_indirect tbl_dispatch_control202$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control202$tind(action, $DEFAULT)
    actions:
      dispatch_control202(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000015
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control202
  ternary_match tbl_dispatch_control190 7:
    p4: { name: tbl_dispatch_control190, hidden: true }
    hit: [  tbl_dispatch_ctrl_mul_0 ]
    miss:  tbl_dispatch_ctrl_mul_0
    indirect: tbl_dispatch_control190$tind
  ternary_indirect tbl_dispatch_control190$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control190$tind(action, $DEFAULT)
    actions:
      dispatch_control190(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000f
      - next_table: 0
      - set ig_md.msn, ig_md.tmp_b
    default_action: dispatch_control190
  ternary_match tbl_dispatch_ctrl_mul 11:
    p4: { name: tbl_dispatch_ctrl_mul, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome
    indirect: tbl_dispatch_ctrl_mul$tind
  ternary_indirect tbl_dispatch_ctrl_mul$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000008
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  hash_action tbl_combine_ctrl_queue_tail_0_do_read 0:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_class }
      hash 0:
        0..15: ig_md.channel_class(0..15)
        32..38: ig_md.channel_class(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-86
      input_xbar:
        exact group 0: { 69: ig_md.conn_semantics }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 5: ig_md.conn_semantics }
      0x0:
        next:  tbl_combine_control473
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 0)"
        true:  tbl_combine_control473
        false:  cond-87
    next:  cond-87
    action_bus: { 96..99 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002d
      - next_table: 0
      - set W9(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read
  gateway cond-87 1:
    name: cond-87
    input_xbar:
      exact group 0: { 69: ig_md.conn_semantics }
    row: 2
    bus: 1
    unit: 1
    match: { 5: ig_md.conn_semantics }
    0x3:
      next:  tbl_combine_ctrl_queue_tail_0_do_read_add
    miss:
      next:  cond-89
    condition: 
      expression: "(ig_md.conn_semantics == 3)"
      true:  tbl_combine_ctrl_queue_tail_0_do_read_add
      false:  cond-89
  hash_action tbl_combine_ctrl_queue_tail_0_do_read_add 5:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read_add, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_class }
      hash 0:
        0..15: ig_md.channel_class(0..15)
        32..38: ig_md.channel_class(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-88
      input_xbar:
        exact group 1: { 0: ig_md.ing_rank_id }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.ing_rank_id(0..7), 8: ig_md.ing_rank_id(8..15), 16: ig_md.ing_rank_id(16..23), 24: ig_md.ing_rank_id(24..31) }
      0x00000000:
        next:  cond-93
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.ing_rank_id == 0)"
        true:  cond-93
        false:  cond-93
    next:  cond-93
    action_bus: { 96..99 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read_add(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read_add(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002f
      - next_table: 0
      - set W9(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read_add, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read_add
  stateful tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg:
    p4: { name: A2AIngress.combine_ctrl.queue_tail_0_reg, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      combine_ctrl_queue_tail_0_ra_read:
      - output mem_lo
      combine_ctrl_queue_tail_0_ra_read_add:
      - geq.u lo, lo, -56
      - add cmplo, lo, lo, 4294967240
      - add !cmplo, lo, lo, 8
      - output mem_lo
  gateway cond-89 2:
    name: cond-89
    input_xbar:
      exact group 0: { 69: ig_md.conn_semantics }
    row: 2
    bus: 0
    unit: 0
    match: { 5: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_control515
    miss:
      next:  cond-93
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_control515
      false:  cond-93
  ternary_match tbl_combine_control515 3:
    p4: { name: tbl_combine_control515, hidden: true }
    gateway:
      name: cond-90
      input_xbar:
        exact group 0: { 72: ig_intr_md.ingress_port(8), 80: ig_intr_md.ingress_port(0..7) }
      row: 1
      bus: 1
      unit: 1
      match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
      0x0c0:
        next:  tbl_combine_ctrl_queue_tail_0_do_read_0
      miss:
        run_table: true
      condition: 
        expression: "(ig_intr_md.ingress_port == 192)"
        true:  tbl_combine_ctrl_queue_tail_0_do_read_0
        false:  tbl_combine_control515
    hit: [  cond-93 ]
    miss:  cond-93
    indirect: tbl_combine_control515$tind
  ternary_indirect tbl_combine_control515$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control515$tind(action, $DEFAULT)
    actions:
      combine_control515(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000032
      - next_table: 0
      - set ig_md.tmp_c, ig_md.tx_loc_val
    default_action: combine_control515
  hash_action tbl_combine_ctrl_queue_tail_0_do_read_0 4:
    p4: { name: tbl_combine_ctrl_queue_tail_0_do_read_0, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.channel_class }
      hash 0:
        0..15: ig_md.channel_class(0..15)
        32..38: ig_md.channel_class(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-91
      input_xbar:
        exact group 0: { 88: ig_md.root_rank_id(24..31), 96: ig_md.root_rank_id(0..23) }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.root_rank_id(0..7), 8: ig_md.root_rank_id(8..15), 16: ig_md.root_rank_id(16..23), 24: ig_md.root_rank_id(24..31) }
      0x00000000:
        next:  tbl_combine_control512
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.root_rank_id == 0)"
        true:  tbl_combine_control512
        false:  tbl_combine_control512
    next:  tbl_combine_control512
    action_bus: { 96..99 : tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_tail_0_do_read_0(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_tail_0_do_read(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000030
      - next_table: 0
      - set W9(0..31), tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg
      - tbl_combine_ctrl_queue_tail_0_do_read_add$salu.A2AIngress.combine_ctrl.queue_tail_0_reg(combine_ctrl_queue_tail_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_tail_0_do_read
stage 4 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_mul_2 2:
    p4: { name: tbl_dispatch_ctrl_mul_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_2
    indirect: tbl_dispatch_ctrl_mul_2$tind
  ternary_indirect tbl_dispatch_ctrl_mul_2$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000001f
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_mul_1 3:
    p4: { name: tbl_dispatch_ctrl_mul_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_1
    indirect: tbl_dispatch_ctrl_mul_1$tind
  ternary_indirect tbl_dispatch_ctrl_mul_1$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000016
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_1 10:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_1
    indirect: tbl_dispatch_ctrl_set_aeth_psn_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_1$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000019
      - next_table: 0
      - add W3, 4294967295, W0
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_dispatch_ctrl_mul_0 4:
    p4: { name: tbl_dispatch_ctrl_mul_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_psn_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_psn_0
    indirect: tbl_dispatch_ctrl_mul_0$tind
  ternary_indirect tbl_dispatch_ctrl_mul_0$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_mul_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.mul_256(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000010
      - next_table: 0
      - shl ig_md.msn, ig_md.msn, 8
    default_action: A2AIngress.dispatch_ctrl.mul_256
  ternary_match tbl_dispatch_ctrl_set_aeth_psn_0 11:
    p4: { name: tbl_dispatch_ctrl_set_aeth_psn_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_syndrome_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_syndrome_0
    indirect: tbl_dispatch_ctrl_set_aeth_psn_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_psn_0$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_psn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_psn(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000013
      - next_table: 0
      - add W3, 4294967295, W0
    default_action: A2AIngress.dispatch_ctrl.set_aeth_psn
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome 9:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000009
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_combine_control512 0:
    p4: { name: tbl_combine_control512, hidden: true }
    gateway:
      name: cond-92
      input_xbar:
        exact group 0: { 0: ig_md.tmp_c, 32: ig_md.tx_offset_val }
      row: 0
      bus: 0
      unit: 0
      match: { 0: ig_md.tx_offset_val(0..7), 8: ig_md.tx_offset_val(8..15), 16: ig_md.tx_offset_val(16..23), 24: ig_md.tx_offset_val(24..31) }
      xor: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  cond-93
      condition: 
        expression: "(ig_md.tx_offset_val == ig_md.tmp_c)"
        true:  tbl_combine_control512
        false:  cond-93
    hit: [  cond-93 ]
    miss:  cond-93
    indirect: tbl_combine_control512$tind
  ternary_indirect tbl_combine_control512$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control512$tind(action, $DEFAULT)
    actions:
      combine_control512(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000031
      - next_table: 0
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control512
  ternary_match tbl_combine_control473 1:
    p4: { name: tbl_combine_control473, hidden: true }
    hit: [  cond-93 ]
    miss:  cond-93
    indirect: tbl_combine_control473$tind
  ternary_indirect tbl_combine_control473$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control473$tind(action, $DEFAULT)
    actions:
      combine_control473(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000002e
      - next_table: 0
      - set hdr.payload.data00, ig_md.tmp_c
    default_action: combine_control473
stage 5 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_2 5:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_2, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_2 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_2
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_2$tind:
    row: 2
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 96..99 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000020
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_1 6:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_1, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_1 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_1
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_1$tind:
    row: 2
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000017
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 31 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_syndrome_0 7:
    p4: { name: tbl_dispatch_ctrl_set_aeth_syndrome_0, hidden: true }
    hit: [  tbl_dispatch_ctrl_set_aeth_msn_0 ]
    miss:  tbl_dispatch_ctrl_set_aeth_msn_0
    indirect: tbl_dispatch_ctrl_set_aeth_syndrome_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_syndrome_0$tind:
    row: 1
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 104..107 : immediate(0..31) }
    instruction: tbl_dispatch_ctrl_set_aeth_syndrome_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_syndrome(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000011
      - next_table: 0
      - { $constant0: immediate(0..31), $constant0: 96 }
      - add W4, $constant0, W4
    default_action: A2AIngress.dispatch_ctrl.set_aeth_syndrome
  ternary_match tbl_dispatch_ctrl_set_aeth_msn 14:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_ctrl_set_aeth_msn$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000000a
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  gateway cond-93 0:
    name: cond-93
    input_xbar:
      exact group 0: { 0: combine_ctrl_hasReturned }
    row: 2
    bus: 0
    unit: 0
    match: { 0: combine_ctrl_hasReturned }
    0x1:
      next:  cond-101
    miss:
      next:  tbl_combine_control555
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  cond-101
      false:  tbl_combine_control555
  ternary_match tbl_combine_control555 1:
    p4: { name: tbl_combine_control555, hidden: true }
    gateway:
      name: cond-94
      input_xbar:
        exact group 0: { 13: ig_md.conn_semantics }
      row: 1
      bus: 1
      unit: 1
      match: { 5: ig_md.conn_semantics }
      0x3:
        run_table: true
      miss:
        next:  cond-95
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  tbl_combine_control555
        false:  cond-95
    hit: [  tbl_combine_ctrl_bitmap_0_do_write ]
    miss:  tbl_combine_ctrl_bitmap_0_do_write
    indirect: tbl_combine_control555$tind
  ternary_indirect tbl_combine_control555$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control555$tind(action, $DEFAULT)
    actions:
      combine_control555(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000033
      - next_table: 0
      - set ig_md.tmp_c, hdr.payload.data00
    default_action: combine_control555
  gateway cond-95 2:
    name: cond-95
    input_xbar:
      exact group 0: { 13: ig_md.conn_semantics }
    row: 1
    bus: 0
    unit: 0
    match: { 5: ig_md.conn_semantics }
    0x1:
      next:  cond-96
    miss:
      next:  cond-101
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  cond-96
      false:  cond-101
  gateway cond-96 3:
    name: cond-96
    input_xbar:
      exact group 0: { 16: ig_intr_md.ingress_port }
    row: 0
    bus: 1
    unit: 1
    match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
    0x0c0:
      next:  cond-98
    miss:
      next:  tbl_combine_ctrl_bitmap_0_do_clear_bit
    condition: 
      expression: "(ig_intr_md.ingress_port != 192)"
      true:  tbl_combine_ctrl_bitmap_0_do_clear_bit
      false:  cond-98
  gateway cond-98 4:
    name: cond-98
    input_xbar:
      exact group 0: { 16: ig_intr_md.ingress_port }
    row: 0
    bus: 0
    unit: 0
    match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
    0x0c0:
      next:  tbl_combine_ctrl_bitmap_0_do_read
    miss:
      next:  tbl_combine_control596
    condition: 
      expression: "(ig_intr_md.ingress_port == 192)"
      true:  tbl_combine_ctrl_bitmap_0_do_read
      false:  tbl_combine_control596
stage 6 ingress:
  dependency: match
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_2 8:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_2, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_ctrl_set_aeth_msn_2$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_2$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_2$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000021
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_1 9:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_1, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_ctrl_set_aeth_msn_1$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_1$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_1$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000018
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  ternary_match tbl_dispatch_ctrl_set_aeth_msn_0 10:
    p4: { name: tbl_dispatch_ctrl_set_aeth_msn_0, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_ctrl_set_aeth_msn_0$tind
  ternary_indirect tbl_dispatch_ctrl_set_aeth_msn_0$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_ctrl_set_aeth_msn_0$tind(action, $DEFAULT)
    actions:
      A2AIngress.dispatch_ctrl.set_aeth_msn(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000012
      - next_table: 0
      - set hdr.aeth.$valid, 1
      - set hdr.aeth.msn, ig_md.msn
    default_action: A2AIngress.dispatch_ctrl.set_aeth_msn
  hash_action tbl_combine_ctrl_bitmap_0_do_read 0:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_read, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-99
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x5801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_control596
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_control596
        false:  tbl_combine_control596
    next:  tbl_combine_control596
    action_bus: { 96..99 : tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(0..31) }
    stateful: tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_bitmap_0_do_read(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_read(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000035
      - next_table: 0
      - set W9(0..31), tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg
      - tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_read
  hash_action tbl_combine_ctrl_bitmap_0_do_clear_bit 1:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_clear_bit, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-97
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_control596
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_control596
        false:  tbl_combine_control596
    next:  tbl_combine_control596
    action_bus: { 96..99 : tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(0..31) }
    stateful: tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_bitmap_0_do_clear_bit(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_clear_bit(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000036
      - next_table: 0
      - set W9(0..31), tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg
      - tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_clear_bit, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_clear_bit
  hash_action tbl_combine_ctrl_bitmap_0_do_write 2:
    p4: { name: tbl_combine_ctrl_bitmap_0_do_write, hidden: true }
    row: 2
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: ig_md.tmp_b }
      hash 0:
        0..15: ig_md.tmp_b(0..15)
        32..38: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_bitmap_0_do_write-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  cond-101
      miss:  cond-101
      condition: 
        expression: "true(always hit)"
        true:  cond-101
        false:  cond-101
    next: []
    stateful: tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_bitmap_0_do_write($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.bitmap_0_do_write(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000034
      - next_table: 0
      - tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg(combine_ctrl_bitmap_0_ra_write, $hash_dist)
    default_action: A2AIngress.combine_ctrl.bitmap_0_do_write
  stateful tbl_combine_ctrl_bitmap_0_do_write$salu.A2AIngress.combine_ctrl.bitmap_0_reg:
    p4: { name: A2AIngress.combine_ctrl.bitmap_0_reg, size: 512 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 64: ig_md.tmp_c }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_bitmap_0_ra_write:
      - alu_a lo, phv_lo
      combine_ctrl_bitmap_0_ra_clear_bit:
      - xor lo, lo, phv_lo
      - output alu_lo
      combine_ctrl_bitmap_0_ra_read:
      - output mem_lo
stage 7 ingress:
  dependency: match
  ternary_match tbl_combine_control596 0:
    p4: { name: tbl_combine_control596, hidden: true }
    gateway:
      name: cond-100
      input_xbar:
        exact group 0: { 0: ig_md.tmp_c }
      row: 2
      bus: 0
      unit: 0
      match: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      0x00000000:
        next:  cond-101
      miss:
        run_table: true
      condition: 
        expression: "(ig_md.tmp_c != 0)"
        true:  tbl_combine_control596
        false:  cond-101
    hit: [  cond-101 ]
    miss:  cond-101
    indirect: tbl_combine_control596$tind
  ternary_indirect tbl_combine_control596$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control596$tind(action, $DEFAULT)
    actions:
      combine_control596(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000037
      - next_table: 0
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control596
stage 8 ingress:
  dependency: match
  gateway cond-101 0:
    name: cond-101
    input_xbar:
      exact group 0: { 0: combine_ctrl_hasReturned }
    row: 3
    bus: 0
    unit: 0
    match: { 0: combine_ctrl_hasReturned }
    0x1:
      next:  cond-107
    miss:
      next:  cond-102
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  cond-107
      false:  cond-102
  gateway cond-102 1:
    name: cond-102
    input_xbar:
      exact group 0: { 13: ig_md.conn_semantics }
    row: 2
    bus: 1
    unit: 1
    match: { 5: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_control629
    miss:
      next:  cond-107
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_control629
      false:  cond-107
  ternary_match tbl_combine_control629 2:
    p4: { name: tbl_combine_control629, hidden: true }
    gateway:
      name: cond-103
      input_xbar:
        exact group 0: { 16: ig_intr_md.ingress_port }
      row: 2
      bus: 0
      unit: 0
      match: { 0: ig_intr_md.ingress_port(0..7), 8: ig_intr_md.ingress_port(8) }
      0x0c0:
        run_table: true
      miss:
        next:  tbl_combine_ctrl_queue_head_0_do_cond_inc
      condition: 
        expression: "(ig_intr_md.ingress_port != 192)"
        true:  tbl_combine_ctrl_queue_head_0_do_cond_inc
        false:  tbl_combine_control629
    hit: [  tbl_combine_ctrl_queue_head_0_do_inc ]
    miss:  tbl_combine_ctrl_queue_head_0_do_inc
    indirect: tbl_combine_control629$tind
  ternary_indirect tbl_combine_control629$tind:
    row: 5
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control629$tind(action, $DEFAULT)
    actions:
      combine_control629(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000039
      - next_table: 0
      - set hdr.payload.data00, ig_md.tx_offset_val
      - set ig_intr_md_for_tm.mcast_grp_b, 200
    default_action: combine_control629
  hash_action tbl_combine_ctrl_queue_head_0_do_cond_inc 3:
    p4: { name: tbl_combine_ctrl_queue_head_0_do_cond_inc, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_class }
      hash 0:
        0..15: ig_md.channel_class(0..15)
        32..38: ig_md.channel_class(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-104
      input_xbar:
        exact group 1: { 0: ig_md.ing_rank_id }
      row: 1
      bus: 1
      unit: 1
      payload_row: 2
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.ing_rank_id(0..7), 8: ig_md.ing_rank_id(8..15), 16: ig_md.ing_rank_id(16..23), 24: ig_md.ing_rank_id(24..31) }
      0x00000000:
        next:  tbl_combine_control613
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.ing_rank_id == 0)"
        true:  tbl_combine_control613
        false:  tbl_combine_control613
    next:  tbl_combine_control613
    action_bus: { 96..99 : tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(0..31) }
    stateful: tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_head_0_do_cond_inc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_head_0_do_cond_inc(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003a
      - next_table: 0
      - set W9(0..31), tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg
      - tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(combine_ctrl_queue_head_0_ra_cond_inc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_head_0_do_cond_inc
  hash_action tbl_combine_ctrl_queue_head_0_do_inc 9:
    p4: { name: tbl_combine_ctrl_queue_head_0_do_inc, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: ig_md.channel_class }
      hash 0:
        0..15: ig_md.channel_class(0..15)
        32..38: ig_md.channel_class(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-106
      input_xbar:
        exact group 2: { 64: ig_md.root_rank_id }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.root_rank_id(0..7), 8: ig_md.root_rank_id(8..15), 16: ig_md.root_rank_id(16..23), 24: ig_md.root_rank_id(24..31) }
      0x00000000:
        next:  cond-107
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.root_rank_id == 0)"
        true:  cond-107
        false:  cond-107
    next:  cond-107
    stateful: tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_queue_head_0_do_inc(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.queue_head_0_do_inc(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000038
      - next_table: 0
      - tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg(combine_ctrl_queue_head_0_ra_inc, $hash_dist)
    default_action: A2AIngress.combine_ctrl.queue_head_0_do_inc
  stateful tbl_combine_ctrl_queue_head_0_do_inc$salu.A2AIngress.combine_ctrl.queue_head_0_reg:
    p4: { name: A2AIngress.combine_ctrl.queue_head_0_reg, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 0: { 64: ig_md.tx_loc_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_queue_head_0_ra_cond_inc:
      - equ lo, lo, -phv_lo
      - equ hi, lo, -63
      - alu_a (cmphi & cmplo), lo, 0
      - add (!cmphi & cmplo), lo, lo, 1
      - output mem_lo
      combine_ctrl_queue_head_0_ra_inc:
      - equ lo, lo, -63
      - alu_a cmplo, lo, 0
      - add !cmplo, lo, lo, 1
stage 9 ingress:
  dependency: match
  ternary_match tbl_combine_control613 4:
    p4: { name: tbl_combine_control613, hidden: true }
    gateway:
      name: cond-105
      input_xbar:
        exact group 1: { 0: ig_md.tx_loc_val, 32: ig_md.tmp_c }
      row: 2
      bus: 0
      unit: 0
      match: { 0: ig_md.tmp_c(0..7), 8: ig_md.tmp_c(8..15), 16: ig_md.tmp_c(16..23), 24: ig_md.tmp_c(24..31) }
      xor: { 0: ig_md.tx_loc_val(0..7), 8: ig_md.tx_loc_val(8..15), 16: ig_md.tx_loc_val(16..23), 24: ig_md.tx_loc_val(24..31) }
      0x00000000:
        next:  tbl_combine_control614
      miss:
        run_table: true
      condition: 
        expression: "(ig_md.tmp_c != ig_md.tx_loc_val)"
        true:  tbl_combine_control613
        false:  tbl_combine_control614
    hit: [  cond-107 ]
    miss:  cond-107
    indirect: tbl_combine_control613$tind
  ternary_indirect tbl_combine_control613$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control613$tind(action, $DEFAULT)
    actions:
      combine_control613(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003c
      - next_table: 0
      - set combine_ctrl_hasReturned, 1
    default_action: combine_control613
  ternary_match tbl_combine_control614 5:
    p4: { name: tbl_combine_control614, hidden: true }
    hit: [  cond-107 ]
    miss:  cond-107
    indirect: tbl_combine_control614$tind
  ternary_indirect tbl_combine_control614$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control614$tind(action, $DEFAULT)
    actions:
      combine_control614(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003b
      - next_table: 0
      - set ig_intr_md_for_tm.mcast_grp_b, 200
    default_action: combine_control614
stage 10 ingress:
  dependency: match
  gateway cond-107 1:
    name: cond-107
    input_xbar:
      exact group 0: { 96: combine_ctrl_hasReturned }
    row: 2
    bus: 0
    unit: 0
    match: { 0: combine_ctrl_hasReturned }
    0x1:
      next:  END
    miss:
      next:  tbl_combine_ctrl_addr_0_do_write_hi
    condition: 
      expression: "(combine_ctrl_hasReturned)"
      true:  END
      false:  tbl_combine_ctrl_addr_0_do_write_hi
  hash_action tbl_combine_ctrl_addr_0_do_write_hi 2:
    p4: { name: tbl_combine_ctrl_addr_0_do_write_hi, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tmp_b }
      hash 0:
        16..31: ig_md.tmp_b(0..15)
        39..45: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-108
      input_xbar:
        exact group 0: { 109: ig_md.conn_semantics }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 5: ig_md.conn_semantics }
      0x3:
        next:  tbl_combine_ctrl_addr_0_do_write_lo
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.conn_semantics == 3)"
        true:  tbl_combine_ctrl_addr_0_do_write_lo
        false:  cond-109
    next:  cond-109
    stateful: tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_addr_0_do_write_hi(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_write_hi(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003e
      - next_table: 0
      - tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(combine_ctrl_addr_0_ra_hi_write, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_write_hi
  gateway cond-109 4:
    name: cond-109
    input_xbar:
      exact group 0: { 109: ig_md.conn_semantics }
    row: 1
    bus: 1
    unit: 1
    match: { 5: ig_md.conn_semantics }
    0x1:
      next:  tbl_combine_ctrl_addr_0_do_read_hi
    miss:
      next:  END
    condition: 
      expression: "(ig_md.conn_semantics == 1)"
      true:  tbl_combine_ctrl_addr_0_do_read_hi
      false:  END
  hash_action tbl_combine_ctrl_addr_0_do_read_hi 5:
    p4: { name: tbl_combine_ctrl_addr_0_do_read_hi, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tmp_b }
      hash 0:
        16..31: ig_md.tmp_b(0..15)
        39..45: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-110
      input_xbar:
        exact group 1: { 0: ig_md.tmp_a }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x3801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: ig_md.tmp_a(0..7), 8: ig_md.tmp_a(8..15), 16: ig_md.tmp_a(16..23), 24: ig_md.tmp_a(24..31) }
      0x00000000:
        next:  tbl_combine_ctrl_addr_0_do_read_lo
      miss:
        run_table : true
      condition: 
        expression: "(ig_md.tmp_a == 0)"
        true:  tbl_combine_ctrl_addr_0_do_read_lo
        false:  END
    next:  END
    stateful: tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_ctrl_addr_0_do_read_hi(action, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_read_hi(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000040
      - next_table: 0
      - tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi(combine_ctrl_addr_0_ra_hi_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_read_hi
  stateful tbl_combine_ctrl_addr_0_do_read_hi$salu.A2AIngress.combine_ctrl.addr_0_reg_hi:
    p4: { name: A2AIngress.combine_ctrl.addr_0_reg_hi, size: 512 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 1: { 64: ig_md.tmp_e }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_addr_0_ra_hi_write:
      - alu_a lo, phv_lo
      combine_ctrl_addr_0_ra_hi_read:
      - output mem_lo
  hash_action tbl_combine_ctrl_addr_0_do_read_lo 6:
    p4: { name: tbl_combine_ctrl_addr_0_do_read_lo, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tmp_b }
      hash 0:
        16..31: ig_md.tmp_b(0..15)
        39..45: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_addr_0_do_read_lo-gateway
      row: 3
      bus: 0
      unit: 0
      0x0:  END
      miss:  END
      condition: 
        expression: "true(always hit)"
        true:  END
        false:  END
    next: []
    stateful: tbl_combine_ctrl_addr_0_do_write_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_addr_0_do_read_lo($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_read_lo(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003f
      - next_table: 0
      - tbl_combine_ctrl_addr_0_do_write_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(combine_ctrl_addr_0_ra_lo_read, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_read_lo
  hash_action tbl_combine_ctrl_addr_0_do_write_lo 3:
    p4: { name: tbl_combine_ctrl_addr_0_do_write_lo, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: ig_md.tmp_b }
      hash 0:
        16..31: ig_md.tmp_b(0..15)
        39..45: ig_md.tmp_b(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_combine_ctrl_addr_0_do_write_lo-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  END
      miss:  END
      condition: 
        expression: "true(always hit)"
        true:  END
        false:  END
    next: []
    stateful: tbl_combine_ctrl_addr_0_do_write_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_ctrl_addr_0_do_write_lo($DEFAULT, $DEFAULT)
    actions:
      A2AIngress.combine_ctrl.addr_0_do_write_lo(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000003d
      - next_table: 0
      - tbl_combine_ctrl_addr_0_do_write_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo(combine_ctrl_addr_0_ra_lo_write, $hash_dist)
    default_action: A2AIngress.combine_ctrl.addr_0_do_write_lo
  stateful tbl_combine_ctrl_addr_0_do_write_lo$salu.A2AIngress.combine_ctrl.addr_0_reg_lo:
    p4: { name: A2AIngress.combine_ctrl.addr_0_reg_lo, size: 512 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 2: { 64: ig_md.tmp_d }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_ctrl_addr_0_ra_lo_write:
      - alu_a lo, phv_lo
      combine_ctrl_addr_0_ra_lo_read:
      - output mem_lo
stage 0 egress:
  ternary_match tbl_a2a_egress_control30 3:
    p4: { name: tbl_a2a_egress_control30, hidden: true }
    hit: [  dispatch_egress_dispatch_rank_info ]
    miss:  dispatch_egress_dispatch_rank_info
    indirect: tbl_a2a_egress_control30$tind
  ternary_indirect tbl_a2a_egress_control30$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_a2a_egress_control30$tind(action, $DEFAULT)
    actions:
      a2a_egress_control30(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000043
      - next_table: 0
      - set eg_md.egress_rid(0..15), eg_intr_md.egress_rid
    default_action: a2a_egress_control30
  exact_match dispatch_egress_dispatch_rank_info 4:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rank_info, size: 1024 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      eg_intr_md.egress_port: { type: exact, size: 9, full_size: 9 }
    row: 4
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 4 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[4, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[4, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[4, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[4, 5]] }
    input_xbar:
      exact group 1: { 0: hdr.bridge.channel_id, 32: eg_intr_md.egress_port }
      hash 2:
        0: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        1..8: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..7)
        9: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        11: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        12..19: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..7)
        10: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        22: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        23..29: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..6)
        20: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(7)
        21: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
        33: random(hdr.bridge.channel_id(1..31)) ^ hdr.bridge.channel_id(0)
        34..39: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(0..5)
        30..31: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(6..7)
        32: random(hdr.bridge.channel_id(1..31)) ^ eg_intr_md.egress_port(8)
      hash group 1:
        table: [2]
        seed: 0xb7ea559d57
    format: { action(0): 0..1, immediate(0): 2..33, version(0): 112..115, match(0): [ 65..71, 40..63 ] }
    match: [ hdr.bridge.channel_id(1..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    gateway:
      name: cond-111
      input_xbar:
        exact group 0: { 114: hdr.bridge.conn_phase }
      row: 3
      bus: 1
      unit: 1
      match: { 2: hdr.bridge.conn_phase }
      0x1:
        run_table: true
      miss:
        next:  cond-133
      condition: 
        expression: "(hdr.bridge.conn_phase == 1)"
        true:  dispatch_egress_dispatch_rank_info
        false:  cond-133
    hit: [  tbl_dispatch_egress_set_ack_egress ]
    miss:  tbl_dispatch_egress_set_ack_egress
    action_bus: { 112..115 : immediate(0..31) }
    instruction: dispatch_egress_dispatch_rank_info(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.get_rank_id(1, 2):
      - p4_param_order: { rank_id: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000044
      - next_table: 0
      - { rank_id: immediate(0..31) }
      - set eg_md.eg_rank_id, rank_id
      NoAction(2, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000045
      - next_table: 0
      - {  }
    default_action: NoAction
  gateway cond-133 5:
    name: cond-133
    input_xbar:
      exact group 0: { 114: hdr.bridge.conn_phase }
    row: 3
    bus: 0
    unit: 0
    match: { 2: hdr.bridge.conn_phase }
    0x2:
      next:  cond-134
    miss:
      next:  END
    condition: 
      expression: "(hdr.bridge.conn_phase == 2)"
      true:  cond-134
      false:  END
  gateway cond-134 6:
    name: cond-134
    input_xbar:
      exact group 0: { 112: hdr.bridge.conn_semantics }
    row: 2
    bus: 1
    unit: 1
    match: { 0: hdr.bridge.conn_semantics }
    0x1:
      next:  tbl_combine_control807
    miss:
      next:  tbl_combine_control856
    condition: 
      expression: "(hdr.bridge.conn_semantics == 1)"
      true:  tbl_combine_control807
      false:  tbl_combine_control856
  ternary_match tbl_combine_control807 8:
    p4: { name: tbl_combine_control807, hidden: true }
    gateway:
      name: cond-135
      input_xbar:
        exact group 1: { 32: eg_intr_md.egress_port }
      row: 1
      bus: 1
      unit: 1
      match: { 0: eg_intr_md.egress_port(0..7), 8: eg_intr_md.egress_port(8) }
      0x0c0:
        next:  tbl_combine_control781
      miss:
        run_table: true
      condition: 
        expression: "(eg_intr_md.egress_port == 192)"
        true:  tbl_combine_control781
        false:  tbl_combine_control807
    hit: [  tbl_combine_control811 ]
    miss:  tbl_combine_control811
    indirect: tbl_combine_control807$tind
  ternary_indirect tbl_combine_control807$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control807$tind(action, $DEFAULT)
    actions:
      combine_control807(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000074
      - next_table: 0
      - set hdr.payload_first_word.$valid, 1
      - set eg_md.tmp_b, hdr.payload_first_word.data
    default_action: combine_control807
  ternary_match tbl_combine_control781 14:
    p4: { name: tbl_combine_control781, hidden: true }
    hit: [  tbl_combine_egress_set_write_first_len ]
    miss:  tbl_combine_egress_set_write_first_len
    indirect: tbl_combine_control781$tind
  ternary_indirect tbl_combine_control781$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control781$tind(action, $DEFAULT)
    actions:
      combine_control781(0, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000073
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: combine_control781
  ternary_match tbl_combine_egress_set_write_first_len 15:
    p4: { name: tbl_combine_egress_set_write_first_len, hidden: true }
    hit: [  combine_egress_tbl_rx_info ]
    miss:  combine_egress_tbl_rx_info
    indirect: tbl_combine_egress_set_write_first_len$tind
  ternary_indirect tbl_combine_egress_set_write_first_len$tind:
    row: 4
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 116..119 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_first_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_first_len(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000072
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1064 }
      - set hdr.ipv4.total_len, 1084
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_first_len
  ternary_match tbl_dispatch_egress_set_ack_egress 7:
    p4: { name: tbl_dispatch_egress_set_ack_egress, hidden: true }
    gateway:
      name: cond-112
      input_xbar:
        exact group 0: { 112: hdr.bridge.conn_semantics }
      row: 2
      bus: 0
      unit: 0
      match: { 0: hdr.bridge.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  cond-113
      condition: 
        expression: "(hdr.bridge.conn_semantics == 0)"
        true:  tbl_dispatch_egress_set_ack_egress
        false:  cond-113
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_egress_set_ack_egress$tind
  ternary_indirect tbl_dispatch_egress_set_ack_egress$tind:
    row: 2
    bus: 1
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 64..65 : immediate(0..15), 66..67 : immediate(16..24) }
    instruction: tbl_dispatch_egress_set_ack_egress$tind(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_ack_egress(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000046
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 0, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 17
      - set hdr.ipv4.total_len, 48
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - bitmasked-set H20, $data0, H20
      - set W31(0..31), 1835008
      - deposit-field W32(0..31), W32(16), W32
    default_action: A2AEgress.dispatch_egress.set_ack_egress
  gateway cond-113 9:
    name: cond-113
    input_xbar:
      exact group 0: { 112: hdr.bridge.conn_semantics }
    row: 1
    bus: 0
    unit: 0
    match: { 0: hdr.bridge.conn_semantics }
    0x1:
      next:  tbl_dispatch_egress_set_ack_egress_0
    miss:
      next:  END
    condition: 
      expression: "(hdr.bridge.conn_semantics == 1)"
      true:  tbl_dispatch_egress_set_ack_egress_0
      false:  END
  ternary_match tbl_dispatch_egress_set_ack_egress_0 10:
    p4: { name: tbl_dispatch_egress_set_ack_egress_0, hidden: true }
    gateway:
      name: cond-114
      input_xbar:
        exact group 1: { 48: eg_md.cmp(16..31), 64: eg_md.cmp(0..15) }
      row: 0
      bus: 1
      unit: 1
      match: { 0: eg_md.cmp(0..7), 8: eg_md.cmp(8..15), 16: eg_md.cmp(16..23), 24: eg_md.cmp(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control621
      condition: 
        expression: "(eg_md.cmp == 0)"
        true:  tbl_dispatch_egress_set_ack_egress_0
        false:  tbl_dispatch_control621
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_egress_set_ack_egress_0$tind
  ternary_indirect tbl_dispatch_egress_set_ack_egress_0$tind:
    row: 1
    bus: 1
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 68..69 : immediate(0..15), 70..71 : immediate(16..24) }
    instruction: tbl_dispatch_egress_set_ack_egress_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_ack_egress(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000047
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 0, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 17
      - set hdr.ipv4.total_len, 48
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - bitmasked-set H20, $data0, H20
      - set W31(0..31), 1835008
      - deposit-field W32(0..31), W32(16), W32
    default_action: A2AEgress.dispatch_egress.set_ack_egress
  ternary_match tbl_dispatch_control621 11:
    p4: { name: tbl_dispatch_control621, hidden: true }
    gateway:
      name: cond-115
      input_xbar:
        exact group 1: { 48: eg_md.cmp(16..31), 64: eg_md.cmp(0..15) }
      row: 0
      bus: 0
      unit: 0
      match: { 0: eg_md.cmp(0..7), 8: eg_md.cmp(8..15), 16: eg_md.cmp(16..23), 24: eg_md.cmp(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control624
      condition: 
        expression: "(eg_md.cmp == 0)"
        true:  tbl_dispatch_control621
        false:  tbl_dispatch_control624
    hit: [  cond-124 ]
    miss:  cond-124
    indirect: tbl_dispatch_control621$tind
  ternary_indirect tbl_dispatch_control621$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control621$tind(action, $DEFAULT)
    actions:
      dispatch_control621(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006c
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: dispatch_control621
  ternary_match tbl_dispatch_control624 13:
    p4: { name: tbl_dispatch_control624, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_control624$tind
  ternary_indirect tbl_dispatch_control624$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control624$tind(action, $DEFAULT)
    actions:
      dispatch_control624(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006d
      - next_table: 0
      - set eg_intr_md_for_dprsr.drop_ctl, 1
    default_action: dispatch_control624
  gateway cond-124 12:
    name: cond-124
    input_xbar:
      exact group 1: { 86: hdr.reth.$valid, 88: hdr.bth.opcode }
    row: 4
    bus: 0
    unit: 0
    match: { 14: hdr.reth.$valid, 0: hdr.bth.opcode }
    0b1******00000110:
      next:  tbl_dispatch_control345
    0b1******00001010:
      next:  tbl_dispatch_control345
    miss:
      next:  dispatch_egress_dispatch_rx_info
    condition: 
      expression: "(hdr.reth.$valid == 1 && (hdr.bth.opcode == 6 || hdr.bth.opcode == 10))"
      true:  tbl_dispatch_control345
      false:  dispatch_egress_dispatch_rx_info
stage 1 egress:
  dependency: match
  ternary_match tbl_dispatch_control345 10:
    p4: { name: tbl_dispatch_control345, hidden: true }
    gateway:
      name: cond-125
      input_xbar:
        exact group 0: { 40: eg_md.eg_rank_id(8..31), 64: eg_md.eg_rank_id(0..7) }
      row: 2
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_0
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_dispatch_control345
        false:  tbl_dispatch_control345_0
    hit: [  tbl_dispatch_control347 ]
    miss:  tbl_dispatch_control347
    indirect: tbl_dispatch_control345$tind
  ternary_indirect tbl_dispatch_control345$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345$tind(action, $DEFAULT)
    actions:
      dispatch_control345(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000053
      - next_table: 0
      - set dispatch_egress_addr_slot_0_add_val, 1024
    default_action: dispatch_control345
  ternary_match tbl_dispatch_control345_0 11:
    p4: { name: tbl_dispatch_control345_0, hidden: true }
    gateway:
      name: cond-126
      input_xbar:
        exact group 0: { 40: eg_md.eg_rank_id(8..31), 64: eg_md.eg_rank_id(0..7) }
      row: 1
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000001:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_1
      condition: 
        expression: "(eg_md.eg_rank_id == 1)"
        true:  tbl_dispatch_control345_0
        false:  tbl_dispatch_control345_1
    hit: [  tbl_dispatch_control347_0 ]
    miss:  tbl_dispatch_control347_0
    indirect: tbl_dispatch_control345_0$tind
  ternary_indirect tbl_dispatch_control345_0$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_0$tind(action, $DEFAULT)
    actions:
      dispatch_control345_0(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000056
      - next_table: 0
      - set dispatch_egress_addr_slot_1_add_val, 1024
    default_action: dispatch_control345_0
  ternary_match tbl_dispatch_control345_1 12:
    p4: { name: tbl_dispatch_control345_1, hidden: true }
    gateway:
      name: cond-127
      input_xbar:
        exact group 0: { 40: eg_md.eg_rank_id(8..31), 64: eg_md.eg_rank_id(0..7) }
      row: 1
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000002:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_2
      condition: 
        expression: "(eg_md.eg_rank_id == 2)"
        true:  tbl_dispatch_control345_1
        false:  tbl_dispatch_control345_2
    hit: [  tbl_dispatch_control347_1 ]
    miss:  tbl_dispatch_control347_1
    indirect: tbl_dispatch_control345_1$tind
  ternary_indirect tbl_dispatch_control345_1$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_1$tind(action, $DEFAULT)
    actions:
      dispatch_control345_1(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000059
      - next_table: 0
      - set dispatch_egress_addr_slot_2_add_val, 1024
    default_action: dispatch_control345_1
  ternary_match tbl_dispatch_control345_2 13:
    p4: { name: tbl_dispatch_control345_2, hidden: true }
    gateway:
      name: cond-128
      input_xbar:
        exact group 0: { 40: eg_md.eg_rank_id(8..31), 64: eg_md.eg_rank_id(0..7) }
      row: 0
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000003:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_3
      condition: 
        expression: "(eg_md.eg_rank_id == 3)"
        true:  tbl_dispatch_control345_2
        false:  tbl_dispatch_control345_3
    hit: [  tbl_dispatch_control347_2 ]
    miss:  tbl_dispatch_control347_2
    indirect: tbl_dispatch_control345_2$tind
  ternary_indirect tbl_dispatch_control345_2$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_2$tind(action, $DEFAULT)
    actions:
      dispatch_control345_2(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005c
      - next_table: 0
      - set dispatch_egress_addr_slot_3_add_val, 1024
    default_action: dispatch_control345_2
  ternary_match tbl_dispatch_control345_3 14:
    p4: { name: tbl_dispatch_control345_3, hidden: true }
    gateway:
      name: cond-129
      input_xbar:
        exact group 0: { 40: eg_md.eg_rank_id(8..31), 64: eg_md.eg_rank_id(0..7) }
      row: 0
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000004:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_4
      condition: 
        expression: "(eg_md.eg_rank_id == 4)"
        true:  tbl_dispatch_control345_3
        false:  tbl_dispatch_control345_4
    hit: [  tbl_dispatch_control347_3 ]
    miss:  tbl_dispatch_control347_3
    indirect: tbl_dispatch_control345_3$tind
  ternary_indirect tbl_dispatch_control345_3$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_3$tind(action, $DEFAULT)
    actions:
      dispatch_control345_3(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005f
      - next_table: 0
      - set dispatch_egress_addr_slot_4_add_val, 1024
    default_action: dispatch_control345_3
  ternary_match tbl_dispatch_control345_4 15:
    p4: { name: tbl_dispatch_control345_4, hidden: true }
    gateway:
      name: cond-130
      input_xbar:
        exact group 0: { 40: eg_md.eg_rank_id(8..31), 64: eg_md.eg_rank_id(0..7) }
      row: 6
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000005:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_5
      condition: 
        expression: "(eg_md.eg_rank_id == 5)"
        true:  tbl_dispatch_control345_4
        false:  tbl_dispatch_control345_5
    hit: [  tbl_dispatch_control347_4 ]
    miss:  tbl_dispatch_control347_4
    indirect: tbl_dispatch_control345_4$tind
  ternary_indirect tbl_dispatch_control345_4$tind:
    row: 6
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_4$tind(action, $DEFAULT)
    actions:
      dispatch_control345_4(1, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000062
      - next_table: 0
      - set dispatch_egress_addr_slot_5_add_val, 1024
    default_action: dispatch_control345_4
stage 2 egress:
  dependency: match
  ternary_match tbl_dispatch_control345_5 10:
    p4: { name: tbl_dispatch_control345_5, hidden: true }
    gateway:
      name: cond-131
      input_xbar:
        exact group 2: { 0: eg_md.eg_rank_id }
      row: 2
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000006:
        run_table: true
      miss:
        next:  tbl_dispatch_control345_6
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_dispatch_control345_5
        false:  tbl_dispatch_control345_6
    hit: [  tbl_dispatch_control347_5 ]
    miss:  tbl_dispatch_control347_5
    indirect: tbl_dispatch_control345_5$tind
  ternary_indirect tbl_dispatch_control345_5$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_5$tind(action, $DEFAULT)
    actions:
      dispatch_control345_5(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000065
      - next_table: 0
      - set dispatch_egress_addr_slot_6_add_val, 1024
    default_action: dispatch_control345_5
  ternary_match tbl_dispatch_control345_6 11:
    p4: { name: tbl_dispatch_control345_6, hidden: true }
    gateway:
      name: cond-132
      input_xbar:
        exact group 2: { 0: eg_md.eg_rank_id }
      row: 1
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000007:
        run_table: true
      miss:
        next:  tbl_dispatch_control618
      condition: 
        expression: "(eg_md.eg_rank_id == 7)"
        true:  tbl_dispatch_control345_6
        false:  tbl_dispatch_control618
    hit: [  tbl_dispatch_control347_6 ]
    miss:  tbl_dispatch_control347_6
    indirect: tbl_dispatch_control345_6$tind
  ternary_indirect tbl_dispatch_control345_6$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control345_6$tind(action, $DEFAULT)
    actions:
      dispatch_control345_6(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000068
      - next_table: 0
      - set dispatch_egress_addr_slot_7_add_val, 1024
    default_action: dispatch_control345_6
stage 3 egress:
  dependency: match
  hash_action tbl_dispatch_control347_6 12:
    p4: { name: tbl_dispatch_control347_6, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      3: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 32: hdr.bridge.channel_id }
      hash 2:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_6-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_6
      miss:  tbl_dispatch_control346_6
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_6
        false:  tbl_dispatch_control346_6
    next: []
    action_bus: { 104..107 : tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(hash_dist 3, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_6($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_6(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006a
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi
      - tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi(dispatch_egress_addr_slot_7_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_6
  stateful tbl_dispatch_control347_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_7.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_7_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_6 13:
    p4: { name: tbl_dispatch_control346_6, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      3: { hash: 1, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 1: { 32: hdr.bridge.channel_id }
      hash 2:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 1:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_6-gateway
      row: 3
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 112..115 : tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(hash_dist 3, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_6($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_6(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000069
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo
      - tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo(dispatch_egress_addr_slot_7_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_6
  stateful tbl_dispatch_control346_6$salu.A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_7.reg_addr_lo, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 2: { 64: dispatch_egress_addr_slot_7_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_7_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 4 egress:
  dependency: match
  exact_match combine_egress_tbl_rx_info 12:
    p4: { name: A2AEgress.combine_egress.tbl_rx_info, size: 128 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      hdr.bridge.root_rank_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.root_rank_id" }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 1: { 0: hdr.bridge.root_rank_id, 32: hdr.bridge.channel_id }
      hash 2:
        0..7: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..7)
        8..9: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8..9)
        11..18: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..7)
        19: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8)
        10: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(9)
        22..29: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..7)
        20..21: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8..9)
        33..39: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(0..6)
        30: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(7)
        31..32: random(hdr.bridge.root_rank_id(10..31), hdr.bridge.channel_id) ^ hdr.bridge.root_rank_id(8..9)
      hash group 1:
        table: [2]
        seed: 0xc50f62160e
    format: { action(0): 0..0, immediate(0): 1..16, version(0): 112..115, match(0): [ 82..87, 32..79 ] }
    match: [ hdr.bridge.root_rank_id(10..15), hdr.bridge.root_rank_id(16..23), hdr.bridge.root_rank_id(24..31), hdr.bridge.channel_id(0..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_combine_control778 ]
    miss:  tbl_combine_control778
    action_bus: { 32..33 : immediate(0..15) }
    action: combine_egress_tbl_rx_info$action_data($DIRECT, $DEFAULT)
    instruction: combine_egress_tbl_rx_info(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_rx_info(0, 5):
      - p4_param_order: { dst_mac: 48, dst_ip: 32, dst_qp: 32, rkey: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000070
      - next_table: 0
      - { dst_mac_2.0-31: $adf_f0(0..31), dst_mac.0-31: dst_mac_2.0-31, dst_ip_2: $adf_f1(0..31), dst_ip: dst_ip_2, dst_qp_3: $adf_f2(0..31), dst_qp: dst_qp_3, rkey_3: $adf_f3(0..31), rkey: rkey_3, dst_mac_2.32-47: immediate(0..15), dst_mac.32-47: dst_mac_2.32-47 }
      - set hdr.eth.dst_addr.0-31, dst_mac.0-31
      - set hdr.eth.dst_addr.32-47, dst_mac.32-47
      - set hdr.ipv4.dst_addr, dst_ip
      - set hdr.bth.dst_qp, dst_qp
      - set hdr.reth.rkey, rkey
      NoAction(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000071
      - next_table: 0
      - {  }
    default_action: NoAction
  action combine_egress_tbl_rx_info$action_data:
    p4: { name: A2AEgress.combine_egress.tbl_rx_info$action }
    row: 13
    logical_bus: A
    column: [ 0, 1, 2, 3 ]
    vpns: [ 0, 1, 2, 3 ]
    home_row:
    - 13
    format A2AEgress.combine_egress.set_rx_info: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 64..67 : $adf_f2, 68..71 : $adf_f3, 72..75 : $adf_f0, 76..79 : $adf_f1 }
  ternary_match tbl_combine_control778 13:
    p4: { name: tbl_combine_control778, hidden: true }
    gateway:
      name: cond-136
      input_xbar:
        exact group 1: { 100: hdr.bridge.is_loopback }
      row: 7
      bus: 0
      unit: 0
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        next:  tbl_combine_control774
      miss:
        run_table: true
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control774
        false:  tbl_combine_control778
    hit: [  tbl_combine_control774 ]
    miss:  tbl_combine_control774
    indirect: tbl_combine_control778$tind
  ternary_indirect tbl_combine_control778$tind:
    row: 0
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control778$tind(action, $DEFAULT)
    actions:
      combine_control778(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006f
      - next_table: 0
      - set hdr.payload_first_word.data, hdr.bridge.tx_loc_val
    default_action: combine_control778
  ternary_match tbl_combine_control774 14:
    p4: { name: tbl_combine_control774, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control774$tind
  ternary_indirect tbl_combine_control774$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control774$tind(action, $DEFAULT)
    actions:
      combine_control774(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006e
      - next_table: 0
      - set hdr.bth.opcode, 6
      - set hdr.reth.$valid, 1
      - set hdr.reth.addr.0-31, hdr.bridge.next_token_addr.0-31
      - set hdr.reth.addr.32-63, hdr.bridge.next_token_addr.32-63
      - set hdr.reth.len, 7168
    default_action: combine_control774
  ternary_match tbl_combine_control856 15:
    p4: { name: tbl_combine_control856, hidden: true }
    gateway:
      name: cond-141
      input_xbar:
        exact group 1: { 96: hdr.bridge.conn_semantics }
      row: 0
      bus: 1
      unit: 1
      match: { 0: hdr.bridge.conn_semantics }
      0x0:
        run_table: true
      miss:
        next:  tbl_combine_control864
      condition: 
        expression: "(hdr.bridge.conn_semantics == 0)"
        true:  tbl_combine_control856
        false:  tbl_combine_control864
    hit: [  tbl_combine_egress_swap_l2_l3_l4_0 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4_0
    indirect: tbl_combine_control856$tind
  ternary_indirect tbl_combine_control856$tind:
    row: 5
    bus: 0
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 80..81 : immediate(0..15), 82..83 : immediate(16..24) }
    instruction: tbl_combine_control856$tind(action, $DEFAULT)
    actions:
      combine_control856(1, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000084
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 1, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 16
      - bitmasked-set H20, $data0, H20
    default_action: combine_control856
  hash_action tbl_dispatch_control347_5 5:
    p4: { name: tbl_dispatch_control347_5, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_5-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_5
      miss:  tbl_dispatch_control346_5
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_5
        false:  tbl_dispatch_control346_5
    next: []
    action_bus: { 96..99 : tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_5($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_5(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000067
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi
      - tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi(dispatch_egress_addr_slot_6_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_5
  stateful tbl_dispatch_control347_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_6.reg_addr_hi, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_6_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_5 6:
    p4: { name: tbl_dispatch_control346_5, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_5-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 104..107 : tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_5($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_5(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000066
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo
      - tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo(dispatch_egress_addr_slot_6_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_5
  stateful tbl_dispatch_control346_5$salu.A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_6.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_6_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_6_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_4 7:
    p4: { name: tbl_dispatch_control347_4, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_4-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_4
      miss:  tbl_dispatch_control346_4
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_4
        false:  tbl_dispatch_control346_4
    next: []
    action_bus: { 112..115 : tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_4($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_4(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000064
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi
      - tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi(dispatch_egress_addr_slot_5_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_4
  stateful tbl_dispatch_control347_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_5.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_5_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_4 8:
    p4: { name: tbl_dispatch_control346_4, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 64: hdr.bridge.channel_id }
      hash 1:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [1]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_4-gateway
      row: 1
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 120..123 : tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_4($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_4(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000063
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo
      - tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo(dispatch_egress_addr_slot_5_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_4
  stateful tbl_dispatch_control346_4$salu.A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_5.reg_addr_lo, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 2: { 64: dispatch_egress_addr_slot_5_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_5_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 5 egress:
  dependency: match
  ternary_match tbl_combine_control864 15:
    p4: { name: tbl_combine_control864, hidden: true }
    gateway:
      name: cond-142
      input_xbar:
        exact group 0: { 96: hdr.bridge.conn_semantics }
      row: 2
      bus: 1
      unit: 1
      match: { 0: hdr.bridge.conn_semantics }
      0x3:
        run_table: true
      miss:
        next:  END
      condition: 
        expression: "(hdr.bridge.conn_semantics == 3)"
        true:  tbl_combine_control864
        false:  END
    hit: [  tbl_combine_egress_set_ack_len_0 ]
    miss:  tbl_combine_egress_set_ack_len_0
    indirect: tbl_combine_control864$tind
  ternary_indirect tbl_combine_control864$tind:
    row: 3
    bus: 1
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 68..69 : immediate(0..15), 70..71 : immediate(16..24) }
    instruction: tbl_combine_control864$tind(action, $DEFAULT)
    actions:
      combine_control864(1, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000087
      - next_table: 0
      - { $data0: immediate(6..8), $constant0: $data0(0..0), $constant0: 0, $constant1: $data0(2..2), $constant1: 0, $mask0: immediate(22..24), $constant2: $mask0(0..0), $constant2: 1, $constant3: $mask0(2..2), $constant3: 1 }
      - set hdr.bth.opcode, 17
      - bitmasked-set H20, $data0, H20
    default_action: combine_control864
  ternary_match tbl_combine_egress_swap_l2_l3_l4_0 12:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4_0, hidden: true }
    hit: [  tbl_combine_control852 ]
    miss:  tbl_combine_control852
    indirect: tbl_combine_egress_swap_l2_l3_l4_0$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4_0$tind:
    row: 1
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000083
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W32(0..31), W32(16), W32
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  ternary_match tbl_combine_control852 13:
    p4: { name: tbl_combine_control852, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control852$tind
  ternary_indirect tbl_combine_control852$tind:
    row: 0
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 108..111 : immediate(0..31) }
    instruction: tbl_combine_control852$tind(action, $DEFAULT)
    actions:
      combine_control852(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000082
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 156 }
      - set hdr.ipv4.total_len, 176
      - set W31(0..31), $data0
    default_action: combine_control852
  hash_action tbl_dispatch_control347_3 8:
    p4: { name: tbl_dispatch_control347_3, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_3-gateway
      row: 4
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_3
      miss:  tbl_dispatch_control346_3
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_3
        false:  tbl_dispatch_control346_3
    next: []
    action_bus: { 112..115 : tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_3($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_3(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000061
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi
      - tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi(dispatch_egress_addr_slot_4_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_3
  stateful tbl_dispatch_control347_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_4.reg_addr_hi, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_4_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_3 9:
    p4: { name: tbl_dispatch_control346_3, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_3-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 120..123 : tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_3($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_3(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000060
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo
      - tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo(dispatch_egress_addr_slot_4_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_3
  stateful tbl_dispatch_control346_3$salu.A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_4.reg_addr_lo, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    input_xbar:
      exact group 0: { 64: dispatch_egress_addr_slot_4_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_4_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_2 10:
    p4: { name: tbl_dispatch_control347_2, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_2-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346_2
      miss:  tbl_dispatch_control346_2
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_2
        false:  tbl_dispatch_control346_2
    next: []
    action_bus: { 64..67 : tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_2($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_2(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005e
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi
      - tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi(dispatch_egress_addr_slot_3_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_2
  stateful tbl_dispatch_control347_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_3.reg_addr_hi, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_3_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_2 11:
    p4: { name: tbl_dispatch_control346_2, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_2-gateway
      row: 3
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 72..75 : tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_2($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_2(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005d
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo
      - tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo(dispatch_egress_addr_slot_3_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_2
  stateful tbl_dispatch_control346_2$salu.A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_3.reg_addr_lo, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_3_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_3_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 6 egress:
  dependency: match
  ternary_match tbl_combine_egress_set_ack_len_0 6:
    p4: { name: tbl_combine_egress_set_ack_len_0, hidden: true }
    hit: [  tbl_combine_egress_swap_l2_l3_l4_1 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4_1
    indirect: tbl_combine_egress_set_ack_len_0$tind
  ternary_indirect tbl_combine_egress_set_ack_len_0$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_set_ack_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_ack_len(0, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000086
      - next_table: 0
      - set hdr.ipv4.total_len, 48
      - set W31(0..31), 1835008
    default_action: A2AEgress.combine_egress.set_ack_len
  ternary_match tbl_combine_egress_swap_l2_l3_l4_1 7:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4_1, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_egress_swap_l2_l3_l4_1$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4_1$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4_1$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000085
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W32(0..31), W32(16), W32
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  hash_action tbl_dispatch_control347_1 3:
    p4: { name: tbl_dispatch_control347_1, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_1-gateway
      row: 2
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_1
      miss:  tbl_dispatch_control346_1
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_1
        false:  tbl_dispatch_control346_1
    next: []
    action_bus: { 104..107 : tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_1($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_1(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005b
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi
      - tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi(dispatch_egress_addr_slot_2_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_1
  stateful tbl_dispatch_control347_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_2.reg_addr_hi, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_2_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346_1 4:
    p4: { name: tbl_dispatch_control346_1, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_1-gateway
      row: 1
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 112..115 : tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_1($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_1(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000005a
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo
      - tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo(dispatch_egress_addr_slot_2_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_1
  stateful tbl_dispatch_control346_1$salu.A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_2.reg_addr_lo, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_2_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_2_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347_0 5:
    p4: { name: tbl_dispatch_control347_0, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347_0-gateway
      row: 1
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control346_0
      miss:  tbl_dispatch_control346_0
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346_0
        false:  tbl_dispatch_control346_0
    next: []
    action_bus: { 120..123 : tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347_0($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347_0(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000058
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi
      - tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi(dispatch_egress_addr_slot_1_ra_hi_read, $hash_dist)
    default_action: dispatch_control347_0
  stateful tbl_dispatch_control347_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_1.reg_addr_hi, size: 8 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_1_ra_hi_read:
      - output mem_lo
stage 7 egress:
  dependency: concurrent
  hash_action tbl_combine_control811 4:
    p4: { name: tbl_combine_control811, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 0: eg_md.tmp_a }
      hash 2:
        16..31: eg_md.tmp_a(0..15)
        39..45: eg_md.tmp_a(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: cond-137
      input_xbar:
        exact group 0: { 100: hdr.bridge.is_loopback }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x30001
      format: { action: 0..0, meter_addr: 1..15, meter_pfe: 16..16, meter_type: 17..19 }
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        next:  tbl_combine_control838
      miss:
        run_table : true
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control838
        false:  tbl_combine_control815
    next:  tbl_combine_control815
    action_bus: { 120..123 : tbl_combine_control815$salu.A2AEgress.combine_egress.reg_agg(0..31) }
    stateful: tbl_combine_control815$salu.A2AEgress.combine_egress.reg_agg(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_combine_control811(action, $DEFAULT)
    actions:
      combine_control811(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000075
      - next_table: 0
      - set W21(0..31), tbl_combine_control815$salu.A2AEgress.combine_egress.reg_agg
      - tbl_combine_control815$salu.A2AEgress.combine_egress.reg_agg(combine_egress_ra_read_agg, $hash_dist)
    default_action: combine_control811
  hash_action tbl_combine_control815 5:
    p4: { name: tbl_combine_control815, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 1: { 0: eg_md.tmp_a }
      hash 2:
        16..31: eg_md.tmp_a(0..15)
        39..45: eg_md.tmp_a(16..22)
      hash group 0:
        table: [2]
        seed: 0x0
    gateway:
      name: tbl_combine_control815-gateway
      row: 2
      bus: 0
      unit: 1
      0x0:  tbl_combine_control838
      miss:  tbl_combine_control838
      condition: 
        expression: "true(always hit)"
        true:  tbl_combine_control838
        false:  tbl_combine_control838
    next: []
    stateful: tbl_combine_control815$salu.A2AEgress.combine_egress.reg_agg(hash_dist 1, $DEFAULT, $DEFAULT)
    instruction: tbl_combine_control815($DEFAULT, $DEFAULT)
    actions:
      combine_control815(0, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000076
      - next_table: 0
      - tbl_combine_control815$salu.A2AEgress.combine_egress.reg_agg(combine_egress_ra_aggregate, $hash_dist)
    default_action: combine_control815
  stateful tbl_combine_control815$salu.A2AEgress.combine_egress.reg_agg:
    p4: { name: A2AEgress.combine_egress.reg_agg, size: 28672 }
    row: [ 15, 13 ]
    logical_bus: [ S, O ]
    column:
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1 ]
    maprams: 
    - [ 0, 1, 2, 3, 4, 5 ]
    - [ 0, 1 ]
    home_row: 15
    input_xbar:
      exact group 2: { 64: eg_md.tmp_b }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      combine_egress_ra_read_agg:
      - output mem_lo
      combine_egress_ra_aggregate:
      - add lo, lo, phv_lo
  ternary_match tbl_combine_control838 6:
    p4: { name: tbl_combine_control838, hidden: true }
    gateway:
      name: cond-138
      input_xbar:
        exact group 0: { 100: hdr.bridge.is_loopback }
      row: 1
      bus: 1
      unit: 1
      match: { 4: hdr.bridge.is_loopback }
      0x1:
        run_table: true
      miss:
        next:  tbl_combine_control843
      condition: 
        expression: "((bool)hdr.bridge.is_loopback)"
        true:  tbl_combine_control838
        false:  tbl_combine_control843
    hit: [  tbl_combine_egress_set_write_first_len_0 ]
    miss:  tbl_combine_egress_set_write_first_len_0
    indirect: tbl_combine_control838$tind
  ternary_indirect tbl_combine_control838$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control838$tind(action, $DEFAULT)
    actions:
      combine_control838(1, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007e
      - next_table: 0
      - set hdr.aeth.$valid, 0
    default_action: combine_control838
  ternary_match tbl_combine_control843 7:
    p4: { name: tbl_combine_control843, hidden: true }
    hit: [  tbl_combine_egress_set_ack_len ]
    miss:  tbl_combine_egress_set_ack_len
    indirect: tbl_combine_control843$tind
  ternary_indirect tbl_combine_control843$tind:
    row: 2
    bus: 1
    format: { action: 0..0, immediate: 1..25 }
    action_bus: { 64..65 : immediate(0..15), 66..67 : immediate(16..24) }
    instruction: tbl_combine_control843$tind(action, $DEFAULT)
    actions:
      combine_control843(0, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000081
      - next_table: 0
      - { $data0: immediate(5..8), $constant0: $data0(0..0), $constant0: 1, $constant1: $data0(1..1), $constant1: 0, $constant2: $data0(3..3), $constant2: 0, $mask0: immediate(21..24), $constant3: $mask0(0..1), $constant3: 3, $constant4: $mask0(3..3), $constant4: 1 }
      - set hdr.bth.opcode, 17
      - bitmasked-set H20, $data0, H20
    default_action: combine_control843
  ternary_match tbl_combine_egress_set_ack_len 8:
    p4: { name: tbl_combine_egress_set_ack_len, hidden: true }
    hit: [  tbl_combine_egress_swap_l2_l3_l4 ]
    miss:  tbl_combine_egress_swap_l2_l3_l4
    indirect: tbl_combine_egress_set_ack_len$tind
  ternary_indirect tbl_combine_egress_set_ack_len$tind:
    row: 2
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_egress_set_ack_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_ack_len(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000080
      - next_table: 0
      - set hdr.ipv4.total_len, 48
      - set W31(0..31), 1835008
    default_action: A2AEgress.combine_egress.set_ack_len
  ternary_match tbl_combine_egress_swap_l2_l3_l4 9:
    p4: { name: tbl_combine_egress_swap_l2_l3_l4, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_egress_swap_l2_l3_l4$tind
  ternary_indirect tbl_combine_egress_swap_l2_l3_l4$tind:
    row: 1
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_egress_swap_l2_l3_l4$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.swap_l2_l3_l4(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007f
      - next_table: 0
      - set hdr.eth.src_addr.0-31, hdr.eth.dst_addr.0-31
      - set hdr.eth.src_addr.32-47, hdr.eth.dst_addr.32-47
      - set hdr.eth.dst_addr.0-31, hdr.eth.src_addr.0-31
      - set hdr.eth.dst_addr.32-47, hdr.eth.src_addr.32-47
      - set hdr.ipv4.src_addr, hdr.ipv4.dst_addr
      - set hdr.ipv4.dst_addr, hdr.ipv4.src_addr
      - deposit-field W32(0..31), W32(16), W32
    default_action: A2AEgress.combine_egress.swap_l2_l3_l4
  ternary_match tbl_combine_egress_set_write_first_len_0 10:
    p4: { name: tbl_combine_egress_set_write_first_len_0, hidden: true }
    gateway:
      name: cond-139
      input_xbar:
        exact group 2: { 0: eg_md.eg_rank_id }
      row: 1
      bus: 0
      unit: 0
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000000:
        run_table: true
      miss:
        next:  tbl_combine_egress_set_write_middle_len
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_combine_egress_set_write_first_len_0
        false:  tbl_combine_egress_set_write_middle_len
    hit: [  tbl_combine_control825 ]
    miss:  tbl_combine_control825
    indirect: tbl_combine_egress_set_write_first_len_0$tind
  ternary_indirect tbl_combine_egress_set_write_first_len_0$tind:
    row: 1
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 100..103 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_first_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_first_len(1, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000079
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1064 }
      - set hdr.ipv4.total_len, 1084
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_first_len
  ternary_match tbl_combine_egress_set_write_middle_len 11:
    p4: { name: tbl_combine_egress_set_write_middle_len, hidden: true }
    gateway:
      name: cond-140
      input_xbar:
        exact group 2: { 0: eg_md.eg_rank_id }
      row: 0
      bus: 1
      unit: 1
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000006:
        run_table: true
      miss:
        next:  tbl_combine_egress_set_write_middle_len_0
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_combine_egress_set_write_middle_len
        false:  tbl_combine_egress_set_write_middle_len_0
    hit: [  tbl_combine_control830 ]
    miss:  tbl_combine_control830
    indirect: tbl_combine_egress_set_write_middle_len$tind
  ternary_indirect tbl_combine_egress_set_write_middle_len$tind:
    row: 0
    bus: 1
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 108..111 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_middle_len$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_middle_len(1, 10):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007b
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1048 }
      - set hdr.ipv4.total_len, 1068
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_middle_len
  ternary_match tbl_combine_egress_set_write_middle_len_0 12:
    p4: { name: tbl_combine_egress_set_write_middle_len_0, hidden: true }
    hit: [  tbl_combine_control834 ]
    miss:  tbl_combine_control834
    indirect: tbl_combine_egress_set_write_middle_len_0$tind
  ternary_indirect tbl_combine_egress_set_write_middle_len_0$tind:
    row: 4
    bus: 0
    format: { action: 0..0, immediate: 1..32 }
    action_bus: { 116..119 : immediate(0..31) }
    instruction: tbl_combine_egress_set_write_middle_len_0$tind(action, $DEFAULT)
    actions:
      A2AEgress.combine_egress.set_write_middle_len(0, 12):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007d
      - next_table: 0
      - { $data0: immediate(0..31), $constant1: $data0(0..15), $constant1: 0, $constant0: $data0(16..31), $constant0: 1048 }
      - set hdr.ipv4.total_len, 1068
      - set W31(0..31), $data0
    default_action: A2AEgress.combine_egress.set_write_middle_len
  hash_action tbl_dispatch_control346_0 1:
    p4: { name: tbl_dispatch_control346_0, hidden: true }
    row: 2
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346_0-gateway
      row: 4
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 96..99 : tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346_0($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346_0(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000057
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo
      - tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo(dispatch_egress_addr_slot_1_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346_0
  stateful tbl_dispatch_control346_0$salu.A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_1.reg_addr_lo, size: 8 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    input_xbar:
      exact group 0: { 64: dispatch_egress_addr_slot_1_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_1_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
  hash_action tbl_dispatch_control347 2:
    p4: { name: tbl_dispatch_control347, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control347-gateway
      row: 3
      bus: 0
      unit: 1
      0x0:  tbl_dispatch_control346
      miss:  tbl_dispatch_control346
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control346
        false:  tbl_dispatch_control346
    next: []
    action_bus: { 104..107 : tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(0..31) }
    stateful: tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control347($DEFAULT, $DEFAULT)
    actions:
      dispatch_control347(0, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000055
      - next_table: 0
      - set W25(0..31), tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi
      - tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi(dispatch_egress_addr_slot_0_ra_hi_read, $hash_dist)
    default_action: dispatch_control347
  stateful tbl_dispatch_control347$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_0.reg_addr_hi, size: 8 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_0_ra_hi_read:
      - output mem_lo
  hash_action tbl_dispatch_control346 3:
    p4: { name: tbl_dispatch_control346, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 32: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: tbl_dispatch_control346-gateway
      row: 3
      bus: 0
      unit: 0
      0x0:  tbl_dispatch_control618
      miss:  tbl_dispatch_control618
      condition: 
        expression: "true(always hit)"
        true:  tbl_dispatch_control618
        false:  tbl_dispatch_control618
    next: []
    action_bus: { 112..115 : tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(0..31) }
    stateful: tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(hash_dist 0, $DEFAULT, $DEFAULT)
    instruction: tbl_dispatch_control346($DEFAULT, $DEFAULT)
    actions:
      dispatch_control346(0, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000054
      - next_table: 0
      - set W21(0..31), tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo
      - tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo(dispatch_egress_addr_slot_0_ra_lo_read_add, $hash_dist)
    default_action: dispatch_control346
  stateful tbl_dispatch_control346$salu.A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo:
    p4: { name: A2AEgress.dispatch_egress.addr_slot_0.reg_addr_lo, size: 8 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    input_xbar:
      exact group 1: { 64: dispatch_egress_addr_slot_0_add_val }
    data_bytemask: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_addr_slot_0_ra_lo_read_add:
      - add lo, lo, phv_lo
      - output mem_lo
stage 8 egress:
  dependency: action
  ternary_match tbl_combine_control834 10:
    p4: { name: tbl_combine_control834, hidden: true }
    hit: [  tbl_combine_control819 ]
    miss:  tbl_combine_control819
    indirect: tbl_combine_control834$tind
  ternary_indirect tbl_combine_control834$tind:
    row: 4
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control834$tind(action, $DEFAULT)
    actions:
      combine_control834(0, 5):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007c
      - next_table: 0
      - set hdr.bth.opcode, 7
      - set hdr.reth.$valid, 0
    default_action: combine_control834
  ternary_match tbl_combine_control830 11:
    p4: { name: tbl_combine_control830, hidden: true }
    hit: [  tbl_combine_control819 ]
    miss:  tbl_combine_control819
    indirect: tbl_combine_control830$tind
  ternary_indirect tbl_combine_control830$tind:
    row: 3
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control830$tind(action, $DEFAULT)
    actions:
      combine_control830(0, 7):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000007a
      - next_table: 0
      - set hdr.bth.opcode, 8
      - set hdr.reth.$valid, 0
    default_action: combine_control830
  ternary_match tbl_combine_control825 12:
    p4: { name: tbl_combine_control825, hidden: true }
    hit: [  tbl_combine_control819 ]
    miss:  tbl_combine_control819
    indirect: tbl_combine_control825$tind
  ternary_indirect tbl_combine_control825$tind:
    row: 3
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_combine_control825$tind(action, $DEFAULT)
    actions:
      combine_control825(0, 8):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000078
      - next_table: 0
      - set hdr.bth.opcode, 6
      - set hdr.reth.$valid, 1
      - set hdr.reth.len, 7168
    default_action: combine_control825
  ternary_match tbl_combine_control819 13:
    p4: { name: tbl_combine_control819, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_combine_control819$tind
  ternary_indirect tbl_combine_control819$tind:
    row: 2
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_combine_control819$tind(action, $DEFAULT)
    actions:
      combine_control819(0, 9):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000077
      - next_table: 0
      - set hdr.payload_first_word.data, eg_md.tmp_b
      - add W18, W17, W18
    default_action: combine_control819
  ternary_match tbl_dispatch_control618 4:
    p4: { name: tbl_dispatch_control618, hidden: true }
    hit: [  dispatch_egress_dispatch_rx_info ]
    miss:  dispatch_egress_dispatch_rx_info
    indirect: tbl_dispatch_control618$tind
  ternary_indirect tbl_dispatch_control618$tind:
    row: 4
    bus: 1
    format: { action: 0..0 }
    instruction: tbl_dispatch_control618$tind(action, $DEFAULT)
    actions:
      dispatch_control618(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000006b
      - next_table: 0
      - set hdr.reth.addr.0-31, dispatch_egress_result_addr.0-31
      - set hdr.reth.addr.32-63, dispatch_egress_result_addr.32-63
    default_action: dispatch_control618
  exact_match dispatch_egress_dispatch_rx_info 5:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rx_info, size: 1024 }
    p4_param_order: 
      hdr.bridge.channel_id: { type: exact, size: 32, full_size: 32, key_name: "eg_md.channel_id" }
      eg_md.eg_rank_id: { type: exact, size: 32, full_size: 32 }
    row: 7
    bus: 0
    column: [ 2, 3, 4, 5 ]
    stash: 
      row: [ 7 ]
      col: [ 2 ]
      unit: [ 0 ]
    ways:
      - { group: 1, index: 0..9, select: 40..51 & 0x0, rams: [[7, 2]] }
      - { group: 1, index: 10..19, select: 40..51 & 0x0, rams: [[7, 3]] }
      - { group: 1, index: 20..29, select: 40..51 & 0x0, rams: [[7, 4]] }
      - { group: 1, index: 30..39, select: 40..51 & 0x0, rams: [[7, 5]] }
    input_xbar:
      exact group 1: { 32: eg_md.eg_rank_id, 64: hdr.bridge.channel_id }
      hash 2:
        0..7: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(0..7)
        8..9: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(8..9)
        11..18: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(0..7)
        19: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(8)
        10: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(9)
        22..29: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(0..7)
        20..21: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(8..9)
        33..39: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(0..6)
        30: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(7)
        31..32: random(eg_md.eg_rank_id(10..31)) ^ eg_md.eg_rank_id(8..9)
      hash 3:
        0..9: random(hdr.bridge.channel_id)
        10..19: random(hdr.bridge.channel_id)
        20..29: random(hdr.bridge.channel_id)
        30..39: random(hdr.bridge.channel_id)
      hash group 1:
        table: [2, 3]
        seed: 0xc967cc5f54
    format: { action(0): 0..0, immediate(0): 1..16, version(0): 112..115, match(0): [ 82..87, 32..79 ] }
    match: [ eg_md.eg_rank_id(10..15), eg_md.eg_rank_id(16..23), eg_md.eg_rank_id(24..31), hdr.bridge.channel_id(0..7), hdr.bridge.channel_id(8..15), hdr.bridge.channel_id(16..23), hdr.bridge.channel_id(24..31) ]
    match_group_map: [ [ 0 ] ]
    hit: [  tbl_dispatch_control286 ]
    miss:  tbl_dispatch_control286
    action_bus: { 32..33 : immediate(0..15) }
    action: dispatch_egress_dispatch_rx_info$action_data($DIRECT, $DEFAULT)
    instruction: dispatch_egress_dispatch_rx_info(action, $DEFAULT)
    actions:
      A2AEgress.dispatch_egress.set_rx_info(0, 2):
      - p4_param_order: { dst_mac: 48, dst_ip: 32, dst_qp: 32, rkey: 32 }
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000048
      - next_table: 0
      - { dst_mac.0-31: $adf_f0(0..31), dst_ip: $adf_f1(0..31), dst_qp_2: $adf_f2(0..31), dst_qp: dst_qp_2, rkey_2: $adf_f3(0..31), rkey: rkey_2, dst_mac.32-47: immediate(0..15) }
      - set hdr.eth.dst_addr.0-31, dst_mac.0-31
      - set hdr.eth.dst_addr.32-47, dst_mac.32-47
      - set hdr.ipv4.dst_addr, dst_ip
      - set hdr.bth.dst_qp, dst_qp
      - set hdr.reth.rkey, rkey
      NoAction(1, 0):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true }
      - handle: 0x20000049
      - next_table: 0
      - {  }
    default_action: NoAction
  action dispatch_egress_dispatch_rx_info$action_data:
    p4: { name: A2AEgress.dispatch_egress.dispatch_rx_info$action }
    row: 13
    logical_bus: A
    column: [ 0, 1, 2, 3 ]
    vpns: [ 0, 1, 2, 3 ]
    home_row:
    - 13
    format A2AEgress.dispatch_egress.set_rx_info: { $adf_f0: 0..31, $adf_f1: 32..63, $adf_f2: 64..95, $adf_f3: 96..127 }
    action_bus: { 104..107 : $adf_f2, 108..111 : $adf_f3, 112..115 : $adf_f0, 116..119 : $adf_f1 }
  hash_action tbl_dispatch_control286 6:
    p4: { name: tbl_dispatch_control286, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 2: { 0: hdr.bridge.channel_id }
      hash 4:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [4]
        seed: 0x0
    gateway:
      name: cond-116
      input_xbar:
        exact group 1: { 32: eg_md.eg_rank_id }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000000:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 0)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_0
    next:  tbl_dispatch_control286_0
    action_bus: { 120..123 : tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(0..31) }
    stateful: tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286(action, $DEFAULT)
    actions:
      dispatch_control286(1, 3):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004a
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn
      - tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn(dispatch_egress_psn_slot_0_ra_read_inc, $hash_dist)
    default_action: dispatch_control286
  stateful tbl_dispatch_control286$salu.A2AEgress.dispatch_egress.psn_slot_0.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_0.reg_psn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_0_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_0 7:
    p4: { name: tbl_dispatch_control286_0, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 2: { 0: hdr.bridge.channel_id }
      hash 4:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [4]
        seed: 0x0
    gateway:
      name: cond-117
      input_xbar:
        exact group 1: { 32: eg_md.eg_rank_id }
      row: 0
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000001:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 1)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_1
    next:  tbl_dispatch_control286_1
    action_bus: { 64..67 : tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_0(action, $DEFAULT)
    actions:
      dispatch_control286_0(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004b
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn
      - tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn(dispatch_egress_psn_slot_1_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_0
  stateful tbl_dispatch_control286_0$salu.A2AEgress.dispatch_egress.psn_slot_1.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_1.reg_psn, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_1_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_1 8:
    p4: { name: tbl_dispatch_control286_1, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      1: { hash: 0, mask: 0x7fffff, shift: 5, expand: 7 }
    input_xbar:
      exact group 2: { 0: hdr.bridge.channel_id }
      hash 4:
        16..31: hdr.bridge.channel_id(0..15)
        39..45: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [4]
        seed: 0x0
    gateway:
      name: cond-118
      input_xbar:
        exact group 1: { 32: eg_md.eg_rank_id }
      row: 7
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000002:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 2)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_2
    next:  tbl_dispatch_control286_2
    action_bus: { 72..75 : tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(hash_dist 1, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_1(action, $DEFAULT)
    actions:
      dispatch_control286_1(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004c
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn
      - tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn(dispatch_egress_psn_slot_2_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_1
  stateful tbl_dispatch_control286_1$salu.A2AEgress.dispatch_egress.psn_slot_2.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_2.reg_psn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_2_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
stage 9 egress:
  dependency: action
  hash_action tbl_dispatch_control286_2 0:
    p4: { name: tbl_dispatch_control286_2, hidden: true }
    row: 1
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-119
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 1
      bus: 1
      unit: 1
      payload_row: 1
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000003:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 3)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_3
    next:  tbl_dispatch_control286_3
    action_bus: { 96..99 : tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_2(action, $DEFAULT)
    actions:
      dispatch_control286_2(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004d
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn
      - tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn(dispatch_egress_psn_slot_3_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_2
  stateful tbl_dispatch_control286_2$salu.A2AEgress.dispatch_egress.psn_slot_3.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_3.reg_psn, size: 64 }
    row: 3
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 3
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_3_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_3 1:
    p4: { name: tbl_dispatch_control286_3, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-120
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000004:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 4)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_4
    next:  tbl_dispatch_control286_4
    action_bus: { 104..107 : tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_3(action, $DEFAULT)
    actions:
      dispatch_control286_3(1, 2):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004e
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn
      - tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn(dispatch_egress_psn_slot_4_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_3
  stateful tbl_dispatch_control286_3$salu.A2AEgress.dispatch_egress.psn_slot_4.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_4.reg_psn, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_4_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_4 2:
    p4: { name: tbl_dispatch_control286_4, hidden: true }
    row: 0
    result_bus: 1
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-121
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 0
      bus: 1
      unit: 1
      payload_row: 0
      payload_unit: 1
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000005:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 5)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_5
    next:  tbl_dispatch_control286_5
    action_bus: { 112..115 : tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_4(action, $DEFAULT)
    actions:
      dispatch_control286_4(1, 4):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x2000004f
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn
      - tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn(dispatch_egress_psn_slot_5_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_4
  stateful tbl_dispatch_control286_4$salu.A2AEgress.dispatch_egress.psn_slot_5.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_5.reg_psn, size: 64 }
    row: 11
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 11
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_5_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
  hash_action tbl_dispatch_control286_5 3:
    p4: { name: tbl_dispatch_control286_5, hidden: true }
    row: 0
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-122
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 0
      bus: 0
      unit: 0
      payload_row: 0
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000006:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 6)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control286_6
    next:  tbl_dispatch_control286_6
    action_bus: { 120..123 : tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_5(action, $DEFAULT)
    actions:
      dispatch_control286_5(1, 6):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000050
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn
      - tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn(dispatch_egress_psn_slot_6_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_5
  stateful tbl_dispatch_control286_5$salu.A2AEgress.dispatch_egress.psn_slot_6.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_6.reg_psn, size: 64 }
    row: 15
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 15
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_6_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
stage 10 egress:
  dependency: action
  hash_action tbl_dispatch_control286_6 0:
    p4: { name: tbl_dispatch_control286_6, hidden: true }
    row: 1
    result_bus: 0
    hash_dist:
      0: { hash: 0, mask: 0x7fffff, shift: 5, expand: 0 }
    input_xbar:
      exact group 0: { 0: hdr.bridge.channel_id }
      hash 0:
        0..15: hdr.bridge.channel_id(0..15)
        32..38: hdr.bridge.channel_id(16..22)
      hash group 0:
        table: [0]
        seed: 0x0
    gateway:
      name: cond-123
      input_xbar:
        exact group 0: { 64: eg_md.eg_rank_id }
      row: 1
      bus: 0
      unit: 0
      payload_row: 1
      payload_unit: 0
      payload: 0x1801
      format: { action: 0..0, meter_addr: 1..10, meter_pfe: 11..11, meter_type: 12..14 }
      match: { 0: eg_md.eg_rank_id(0..7), 8: eg_md.eg_rank_id(8..15), 16: eg_md.eg_rank_id(16..23), 24: eg_md.eg_rank_id(24..31) }
      0x00000007:
        next:  tbl_dispatch_control585
      miss:
        run_table : true
      condition: 
        expression: "(eg_md.eg_rank_id == 7)"
        true:  tbl_dispatch_control585
        false:  tbl_dispatch_control585
    next:  tbl_dispatch_control585
    action_bus: { 96..99 : tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(0..31) }
    stateful: tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(hash_dist 0, meter_pfe, meter_type)
    instruction: tbl_dispatch_control286_6(action, $DEFAULT)
    actions:
      dispatch_control286_6(1, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000051
      - next_table: 0
      - set W16(0..31), tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn
      - tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn(dispatch_egress_psn_slot_7_ra_read_inc, $hash_dist)
    default_action: dispatch_control286_6
  stateful tbl_dispatch_control286_6$salu.A2AEgress.dispatch_egress.psn_slot_7.reg_psn:
    p4: { name: A2AEgress.dispatch_egress.psn_slot_7.reg_psn, size: 64 }
    row: 7
    logical_bus: S
    column: [ 0, 1 ]
    maprams: [ 0, 1 ]
    home_row: 7
    format: { lo: 32 }
    actions:
      dispatch_egress_psn_slot_7_ra_read_inc:
      - add lo, lo, 1
      - output mem_lo
stage 11 egress:
  dependency: action
  ternary_match tbl_dispatch_control585 0:
    p4: { name: tbl_dispatch_control585, hidden: true }
    hit: [  END ]
    miss:  END
    indirect: tbl_dispatch_control585$tind
  ternary_indirect tbl_dispatch_control585$tind:
    row: 0
    bus: 0
    format: { action: 0..0 }
    instruction: tbl_dispatch_control585$tind(action, $DEFAULT)
    actions:
      dispatch_control585(0, 1):
      - hit_allowed: { allowed: true }
      - default_action: { allowed: true, is_constant: true }
      - handle: 0x20000052
      - next_table: 0
      - set hdr.bth.psn, dispatch_egress_result_psn
    default_action: dispatch_control585


primitives: "a2a.prim.json"
dynhash: "a2a.dynhash.json"
