-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity genChain_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    control_bits_V_119 : IN STD_LOGIC_VECTOR (3 downto 0);
    p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    p_in_0_valid_read : IN STD_LOGIC;
    p_in_1_valid_read : IN STD_LOGIC;
    p_in_2_valid_read : IN STD_LOGIC;
    p_in_3_valid_read : IN STD_LOGIC;
    p_in_4_valid_read : IN STD_LOGIC;
    p_in_5_valid_read : IN STD_LOGIC;
    p_in_6_valid_read : IN STD_LOGIC;
    p_in_7_valid_read : IN STD_LOGIC;
    p_in_8_valid_read : IN STD_LOGIC;
    p_in_9_valid_read : IN STD_LOGIC;
    p_in_10_valid_read : IN STD_LOGIC;
    p_in_11_valid_read : IN STD_LOGIC;
    p_in_12_valid_read : IN STD_LOGIC;
    p_in_13_valid_read : IN STD_LOGIC;
    p_in_14_valid_read : IN STD_LOGIC;
    p_in_15_valid_read : IN STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of genChain_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_delayline_Ar_9_ce0 : STD_LOGIC;
    signal control_delayline_Ar_9_we0 : STD_LOGIC;
    signal control_delayline_Ar_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_57_ce0 : STD_LOGIC;
    signal control_delayline_Ar_57_we0 : STD_LOGIC;
    signal control_delayline_Ar_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_59_ce0 : STD_LOGIC;
    signal control_delayline_Ar_59_we0 : STD_LOGIC;
    signal control_delayline_Ar_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_60_ce0 : STD_LOGIC;
    signal control_delayline_Ar_60_we0 : STD_LOGIC;
    signal control_delayline_Ar_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in_15_valid_read9_reg_1232 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_15_valid_read9_reg_1232_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_14_valid_read9_reg_1241 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_14_valid_read9_reg_1241_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_13_valid_read9_reg_1250 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_13_valid_read9_reg_1250_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_12_valid_read9_reg_1259 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_12_valid_read9_reg_1259_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_11_valid_read9_reg_1268 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_11_valid_read9_reg_1268_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_10_valid_read_6_reg_1277 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_10_valid_read_6_reg_1277_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_9_valid_read_6_reg_1286 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_9_valid_read_6_reg_1286_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_8_valid_read_6_reg_1295 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_8_valid_read_6_reg_1295_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_7_valid_read_6_reg_1304 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_7_valid_read_6_reg_1304_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_6_valid_read_6_reg_1313 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_6_valid_read_6_reg_1313_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_5_valid_read85_reg_1322 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_5_valid_read85_reg_1322_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_4_valid_read84_reg_1331 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_4_valid_read84_reg_1331_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_3_valid_read83_reg_1340 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_3_valid_read83_reg_1340_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_2_valid_read82_reg_1349 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_2_valid_read82_reg_1349_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_1_valid_read81_reg_1358 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_1_valid_read81_reg_1358_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_0_valid_read_14_reg_1367 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_0_valid_read_14_reg_1367_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_15_sample_M_i_reg_1376 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_15_sample_M_i_reg_1376_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_14_sample_M_i_reg_1385 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_14_sample_M_i_reg_1385_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_13_sample_M_i_reg_1394 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_13_sample_M_i_reg_1394_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_12_sample_M_i_reg_1403 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_12_sample_M_i_reg_1403_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_11_sample_M_i_reg_1412 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_11_sample_M_i_reg_1412_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_10_sample_M_i_reg_1421 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_10_sample_M_i_reg_1421_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_9_sample_M_im_reg_1430 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_9_sample_M_im_reg_1430_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_8_sample_M_im_reg_1439 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_8_sample_M_im_reg_1439_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_7_sample_M_im_reg_1448 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_7_sample_M_im_reg_1448_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_6_sample_M_im_reg_1457 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_6_sample_M_im_reg_1457_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_5_sample_M_im_reg_1466 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_5_sample_M_im_reg_1466_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_4_sample_M_im_reg_1475 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_4_sample_M_im_reg_1475_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_3_sample_M_im_reg_1484 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_3_sample_M_im_reg_1484_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_2_sample_M_im_reg_1493 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_2_sample_M_im_reg_1493_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_1_sample_M_im_reg_1502 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_1_sample_M_im_reg_1502_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_0_sample_M_im_reg_1511 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_0_sample_M_im_reg_1511_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_15_sample_M_r_reg_1520 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_15_sample_M_r_reg_1520_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_14_sample_M_r_reg_1529 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_14_sample_M_r_reg_1529_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_13_sample_M_r_reg_1538 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_13_sample_M_r_reg_1538_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_12_sample_M_r_reg_1547 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_12_sample_M_r_reg_1547_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_11_sample_M_r_reg_1556 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_11_sample_M_r_reg_1556_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_10_sample_M_r_reg_1565 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_10_sample_M_r_reg_1565_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_9_sample_M_re_reg_1574 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_9_sample_M_re_reg_1574_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_8_sample_M_re_reg_1583 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_8_sample_M_re_reg_1583_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_7_sample_M_re_reg_1592 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_7_sample_M_re_reg_1592_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_6_sample_M_re_reg_1601 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_6_sample_M_re_reg_1601_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_5_sample_M_re_reg_1610 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_5_sample_M_re_reg_1610_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_4_sample_M_re_reg_1619 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_4_sample_M_re_reg_1619_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_3_sample_M_re_reg_1628 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_3_sample_M_re_reg_1628_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_2_sample_M_re_reg_1637 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_2_sample_M_re_reg_1637_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_1_sample_M_re_reg_1646 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_1_sample_M_re_reg_1646_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_0_sample_M_re_reg_1655 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_in_0_sample_M_re_reg_1655_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal control_bits_V_119_r_reg_1664 : STD_LOGIC_VECTOR (3 downto 0);
    signal control_bits_V_119_r_reg_1664_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_fu_533_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_reg_1671 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_reg_1671_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_10_fu_550_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_10_reg_1679 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_11_fu_568_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_11_reg_1686 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_out_1_sample_M_r_fu_572_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_r_reg_1694 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_r_reg_1694_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_r_reg_1694_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_r_reg_1694_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_r_reg_1694_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_i_fu_593_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_i_reg_1699 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_i_reg_1699_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_i_reg_1699_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_i_reg_1699_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_sample_M_i_reg_1699_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_1_valid_write_fu_614_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_1_valid_write_reg_1704 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_1_valid_write_reg_1704_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_1_valid_write_reg_1704_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_1_valid_write_reg_1704_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_1_valid_write_reg_1704_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_2_sample_M_r_fu_635_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_r_reg_1709 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_r_reg_1709_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_r_reg_1709_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_r_reg_1709_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_r_reg_1709_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_i_fu_656_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_i_reg_1714 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_i_reg_1714_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_i_reg_1714_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_i_reg_1714_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_sample_M_i_reg_1714_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_2_valid_write_fu_677_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_2_valid_write_reg_1719 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_2_valid_write_reg_1719_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_2_valid_write_reg_1719_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_2_valid_write_reg_1719_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_2_valid_write_reg_1719_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_3_sample_M_r_fu_698_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_r_reg_1724 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_r_reg_1724_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_r_reg_1724_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_r_reg_1724_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_r_reg_1724_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_i_fu_719_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_i_reg_1729 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_i_reg_1729_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_i_reg_1729_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_i_reg_1729_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_sample_M_i_reg_1729_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_3_valid_write_fu_740_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_3_valid_write_reg_1734 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_3_valid_write_reg_1734_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_3_valid_write_reg_1734_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_3_valid_write_reg_1734_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_3_valid_write_reg_1734_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_4_sample_M_r_fu_774_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_r_reg_1739 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_r_reg_1739_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_r_reg_1739_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_r_reg_1739_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_r_reg_1739_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_i_fu_795_p18 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_i_reg_1744 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_i_reg_1744_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_i_reg_1744_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_i_reg_1744_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_sample_M_i_reg_1744_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_out_4_valid_write_fu_816_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_4_valid_write_reg_1749 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_4_valid_write_reg_1749_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_4_valid_write_reg_1749_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_4_valid_write_reg_1749_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_4_valid_write_reg_1749_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_genChain_7_fu_446_ap_start : STD_LOGIC;
    signal grp_genChain_7_fu_446_ap_done : STD_LOGIC;
    signal grp_genChain_7_fu_446_ap_idle : STD_LOGIC;
    signal grp_genChain_7_fu_446_ap_ready : STD_LOGIC;
    signal grp_genChain_7_fu_446_ap_ce : STD_LOGIC;
    signal grp_genChain_7_fu_446_control_bits_V_127 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_genChain_7_fu_446_p_in_0_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_1_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_2_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_3_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_4_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_5_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_6_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_7_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_8_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_9_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_10_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_11_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_12_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_13_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_14_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_p_in_15_valid_read : STD_LOGIC;
    signal grp_genChain_7_fu_446_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_8 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_11 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_17 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_20 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_23 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_26 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_29 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_genChain_7_fu_446_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_genChain_7_fu_446_ap_return_32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call73 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call73 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call73 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call73 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call73 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call73 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call73 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call73 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp82 : BOOLEAN;
    signal grp_genChain_7_fu_446_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln66_fu_519_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_10_fu_537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_11_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_12_fu_761_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component genChain_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        control_bits_V_127 : IN STD_LOGIC_VECTOR (3 downto 0);
        p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_in_0_valid_read : IN STD_LOGIC;
        p_in_1_valid_read : IN STD_LOGIC;
        p_in_2_valid_read : IN STD_LOGIC;
        p_in_3_valid_read : IN STD_LOGIC;
        p_in_4_valid_read : IN STD_LOGIC;
        p_in_5_valid_read : IN STD_LOGIC;
        p_in_6_valid_read : IN STD_LOGIC;
        p_in_7_valid_read : IN STD_LOGIC;
        p_in_8_valid_read : IN STD_LOGIC;
        p_in_9_valid_read : IN STD_LOGIC;
        p_in_10_valid_read : IN STD_LOGIC;
        p_in_11_valid_read : IN STD_LOGIC;
        p_in_12_valid_read : IN STD_LOGIC;
        p_in_13_valid_read : IN STD_LOGIC;
        p_in_14_valid_read : IN STD_LOGIC;
        p_in_15_valid_read : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component fft_top_mux_164_11iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fft_top_mux_164_12iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component genChain_7_controcAy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    control_delayline_Ar_9_U : component genChain_7_controcAy
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_F,
        ce0 => control_delayline_Ar_9_ce0,
        we0 => control_delayline_Ar_9_we0,
        d0 => zext_ln66_fu_519_p1,
        q0 => control_delayline_Ar_9_q0);

    control_delayline_Ar_57_U : component genChain_7_controcAy
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_F,
        ce0 => control_delayline_Ar_57_ce0,
        we0 => control_delayline_Ar_57_we0,
        d0 => zext_ln66_10_fu_537_p1,
        q0 => control_delayline_Ar_57_q0);

    control_delayline_Ar_59_U : component genChain_7_controcAy
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_F,
        ce0 => control_delayline_Ar_59_ce0,
        we0 => control_delayline_Ar_59_we0,
        d0 => zext_ln66_11_fu_554_p1,
        q0 => control_delayline_Ar_59_q0);

    control_delayline_Ar_60_U : component genChain_7_controcAy
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv4_F,
        ce0 => control_delayline_Ar_60_ce0,
        we0 => control_delayline_Ar_60_we0,
        d0 => zext_ln66_12_fu_761_p1,
        q0 => control_delayline_Ar_60_q0);

    grp_genChain_7_fu_446 : component genChain_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_genChain_7_fu_446_ap_start,
        ap_done => grp_genChain_7_fu_446_ap_done,
        ap_idle => grp_genChain_7_fu_446_ap_idle,
        ap_ready => grp_genChain_7_fu_446_ap_ready,
        ap_ce => grp_genChain_7_fu_446_ap_ce,
        control_bits_V_127 => grp_genChain_7_fu_446_control_bits_V_127,
        p_in_0_sample_M_real_V_read => p_in_0_sample_M_re_reg_1655_pp0_iter1_reg,
        p_in_1_sample_M_real_V_read => p_in_1_sample_M_re_reg_1646_pp0_iter1_reg,
        p_in_2_sample_M_real_V_read => p_in_2_sample_M_re_reg_1637_pp0_iter1_reg,
        p_in_3_sample_M_real_V_read => p_in_3_sample_M_re_reg_1628_pp0_iter1_reg,
        p_in_4_sample_M_real_V_read => p_in_4_sample_M_re_reg_1619_pp0_iter1_reg,
        p_in_5_sample_M_real_V_read => p_in_5_sample_M_re_reg_1610_pp0_iter1_reg,
        p_in_6_sample_M_real_V_read => p_in_6_sample_M_re_reg_1601_pp0_iter1_reg,
        p_in_7_sample_M_real_V_read => p_in_7_sample_M_re_reg_1592_pp0_iter1_reg,
        p_in_8_sample_M_real_V_read => p_in_8_sample_M_re_reg_1583_pp0_iter1_reg,
        p_in_9_sample_M_real_V_read => p_in_9_sample_M_re_reg_1574_pp0_iter1_reg,
        p_in_10_sample_M_real_V_read => p_in_10_sample_M_r_reg_1565_pp0_iter1_reg,
        p_in_11_sample_M_real_V_read => p_in_11_sample_M_r_reg_1556_pp0_iter1_reg,
        p_in_12_sample_M_real_V_read => p_in_12_sample_M_r_reg_1547_pp0_iter1_reg,
        p_in_13_sample_M_real_V_read => p_in_13_sample_M_r_reg_1538_pp0_iter1_reg,
        p_in_14_sample_M_real_V_read => p_in_14_sample_M_r_reg_1529_pp0_iter1_reg,
        p_in_15_sample_M_real_V_read => p_in_15_sample_M_r_reg_1520_pp0_iter1_reg,
        p_in_0_sample_M_imag_V_read => p_in_0_sample_M_im_reg_1511_pp0_iter1_reg,
        p_in_1_sample_M_imag_V_read => p_in_1_sample_M_im_reg_1502_pp0_iter1_reg,
        p_in_2_sample_M_imag_V_read => p_in_2_sample_M_im_reg_1493_pp0_iter1_reg,
        p_in_3_sample_M_imag_V_read => p_in_3_sample_M_im_reg_1484_pp0_iter1_reg,
        p_in_4_sample_M_imag_V_read => p_in_4_sample_M_im_reg_1475_pp0_iter1_reg,
        p_in_5_sample_M_imag_V_read => p_in_5_sample_M_im_reg_1466_pp0_iter1_reg,
        p_in_6_sample_M_imag_V_read => p_in_6_sample_M_im_reg_1457_pp0_iter1_reg,
        p_in_7_sample_M_imag_V_read => p_in_7_sample_M_im_reg_1448_pp0_iter1_reg,
        p_in_8_sample_M_imag_V_read => p_in_8_sample_M_im_reg_1439_pp0_iter1_reg,
        p_in_9_sample_M_imag_V_read => p_in_9_sample_M_im_reg_1430_pp0_iter1_reg,
        p_in_10_sample_M_imag_V_read => p_in_10_sample_M_i_reg_1421_pp0_iter1_reg,
        p_in_11_sample_M_imag_V_read => p_in_11_sample_M_i_reg_1412_pp0_iter1_reg,
        p_in_12_sample_M_imag_V_read => p_in_12_sample_M_i_reg_1403_pp0_iter1_reg,
        p_in_13_sample_M_imag_V_read => p_in_13_sample_M_i_reg_1394_pp0_iter1_reg,
        p_in_14_sample_M_imag_V_read => p_in_14_sample_M_i_reg_1385_pp0_iter1_reg,
        p_in_15_sample_M_imag_V_read => p_in_15_sample_M_i_reg_1376_pp0_iter1_reg,
        p_in_0_valid_read => grp_genChain_7_fu_446_p_in_0_valid_read,
        p_in_1_valid_read => grp_genChain_7_fu_446_p_in_1_valid_read,
        p_in_2_valid_read => grp_genChain_7_fu_446_p_in_2_valid_read,
        p_in_3_valid_read => grp_genChain_7_fu_446_p_in_3_valid_read,
        p_in_4_valid_read => grp_genChain_7_fu_446_p_in_4_valid_read,
        p_in_5_valid_read => grp_genChain_7_fu_446_p_in_5_valid_read,
        p_in_6_valid_read => grp_genChain_7_fu_446_p_in_6_valid_read,
        p_in_7_valid_read => grp_genChain_7_fu_446_p_in_7_valid_read,
        p_in_8_valid_read => grp_genChain_7_fu_446_p_in_8_valid_read,
        p_in_9_valid_read => grp_genChain_7_fu_446_p_in_9_valid_read,
        p_in_10_valid_read => grp_genChain_7_fu_446_p_in_10_valid_read,
        p_in_11_valid_read => grp_genChain_7_fu_446_p_in_11_valid_read,
        p_in_12_valid_read => grp_genChain_7_fu_446_p_in_12_valid_read,
        p_in_13_valid_read => grp_genChain_7_fu_446_p_in_13_valid_read,
        p_in_14_valid_read => grp_genChain_7_fu_446_p_in_14_valid_read,
        p_in_15_valid_read => grp_genChain_7_fu_446_p_in_15_valid_read,
        ap_return_0 => grp_genChain_7_fu_446_ap_return_0,
        ap_return_1 => grp_genChain_7_fu_446_ap_return_1,
        ap_return_2 => grp_genChain_7_fu_446_ap_return_2,
        ap_return_3 => grp_genChain_7_fu_446_ap_return_3,
        ap_return_4 => grp_genChain_7_fu_446_ap_return_4,
        ap_return_5 => grp_genChain_7_fu_446_ap_return_5,
        ap_return_6 => grp_genChain_7_fu_446_ap_return_6,
        ap_return_7 => grp_genChain_7_fu_446_ap_return_7,
        ap_return_8 => grp_genChain_7_fu_446_ap_return_8,
        ap_return_9 => grp_genChain_7_fu_446_ap_return_9,
        ap_return_10 => grp_genChain_7_fu_446_ap_return_10,
        ap_return_11 => grp_genChain_7_fu_446_ap_return_11,
        ap_return_12 => grp_genChain_7_fu_446_ap_return_12,
        ap_return_13 => grp_genChain_7_fu_446_ap_return_13,
        ap_return_14 => grp_genChain_7_fu_446_ap_return_14,
        ap_return_15 => grp_genChain_7_fu_446_ap_return_15,
        ap_return_16 => grp_genChain_7_fu_446_ap_return_16,
        ap_return_17 => grp_genChain_7_fu_446_ap_return_17,
        ap_return_18 => grp_genChain_7_fu_446_ap_return_18,
        ap_return_19 => grp_genChain_7_fu_446_ap_return_19,
        ap_return_20 => grp_genChain_7_fu_446_ap_return_20,
        ap_return_21 => grp_genChain_7_fu_446_ap_return_21,
        ap_return_22 => grp_genChain_7_fu_446_ap_return_22,
        ap_return_23 => grp_genChain_7_fu_446_ap_return_23,
        ap_return_24 => grp_genChain_7_fu_446_ap_return_24,
        ap_return_25 => grp_genChain_7_fu_446_ap_return_25,
        ap_return_26 => grp_genChain_7_fu_446_ap_return_26,
        ap_return_27 => grp_genChain_7_fu_446_ap_return_27,
        ap_return_28 => grp_genChain_7_fu_446_ap_return_28,
        ap_return_29 => grp_genChain_7_fu_446_ap_return_29,
        ap_return_30 => grp_genChain_7_fu_446_ap_return_30,
        ap_return_31 => grp_genChain_7_fu_446_ap_return_31,
        ap_return_32 => grp_genChain_7_fu_446_ap_return_32);

    fft_top_mux_164_11iI_U451 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_re_reg_1655_pp0_iter1_reg,
        din1 => p_in_1_sample_M_re_reg_1646_pp0_iter1_reg,
        din2 => p_in_2_sample_M_re_reg_1637_pp0_iter1_reg,
        din3 => p_in_3_sample_M_re_reg_1628_pp0_iter1_reg,
        din4 => p_in_4_sample_M_re_reg_1619_pp0_iter1_reg,
        din5 => p_in_5_sample_M_re_reg_1610_pp0_iter1_reg,
        din6 => p_in_6_sample_M_re_reg_1601_pp0_iter1_reg,
        din7 => p_in_7_sample_M_re_reg_1592_pp0_iter1_reg,
        din8 => p_in_8_sample_M_re_reg_1583_pp0_iter1_reg,
        din9 => p_in_9_sample_M_re_reg_1574_pp0_iter1_reg,
        din10 => p_in_10_sample_M_r_reg_1565_pp0_iter1_reg,
        din11 => p_in_11_sample_M_r_reg_1556_pp0_iter1_reg,
        din12 => p_in_12_sample_M_r_reg_1547_pp0_iter1_reg,
        din13 => p_in_13_sample_M_r_reg_1538_pp0_iter1_reg,
        din14 => p_in_14_sample_M_r_reg_1529_pp0_iter1_reg,
        din15 => p_in_15_sample_M_r_reg_1520_pp0_iter1_reg,
        din16 => control_bits_V_119_r_reg_1664_pp0_iter1_reg,
        dout => p_out_1_sample_M_r_fu_572_p18);

    fft_top_mux_164_11iI_U452 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_im_reg_1511_pp0_iter1_reg,
        din1 => p_in_1_sample_M_im_reg_1502_pp0_iter1_reg,
        din2 => p_in_2_sample_M_im_reg_1493_pp0_iter1_reg,
        din3 => p_in_3_sample_M_im_reg_1484_pp0_iter1_reg,
        din4 => p_in_4_sample_M_im_reg_1475_pp0_iter1_reg,
        din5 => p_in_5_sample_M_im_reg_1466_pp0_iter1_reg,
        din6 => p_in_6_sample_M_im_reg_1457_pp0_iter1_reg,
        din7 => p_in_7_sample_M_im_reg_1448_pp0_iter1_reg,
        din8 => p_in_8_sample_M_im_reg_1439_pp0_iter1_reg,
        din9 => p_in_9_sample_M_im_reg_1430_pp0_iter1_reg,
        din10 => p_in_10_sample_M_i_reg_1421_pp0_iter1_reg,
        din11 => p_in_11_sample_M_i_reg_1412_pp0_iter1_reg,
        din12 => p_in_12_sample_M_i_reg_1403_pp0_iter1_reg,
        din13 => p_in_13_sample_M_i_reg_1394_pp0_iter1_reg,
        din14 => p_in_14_sample_M_i_reg_1385_pp0_iter1_reg,
        din15 => p_in_15_sample_M_i_reg_1376_pp0_iter1_reg,
        din16 => control_bits_V_119_r_reg_1664_pp0_iter1_reg,
        dout => p_out_1_sample_M_i_fu_593_p18);

    fft_top_mux_164_12iS_U453 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_14_reg_1367_pp0_iter1_reg,
        din1 => p_in_1_valid_read81_reg_1358_pp0_iter1_reg,
        din2 => p_in_2_valid_read82_reg_1349_pp0_iter1_reg,
        din3 => p_in_3_valid_read83_reg_1340_pp0_iter1_reg,
        din4 => p_in_4_valid_read84_reg_1331_pp0_iter1_reg,
        din5 => p_in_5_valid_read85_reg_1322_pp0_iter1_reg,
        din6 => p_in_6_valid_read_6_reg_1313_pp0_iter1_reg,
        din7 => p_in_7_valid_read_6_reg_1304_pp0_iter1_reg,
        din8 => p_in_8_valid_read_6_reg_1295_pp0_iter1_reg,
        din9 => p_in_9_valid_read_6_reg_1286_pp0_iter1_reg,
        din10 => p_in_10_valid_read_6_reg_1277_pp0_iter1_reg,
        din11 => p_in_11_valid_read9_reg_1268_pp0_iter1_reg,
        din12 => p_in_12_valid_read9_reg_1259_pp0_iter1_reg,
        din13 => p_in_13_valid_read9_reg_1250_pp0_iter1_reg,
        din14 => p_in_14_valid_read9_reg_1241_pp0_iter1_reg,
        din15 => p_in_15_valid_read9_reg_1232_pp0_iter1_reg,
        din16 => control_bits_V_119_r_reg_1664_pp0_iter1_reg,
        dout => p_out_1_valid_write_fu_614_p18);

    fft_top_mux_164_11iI_U454 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_re_reg_1655_pp0_iter1_reg,
        din1 => p_in_1_sample_M_re_reg_1646_pp0_iter1_reg,
        din2 => p_in_2_sample_M_re_reg_1637_pp0_iter1_reg,
        din3 => p_in_3_sample_M_re_reg_1628_pp0_iter1_reg,
        din4 => p_in_4_sample_M_re_reg_1619_pp0_iter1_reg,
        din5 => p_in_5_sample_M_re_reg_1610_pp0_iter1_reg,
        din6 => p_in_6_sample_M_re_reg_1601_pp0_iter1_reg,
        din7 => p_in_7_sample_M_re_reg_1592_pp0_iter1_reg,
        din8 => p_in_8_sample_M_re_reg_1583_pp0_iter1_reg,
        din9 => p_in_9_sample_M_re_reg_1574_pp0_iter1_reg,
        din10 => p_in_10_sample_M_r_reg_1565_pp0_iter1_reg,
        din11 => p_in_11_sample_M_r_reg_1556_pp0_iter1_reg,
        din12 => p_in_12_sample_M_r_reg_1547_pp0_iter1_reg,
        din13 => p_in_13_sample_M_r_reg_1538_pp0_iter1_reg,
        din14 => p_in_14_sample_M_r_reg_1529_pp0_iter1_reg,
        din15 => p_in_15_sample_M_r_reg_1520_pp0_iter1_reg,
        din16 => trunc_ln302_reg_1671_pp0_iter1_reg,
        dout => p_out_2_sample_M_r_fu_635_p18);

    fft_top_mux_164_11iI_U455 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_im_reg_1511_pp0_iter1_reg,
        din1 => p_in_1_sample_M_im_reg_1502_pp0_iter1_reg,
        din2 => p_in_2_sample_M_im_reg_1493_pp0_iter1_reg,
        din3 => p_in_3_sample_M_im_reg_1484_pp0_iter1_reg,
        din4 => p_in_4_sample_M_im_reg_1475_pp0_iter1_reg,
        din5 => p_in_5_sample_M_im_reg_1466_pp0_iter1_reg,
        din6 => p_in_6_sample_M_im_reg_1457_pp0_iter1_reg,
        din7 => p_in_7_sample_M_im_reg_1448_pp0_iter1_reg,
        din8 => p_in_8_sample_M_im_reg_1439_pp0_iter1_reg,
        din9 => p_in_9_sample_M_im_reg_1430_pp0_iter1_reg,
        din10 => p_in_10_sample_M_i_reg_1421_pp0_iter1_reg,
        din11 => p_in_11_sample_M_i_reg_1412_pp0_iter1_reg,
        din12 => p_in_12_sample_M_i_reg_1403_pp0_iter1_reg,
        din13 => p_in_13_sample_M_i_reg_1394_pp0_iter1_reg,
        din14 => p_in_14_sample_M_i_reg_1385_pp0_iter1_reg,
        din15 => p_in_15_sample_M_i_reg_1376_pp0_iter1_reg,
        din16 => trunc_ln302_reg_1671_pp0_iter1_reg,
        dout => p_out_2_sample_M_i_fu_656_p18);

    fft_top_mux_164_12iS_U456 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_14_reg_1367_pp0_iter1_reg,
        din1 => p_in_1_valid_read81_reg_1358_pp0_iter1_reg,
        din2 => p_in_2_valid_read82_reg_1349_pp0_iter1_reg,
        din3 => p_in_3_valid_read83_reg_1340_pp0_iter1_reg,
        din4 => p_in_4_valid_read84_reg_1331_pp0_iter1_reg,
        din5 => p_in_5_valid_read85_reg_1322_pp0_iter1_reg,
        din6 => p_in_6_valid_read_6_reg_1313_pp0_iter1_reg,
        din7 => p_in_7_valid_read_6_reg_1304_pp0_iter1_reg,
        din8 => p_in_8_valid_read_6_reg_1295_pp0_iter1_reg,
        din9 => p_in_9_valid_read_6_reg_1286_pp0_iter1_reg,
        din10 => p_in_10_valid_read_6_reg_1277_pp0_iter1_reg,
        din11 => p_in_11_valid_read9_reg_1268_pp0_iter1_reg,
        din12 => p_in_12_valid_read9_reg_1259_pp0_iter1_reg,
        din13 => p_in_13_valid_read9_reg_1250_pp0_iter1_reg,
        din14 => p_in_14_valid_read9_reg_1241_pp0_iter1_reg,
        din15 => p_in_15_valid_read9_reg_1232_pp0_iter1_reg,
        din16 => trunc_ln302_reg_1671_pp0_iter1_reg,
        dout => p_out_2_valid_write_fu_677_p18);

    fft_top_mux_164_11iI_U457 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_re_reg_1655_pp0_iter1_reg,
        din1 => p_in_1_sample_M_re_reg_1646_pp0_iter1_reg,
        din2 => p_in_2_sample_M_re_reg_1637_pp0_iter1_reg,
        din3 => p_in_3_sample_M_re_reg_1628_pp0_iter1_reg,
        din4 => p_in_4_sample_M_re_reg_1619_pp0_iter1_reg,
        din5 => p_in_5_sample_M_re_reg_1610_pp0_iter1_reg,
        din6 => p_in_6_sample_M_re_reg_1601_pp0_iter1_reg,
        din7 => p_in_7_sample_M_re_reg_1592_pp0_iter1_reg,
        din8 => p_in_8_sample_M_re_reg_1583_pp0_iter1_reg,
        din9 => p_in_9_sample_M_re_reg_1574_pp0_iter1_reg,
        din10 => p_in_10_sample_M_r_reg_1565_pp0_iter1_reg,
        din11 => p_in_11_sample_M_r_reg_1556_pp0_iter1_reg,
        din12 => p_in_12_sample_M_r_reg_1547_pp0_iter1_reg,
        din13 => p_in_13_sample_M_r_reg_1538_pp0_iter1_reg,
        din14 => p_in_14_sample_M_r_reg_1529_pp0_iter1_reg,
        din15 => p_in_15_sample_M_r_reg_1520_pp0_iter1_reg,
        din16 => trunc_ln302_10_reg_1679,
        dout => p_out_3_sample_M_r_fu_698_p18);

    fft_top_mux_164_11iI_U458 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_im_reg_1511_pp0_iter1_reg,
        din1 => p_in_1_sample_M_im_reg_1502_pp0_iter1_reg,
        din2 => p_in_2_sample_M_im_reg_1493_pp0_iter1_reg,
        din3 => p_in_3_sample_M_im_reg_1484_pp0_iter1_reg,
        din4 => p_in_4_sample_M_im_reg_1475_pp0_iter1_reg,
        din5 => p_in_5_sample_M_im_reg_1466_pp0_iter1_reg,
        din6 => p_in_6_sample_M_im_reg_1457_pp0_iter1_reg,
        din7 => p_in_7_sample_M_im_reg_1448_pp0_iter1_reg,
        din8 => p_in_8_sample_M_im_reg_1439_pp0_iter1_reg,
        din9 => p_in_9_sample_M_im_reg_1430_pp0_iter1_reg,
        din10 => p_in_10_sample_M_i_reg_1421_pp0_iter1_reg,
        din11 => p_in_11_sample_M_i_reg_1412_pp0_iter1_reg,
        din12 => p_in_12_sample_M_i_reg_1403_pp0_iter1_reg,
        din13 => p_in_13_sample_M_i_reg_1394_pp0_iter1_reg,
        din14 => p_in_14_sample_M_i_reg_1385_pp0_iter1_reg,
        din15 => p_in_15_sample_M_i_reg_1376_pp0_iter1_reg,
        din16 => trunc_ln302_10_reg_1679,
        dout => p_out_3_sample_M_i_fu_719_p18);

    fft_top_mux_164_12iS_U459 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_14_reg_1367_pp0_iter1_reg,
        din1 => p_in_1_valid_read81_reg_1358_pp0_iter1_reg,
        din2 => p_in_2_valid_read82_reg_1349_pp0_iter1_reg,
        din3 => p_in_3_valid_read83_reg_1340_pp0_iter1_reg,
        din4 => p_in_4_valid_read84_reg_1331_pp0_iter1_reg,
        din5 => p_in_5_valid_read85_reg_1322_pp0_iter1_reg,
        din6 => p_in_6_valid_read_6_reg_1313_pp0_iter1_reg,
        din7 => p_in_7_valid_read_6_reg_1304_pp0_iter1_reg,
        din8 => p_in_8_valid_read_6_reg_1295_pp0_iter1_reg,
        din9 => p_in_9_valid_read_6_reg_1286_pp0_iter1_reg,
        din10 => p_in_10_valid_read_6_reg_1277_pp0_iter1_reg,
        din11 => p_in_11_valid_read9_reg_1268_pp0_iter1_reg,
        din12 => p_in_12_valid_read9_reg_1259_pp0_iter1_reg,
        din13 => p_in_13_valid_read9_reg_1250_pp0_iter1_reg,
        din14 => p_in_14_valid_read9_reg_1241_pp0_iter1_reg,
        din15 => p_in_15_valid_read9_reg_1232_pp0_iter1_reg,
        din16 => trunc_ln302_10_reg_1679,
        dout => p_out_3_valid_write_fu_740_p18);

    fft_top_mux_164_11iI_U460 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_re_reg_1655_pp0_iter1_reg,
        din1 => p_in_1_sample_M_re_reg_1646_pp0_iter1_reg,
        din2 => p_in_2_sample_M_re_reg_1637_pp0_iter1_reg,
        din3 => p_in_3_sample_M_re_reg_1628_pp0_iter1_reg,
        din4 => p_in_4_sample_M_re_reg_1619_pp0_iter1_reg,
        din5 => p_in_5_sample_M_re_reg_1610_pp0_iter1_reg,
        din6 => p_in_6_sample_M_re_reg_1601_pp0_iter1_reg,
        din7 => p_in_7_sample_M_re_reg_1592_pp0_iter1_reg,
        din8 => p_in_8_sample_M_re_reg_1583_pp0_iter1_reg,
        din9 => p_in_9_sample_M_re_reg_1574_pp0_iter1_reg,
        din10 => p_in_10_sample_M_r_reg_1565_pp0_iter1_reg,
        din11 => p_in_11_sample_M_r_reg_1556_pp0_iter1_reg,
        din12 => p_in_12_sample_M_r_reg_1547_pp0_iter1_reg,
        din13 => p_in_13_sample_M_r_reg_1538_pp0_iter1_reg,
        din14 => p_in_14_sample_M_r_reg_1529_pp0_iter1_reg,
        din15 => p_in_15_sample_M_r_reg_1520_pp0_iter1_reg,
        din16 => trunc_ln302_11_reg_1686,
        dout => p_out_4_sample_M_r_fu_774_p18);

    fft_top_mux_164_11iI_U461 : component fft_top_mux_164_11iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => p_in_0_sample_M_im_reg_1511_pp0_iter1_reg,
        din1 => p_in_1_sample_M_im_reg_1502_pp0_iter1_reg,
        din2 => p_in_2_sample_M_im_reg_1493_pp0_iter1_reg,
        din3 => p_in_3_sample_M_im_reg_1484_pp0_iter1_reg,
        din4 => p_in_4_sample_M_im_reg_1475_pp0_iter1_reg,
        din5 => p_in_5_sample_M_im_reg_1466_pp0_iter1_reg,
        din6 => p_in_6_sample_M_im_reg_1457_pp0_iter1_reg,
        din7 => p_in_7_sample_M_im_reg_1448_pp0_iter1_reg,
        din8 => p_in_8_sample_M_im_reg_1439_pp0_iter1_reg,
        din9 => p_in_9_sample_M_im_reg_1430_pp0_iter1_reg,
        din10 => p_in_10_sample_M_i_reg_1421_pp0_iter1_reg,
        din11 => p_in_11_sample_M_i_reg_1412_pp0_iter1_reg,
        din12 => p_in_12_sample_M_i_reg_1403_pp0_iter1_reg,
        din13 => p_in_13_sample_M_i_reg_1394_pp0_iter1_reg,
        din14 => p_in_14_sample_M_i_reg_1385_pp0_iter1_reg,
        din15 => p_in_15_sample_M_i_reg_1376_pp0_iter1_reg,
        din16 => trunc_ln302_11_reg_1686,
        dout => p_out_4_sample_M_i_fu_795_p18);

    fft_top_mux_164_12iS_U462 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_14_reg_1367_pp0_iter1_reg,
        din1 => p_in_1_valid_read81_reg_1358_pp0_iter1_reg,
        din2 => p_in_2_valid_read82_reg_1349_pp0_iter1_reg,
        din3 => p_in_3_valid_read83_reg_1340_pp0_iter1_reg,
        din4 => p_in_4_valid_read84_reg_1331_pp0_iter1_reg,
        din5 => p_in_5_valid_read85_reg_1322_pp0_iter1_reg,
        din6 => p_in_6_valid_read_6_reg_1313_pp0_iter1_reg,
        din7 => p_in_7_valid_read_6_reg_1304_pp0_iter1_reg,
        din8 => p_in_8_valid_read_6_reg_1295_pp0_iter1_reg,
        din9 => p_in_9_valid_read_6_reg_1286_pp0_iter1_reg,
        din10 => p_in_10_valid_read_6_reg_1277_pp0_iter1_reg,
        din11 => p_in_11_valid_read9_reg_1268_pp0_iter1_reg,
        din12 => p_in_12_valid_read9_reg_1259_pp0_iter1_reg,
        din13 => p_in_13_valid_read9_reg_1250_pp0_iter1_reg,
        din14 => p_in_14_valid_read9_reg_1241_pp0_iter1_reg,
        din15 => p_in_15_valid_read9_reg_1232_pp0_iter1_reg,
        din16 => trunc_ln302_11_reg_1686,
        dout => p_out_4_valid_write_fu_816_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    grp_genChain_7_fu_446_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_genChain_7_fu_446_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    grp_genChain_7_fu_446_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_genChain_7_fu_446_ap_ready = ap_const_logic_1)) then 
                    grp_genChain_7_fu_446_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits_V_119_r_reg_1664 <= control_bits_V_119;
                control_bits_V_119_r_reg_1664_pp0_iter1_reg <= control_bits_V_119_r_reg_1664;
                p_in_0_sample_M_im_reg_1511 <= p_in_0_sample_M_imag_V_read;
                p_in_0_sample_M_im_reg_1511_pp0_iter1_reg <= p_in_0_sample_M_im_reg_1511;
                p_in_0_sample_M_re_reg_1655 <= p_in_0_sample_M_real_V_read;
                p_in_0_sample_M_re_reg_1655_pp0_iter1_reg <= p_in_0_sample_M_re_reg_1655;
                p_in_0_valid_read_14_reg_1367 <= (0=>p_in_0_valid_read, others=>'-');
                p_in_0_valid_read_14_reg_1367_pp0_iter1_reg <= p_in_0_valid_read_14_reg_1367;
                p_in_10_sample_M_i_reg_1421 <= p_in_10_sample_M_imag_V_read;
                p_in_10_sample_M_i_reg_1421_pp0_iter1_reg <= p_in_10_sample_M_i_reg_1421;
                p_in_10_sample_M_r_reg_1565 <= p_in_10_sample_M_real_V_read;
                p_in_10_sample_M_r_reg_1565_pp0_iter1_reg <= p_in_10_sample_M_r_reg_1565;
                p_in_10_valid_read_6_reg_1277 <= (0=>p_in_10_valid_read, others=>'-');
                p_in_10_valid_read_6_reg_1277_pp0_iter1_reg <= p_in_10_valid_read_6_reg_1277;
                p_in_11_sample_M_i_reg_1412 <= p_in_11_sample_M_imag_V_read;
                p_in_11_sample_M_i_reg_1412_pp0_iter1_reg <= p_in_11_sample_M_i_reg_1412;
                p_in_11_sample_M_r_reg_1556 <= p_in_11_sample_M_real_V_read;
                p_in_11_sample_M_r_reg_1556_pp0_iter1_reg <= p_in_11_sample_M_r_reg_1556;
                p_in_11_valid_read9_reg_1268 <= (0=>p_in_11_valid_read, others=>'-');
                p_in_11_valid_read9_reg_1268_pp0_iter1_reg <= p_in_11_valid_read9_reg_1268;
                p_in_12_sample_M_i_reg_1403 <= p_in_12_sample_M_imag_V_read;
                p_in_12_sample_M_i_reg_1403_pp0_iter1_reg <= p_in_12_sample_M_i_reg_1403;
                p_in_12_sample_M_r_reg_1547 <= p_in_12_sample_M_real_V_read;
                p_in_12_sample_M_r_reg_1547_pp0_iter1_reg <= p_in_12_sample_M_r_reg_1547;
                p_in_12_valid_read9_reg_1259 <= (0=>p_in_12_valid_read, others=>'-');
                p_in_12_valid_read9_reg_1259_pp0_iter1_reg <= p_in_12_valid_read9_reg_1259;
                p_in_13_sample_M_i_reg_1394 <= p_in_13_sample_M_imag_V_read;
                p_in_13_sample_M_i_reg_1394_pp0_iter1_reg <= p_in_13_sample_M_i_reg_1394;
                p_in_13_sample_M_r_reg_1538 <= p_in_13_sample_M_real_V_read;
                p_in_13_sample_M_r_reg_1538_pp0_iter1_reg <= p_in_13_sample_M_r_reg_1538;
                p_in_13_valid_read9_reg_1250 <= (0=>p_in_13_valid_read, others=>'-');
                p_in_13_valid_read9_reg_1250_pp0_iter1_reg <= p_in_13_valid_read9_reg_1250;
                p_in_14_sample_M_i_reg_1385 <= p_in_14_sample_M_imag_V_read;
                p_in_14_sample_M_i_reg_1385_pp0_iter1_reg <= p_in_14_sample_M_i_reg_1385;
                p_in_14_sample_M_r_reg_1529 <= p_in_14_sample_M_real_V_read;
                p_in_14_sample_M_r_reg_1529_pp0_iter1_reg <= p_in_14_sample_M_r_reg_1529;
                p_in_14_valid_read9_reg_1241 <= (0=>p_in_14_valid_read, others=>'-');
                p_in_14_valid_read9_reg_1241_pp0_iter1_reg <= p_in_14_valid_read9_reg_1241;
                p_in_15_sample_M_i_reg_1376 <= p_in_15_sample_M_imag_V_read;
                p_in_15_sample_M_i_reg_1376_pp0_iter1_reg <= p_in_15_sample_M_i_reg_1376;
                p_in_15_sample_M_r_reg_1520 <= p_in_15_sample_M_real_V_read;
                p_in_15_sample_M_r_reg_1520_pp0_iter1_reg <= p_in_15_sample_M_r_reg_1520;
                p_in_15_valid_read9_reg_1232 <= (0=>p_in_15_valid_read, others=>'-');
                p_in_15_valid_read9_reg_1232_pp0_iter1_reg <= p_in_15_valid_read9_reg_1232;
                p_in_1_sample_M_im_reg_1502 <= p_in_1_sample_M_imag_V_read;
                p_in_1_sample_M_im_reg_1502_pp0_iter1_reg <= p_in_1_sample_M_im_reg_1502;
                p_in_1_sample_M_re_reg_1646 <= p_in_1_sample_M_real_V_read;
                p_in_1_sample_M_re_reg_1646_pp0_iter1_reg <= p_in_1_sample_M_re_reg_1646;
                p_in_1_valid_read81_reg_1358 <= (0=>p_in_1_valid_read, others=>'-');
                p_in_1_valid_read81_reg_1358_pp0_iter1_reg <= p_in_1_valid_read81_reg_1358;
                p_in_2_sample_M_im_reg_1493 <= p_in_2_sample_M_imag_V_read;
                p_in_2_sample_M_im_reg_1493_pp0_iter1_reg <= p_in_2_sample_M_im_reg_1493;
                p_in_2_sample_M_re_reg_1637 <= p_in_2_sample_M_real_V_read;
                p_in_2_sample_M_re_reg_1637_pp0_iter1_reg <= p_in_2_sample_M_re_reg_1637;
                p_in_2_valid_read82_reg_1349 <= (0=>p_in_2_valid_read, others=>'-');
                p_in_2_valid_read82_reg_1349_pp0_iter1_reg <= p_in_2_valid_read82_reg_1349;
                p_in_3_sample_M_im_reg_1484 <= p_in_3_sample_M_imag_V_read;
                p_in_3_sample_M_im_reg_1484_pp0_iter1_reg <= p_in_3_sample_M_im_reg_1484;
                p_in_3_sample_M_re_reg_1628 <= p_in_3_sample_M_real_V_read;
                p_in_3_sample_M_re_reg_1628_pp0_iter1_reg <= p_in_3_sample_M_re_reg_1628;
                p_in_3_valid_read83_reg_1340 <= (0=>p_in_3_valid_read, others=>'-');
                p_in_3_valid_read83_reg_1340_pp0_iter1_reg <= p_in_3_valid_read83_reg_1340;
                p_in_4_sample_M_im_reg_1475 <= p_in_4_sample_M_imag_V_read;
                p_in_4_sample_M_im_reg_1475_pp0_iter1_reg <= p_in_4_sample_M_im_reg_1475;
                p_in_4_sample_M_re_reg_1619 <= p_in_4_sample_M_real_V_read;
                p_in_4_sample_M_re_reg_1619_pp0_iter1_reg <= p_in_4_sample_M_re_reg_1619;
                p_in_4_valid_read84_reg_1331 <= (0=>p_in_4_valid_read, others=>'-');
                p_in_4_valid_read84_reg_1331_pp0_iter1_reg <= p_in_4_valid_read84_reg_1331;
                p_in_5_sample_M_im_reg_1466 <= p_in_5_sample_M_imag_V_read;
                p_in_5_sample_M_im_reg_1466_pp0_iter1_reg <= p_in_5_sample_M_im_reg_1466;
                p_in_5_sample_M_re_reg_1610 <= p_in_5_sample_M_real_V_read;
                p_in_5_sample_M_re_reg_1610_pp0_iter1_reg <= p_in_5_sample_M_re_reg_1610;
                p_in_5_valid_read85_reg_1322 <= (0=>p_in_5_valid_read, others=>'-');
                p_in_5_valid_read85_reg_1322_pp0_iter1_reg <= p_in_5_valid_read85_reg_1322;
                p_in_6_sample_M_im_reg_1457 <= p_in_6_sample_M_imag_V_read;
                p_in_6_sample_M_im_reg_1457_pp0_iter1_reg <= p_in_6_sample_M_im_reg_1457;
                p_in_6_sample_M_re_reg_1601 <= p_in_6_sample_M_real_V_read;
                p_in_6_sample_M_re_reg_1601_pp0_iter1_reg <= p_in_6_sample_M_re_reg_1601;
                p_in_6_valid_read_6_reg_1313 <= (0=>p_in_6_valid_read, others=>'-');
                p_in_6_valid_read_6_reg_1313_pp0_iter1_reg <= p_in_6_valid_read_6_reg_1313;
                p_in_7_sample_M_im_reg_1448 <= p_in_7_sample_M_imag_V_read;
                p_in_7_sample_M_im_reg_1448_pp0_iter1_reg <= p_in_7_sample_M_im_reg_1448;
                p_in_7_sample_M_re_reg_1592 <= p_in_7_sample_M_real_V_read;
                p_in_7_sample_M_re_reg_1592_pp0_iter1_reg <= p_in_7_sample_M_re_reg_1592;
                p_in_7_valid_read_6_reg_1304 <= (0=>p_in_7_valid_read, others=>'-');
                p_in_7_valid_read_6_reg_1304_pp0_iter1_reg <= p_in_7_valid_read_6_reg_1304;
                p_in_8_sample_M_im_reg_1439 <= p_in_8_sample_M_imag_V_read;
                p_in_8_sample_M_im_reg_1439_pp0_iter1_reg <= p_in_8_sample_M_im_reg_1439;
                p_in_8_sample_M_re_reg_1583 <= p_in_8_sample_M_real_V_read;
                p_in_8_sample_M_re_reg_1583_pp0_iter1_reg <= p_in_8_sample_M_re_reg_1583;
                p_in_8_valid_read_6_reg_1295 <= (0=>p_in_8_valid_read, others=>'-');
                p_in_8_valid_read_6_reg_1295_pp0_iter1_reg <= p_in_8_valid_read_6_reg_1295;
                p_in_9_sample_M_im_reg_1430 <= p_in_9_sample_M_imag_V_read;
                p_in_9_sample_M_im_reg_1430_pp0_iter1_reg <= p_in_9_sample_M_im_reg_1430;
                p_in_9_sample_M_re_reg_1574 <= p_in_9_sample_M_real_V_read;
                p_in_9_sample_M_re_reg_1574_pp0_iter1_reg <= p_in_9_sample_M_re_reg_1574;
                p_in_9_valid_read_6_reg_1286 <= (0=>p_in_9_valid_read, others=>'-');
                p_in_9_valid_read_6_reg_1286_pp0_iter1_reg <= p_in_9_valid_read_6_reg_1286;
                trunc_ln302_10_reg_1679 <= trunc_ln302_10_fu_550_p1;
                trunc_ln302_11_reg_1686 <= trunc_ln302_11_fu_568_p1;
                trunc_ln302_reg_1671 <= trunc_ln302_fu_533_p1;
                trunc_ln302_reg_1671_pp0_iter1_reg <= trunc_ln302_reg_1671;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_out_1_sample_M_i_reg_1699 <= p_out_1_sample_M_i_fu_593_p18;
                p_out_1_sample_M_i_reg_1699_pp0_iter3_reg <= p_out_1_sample_M_i_reg_1699;
                p_out_1_sample_M_i_reg_1699_pp0_iter4_reg <= p_out_1_sample_M_i_reg_1699_pp0_iter3_reg;
                p_out_1_sample_M_i_reg_1699_pp0_iter5_reg <= p_out_1_sample_M_i_reg_1699_pp0_iter4_reg;
                p_out_1_sample_M_i_reg_1699_pp0_iter6_reg <= p_out_1_sample_M_i_reg_1699_pp0_iter5_reg;
                p_out_1_sample_M_r_reg_1694 <= p_out_1_sample_M_r_fu_572_p18;
                p_out_1_sample_M_r_reg_1694_pp0_iter3_reg <= p_out_1_sample_M_r_reg_1694;
                p_out_1_sample_M_r_reg_1694_pp0_iter4_reg <= p_out_1_sample_M_r_reg_1694_pp0_iter3_reg;
                p_out_1_sample_M_r_reg_1694_pp0_iter5_reg <= p_out_1_sample_M_r_reg_1694_pp0_iter4_reg;
                p_out_1_sample_M_r_reg_1694_pp0_iter6_reg <= p_out_1_sample_M_r_reg_1694_pp0_iter5_reg;
                p_out_1_valid_write_reg_1704 <= p_out_1_valid_write_fu_614_p18;
                p_out_1_valid_write_reg_1704_pp0_iter3_reg <= p_out_1_valid_write_reg_1704;
                p_out_1_valid_write_reg_1704_pp0_iter4_reg <= p_out_1_valid_write_reg_1704_pp0_iter3_reg;
                p_out_1_valid_write_reg_1704_pp0_iter5_reg <= p_out_1_valid_write_reg_1704_pp0_iter4_reg;
                p_out_1_valid_write_reg_1704_pp0_iter6_reg <= p_out_1_valid_write_reg_1704_pp0_iter5_reg;
                p_out_2_sample_M_i_reg_1714 <= p_out_2_sample_M_i_fu_656_p18;
                p_out_2_sample_M_i_reg_1714_pp0_iter3_reg <= p_out_2_sample_M_i_reg_1714;
                p_out_2_sample_M_i_reg_1714_pp0_iter4_reg <= p_out_2_sample_M_i_reg_1714_pp0_iter3_reg;
                p_out_2_sample_M_i_reg_1714_pp0_iter5_reg <= p_out_2_sample_M_i_reg_1714_pp0_iter4_reg;
                p_out_2_sample_M_i_reg_1714_pp0_iter6_reg <= p_out_2_sample_M_i_reg_1714_pp0_iter5_reg;
                p_out_2_sample_M_r_reg_1709 <= p_out_2_sample_M_r_fu_635_p18;
                p_out_2_sample_M_r_reg_1709_pp0_iter3_reg <= p_out_2_sample_M_r_reg_1709;
                p_out_2_sample_M_r_reg_1709_pp0_iter4_reg <= p_out_2_sample_M_r_reg_1709_pp0_iter3_reg;
                p_out_2_sample_M_r_reg_1709_pp0_iter5_reg <= p_out_2_sample_M_r_reg_1709_pp0_iter4_reg;
                p_out_2_sample_M_r_reg_1709_pp0_iter6_reg <= p_out_2_sample_M_r_reg_1709_pp0_iter5_reg;
                p_out_2_valid_write_reg_1719 <= p_out_2_valid_write_fu_677_p18;
                p_out_2_valid_write_reg_1719_pp0_iter3_reg <= p_out_2_valid_write_reg_1719;
                p_out_2_valid_write_reg_1719_pp0_iter4_reg <= p_out_2_valid_write_reg_1719_pp0_iter3_reg;
                p_out_2_valid_write_reg_1719_pp0_iter5_reg <= p_out_2_valid_write_reg_1719_pp0_iter4_reg;
                p_out_2_valid_write_reg_1719_pp0_iter6_reg <= p_out_2_valid_write_reg_1719_pp0_iter5_reg;
                p_out_3_sample_M_i_reg_1729 <= p_out_3_sample_M_i_fu_719_p18;
                p_out_3_sample_M_i_reg_1729_pp0_iter3_reg <= p_out_3_sample_M_i_reg_1729;
                p_out_3_sample_M_i_reg_1729_pp0_iter4_reg <= p_out_3_sample_M_i_reg_1729_pp0_iter3_reg;
                p_out_3_sample_M_i_reg_1729_pp0_iter5_reg <= p_out_3_sample_M_i_reg_1729_pp0_iter4_reg;
                p_out_3_sample_M_i_reg_1729_pp0_iter6_reg <= p_out_3_sample_M_i_reg_1729_pp0_iter5_reg;
                p_out_3_sample_M_r_reg_1724 <= p_out_3_sample_M_r_fu_698_p18;
                p_out_3_sample_M_r_reg_1724_pp0_iter3_reg <= p_out_3_sample_M_r_reg_1724;
                p_out_3_sample_M_r_reg_1724_pp0_iter4_reg <= p_out_3_sample_M_r_reg_1724_pp0_iter3_reg;
                p_out_3_sample_M_r_reg_1724_pp0_iter5_reg <= p_out_3_sample_M_r_reg_1724_pp0_iter4_reg;
                p_out_3_sample_M_r_reg_1724_pp0_iter6_reg <= p_out_3_sample_M_r_reg_1724_pp0_iter5_reg;
                p_out_3_valid_write_reg_1734 <= p_out_3_valid_write_fu_740_p18;
                p_out_3_valid_write_reg_1734_pp0_iter3_reg <= p_out_3_valid_write_reg_1734;
                p_out_3_valid_write_reg_1734_pp0_iter4_reg <= p_out_3_valid_write_reg_1734_pp0_iter3_reg;
                p_out_3_valid_write_reg_1734_pp0_iter5_reg <= p_out_3_valid_write_reg_1734_pp0_iter4_reg;
                p_out_3_valid_write_reg_1734_pp0_iter6_reg <= p_out_3_valid_write_reg_1734_pp0_iter5_reg;
                p_out_4_sample_M_i_reg_1744 <= p_out_4_sample_M_i_fu_795_p18;
                p_out_4_sample_M_i_reg_1744_pp0_iter3_reg <= p_out_4_sample_M_i_reg_1744;
                p_out_4_sample_M_i_reg_1744_pp0_iter4_reg <= p_out_4_sample_M_i_reg_1744_pp0_iter3_reg;
                p_out_4_sample_M_i_reg_1744_pp0_iter5_reg <= p_out_4_sample_M_i_reg_1744_pp0_iter4_reg;
                p_out_4_sample_M_i_reg_1744_pp0_iter6_reg <= p_out_4_sample_M_i_reg_1744_pp0_iter5_reg;
                p_out_4_sample_M_r_reg_1739 <= p_out_4_sample_M_r_fu_774_p18;
                p_out_4_sample_M_r_reg_1739_pp0_iter3_reg <= p_out_4_sample_M_r_reg_1739;
                p_out_4_sample_M_r_reg_1739_pp0_iter4_reg <= p_out_4_sample_M_r_reg_1739_pp0_iter3_reg;
                p_out_4_sample_M_r_reg_1739_pp0_iter5_reg <= p_out_4_sample_M_r_reg_1739_pp0_iter4_reg;
                p_out_4_sample_M_r_reg_1739_pp0_iter6_reg <= p_out_4_sample_M_r_reg_1739_pp0_iter5_reg;
                p_out_4_valid_write_reg_1749 <= p_out_4_valid_write_fu_816_p18;
                p_out_4_valid_write_reg_1749_pp0_iter3_reg <= p_out_4_valid_write_reg_1749;
                p_out_4_valid_write_reg_1749_pp0_iter4_reg <= p_out_4_valid_write_reg_1749_pp0_iter3_reg;
                p_out_4_valid_write_reg_1749_pp0_iter5_reg <= p_out_4_valid_write_reg_1749_pp0_iter4_reg;
                p_out_4_valid_write_reg_1749_pp0_iter6_reg <= p_out_4_valid_write_reg_1749_pp0_iter5_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp82_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp82 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call73_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call73 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call73 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to6)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= p_out_1_sample_M_r_reg_1694_pp0_iter6_reg;
    ap_return_1 <= p_out_1_sample_M_i_reg_1699_pp0_iter6_reg;
    ap_return_10 <= p_out_4_sample_M_i_reg_1744_pp0_iter6_reg;
    ap_return_11 <= p_out_4_valid_write_reg_1749_pp0_iter6_reg;
    ap_return_12 <= grp_genChain_7_fu_446_ap_return_0;
    ap_return_13 <= grp_genChain_7_fu_446_ap_return_1;
    ap_return_14 <= grp_genChain_7_fu_446_ap_return_2;
    ap_return_15 <= grp_genChain_7_fu_446_ap_return_3;
    ap_return_16 <= grp_genChain_7_fu_446_ap_return_4;
    ap_return_17 <= grp_genChain_7_fu_446_ap_return_5;
    ap_return_18 <= grp_genChain_7_fu_446_ap_return_6;
    ap_return_19 <= grp_genChain_7_fu_446_ap_return_7;
    ap_return_2 <= p_out_1_valid_write_reg_1704_pp0_iter6_reg;
    ap_return_20 <= grp_genChain_7_fu_446_ap_return_8;
    ap_return_21 <= grp_genChain_7_fu_446_ap_return_9;
    ap_return_22 <= grp_genChain_7_fu_446_ap_return_10;
    ap_return_23 <= grp_genChain_7_fu_446_ap_return_11;
    ap_return_24 <= grp_genChain_7_fu_446_ap_return_12;
    ap_return_25 <= grp_genChain_7_fu_446_ap_return_13;
    ap_return_26 <= grp_genChain_7_fu_446_ap_return_14;
    ap_return_27 <= grp_genChain_7_fu_446_ap_return_15;
    ap_return_28 <= grp_genChain_7_fu_446_ap_return_16;
    ap_return_29 <= grp_genChain_7_fu_446_ap_return_17;
    ap_return_3 <= p_out_2_sample_M_r_reg_1709_pp0_iter6_reg;
    ap_return_30 <= grp_genChain_7_fu_446_ap_return_18;
    ap_return_31 <= grp_genChain_7_fu_446_ap_return_19;
    ap_return_32 <= grp_genChain_7_fu_446_ap_return_20;
    ap_return_33 <= grp_genChain_7_fu_446_ap_return_21;
    ap_return_34 <= grp_genChain_7_fu_446_ap_return_22;
    ap_return_35 <= grp_genChain_7_fu_446_ap_return_23;
    ap_return_36 <= grp_genChain_7_fu_446_ap_return_24;
    ap_return_37 <= grp_genChain_7_fu_446_ap_return_25;
    ap_return_38 <= grp_genChain_7_fu_446_ap_return_26;
    ap_return_39 <= grp_genChain_7_fu_446_ap_return_27;
    ap_return_4 <= p_out_2_sample_M_i_reg_1714_pp0_iter6_reg;
    ap_return_40 <= grp_genChain_7_fu_446_ap_return_28;
    ap_return_41 <= grp_genChain_7_fu_446_ap_return_29;
    ap_return_42 <= grp_genChain_7_fu_446_ap_return_30;
    ap_return_43 <= grp_genChain_7_fu_446_ap_return_31;
    ap_return_44 <= grp_genChain_7_fu_446_ap_return_32;
    ap_return_5 <= p_out_2_valid_write_reg_1719_pp0_iter6_reg;
    ap_return_6 <= p_out_3_sample_M_r_reg_1724_pp0_iter6_reg;
    ap_return_7 <= p_out_3_sample_M_i_reg_1729_pp0_iter6_reg;
    ap_return_8 <= p_out_3_valid_write_reg_1734_pp0_iter6_reg;
    ap_return_9 <= p_out_4_sample_M_r_reg_1739_pp0_iter6_reg;

    control_delayline_Ar_57_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_57_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_57_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_57_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_59_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_59_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_59_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_59_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_60_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            control_delayline_Ar_60_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_60_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            control_delayline_Ar_60_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_9_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_9_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_9_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_9_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_genChain_7_fu_446_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp82)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp82) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_genChain_7_fu_446_ap_ce <= ap_const_logic_1;
        else 
            grp_genChain_7_fu_446_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_genChain_7_fu_446_ap_start <= grp_genChain_7_fu_446_ap_start_reg;
    grp_genChain_7_fu_446_control_bits_V_127 <= control_delayline_Ar_60_q0(4 - 1 downto 0);
    grp_genChain_7_fu_446_p_in_0_valid_read <= p_in_0_valid_read_14_reg_1367_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_10_valid_read <= p_in_10_valid_read_6_reg_1277_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_11_valid_read <= p_in_11_valid_read9_reg_1268_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_12_valid_read <= p_in_12_valid_read9_reg_1259_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_13_valid_read <= p_in_13_valid_read9_reg_1250_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_14_valid_read <= p_in_14_valid_read9_reg_1241_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_15_valid_read <= p_in_15_valid_read9_reg_1232_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_1_valid_read <= p_in_1_valid_read81_reg_1358_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_2_valid_read <= p_in_2_valid_read82_reg_1349_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_3_valid_read <= p_in_3_valid_read83_reg_1340_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_4_valid_read <= p_in_4_valid_read84_reg_1331_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_5_valid_read <= p_in_5_valid_read85_reg_1322_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_6_valid_read <= p_in_6_valid_read_6_reg_1313_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_7_valid_read <= p_in_7_valid_read_6_reg_1304_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_8_valid_read <= p_in_8_valid_read_6_reg_1295_pp0_iter1_reg(0);
    grp_genChain_7_fu_446_p_in_9_valid_read <= p_in_9_valid_read_6_reg_1286_pp0_iter1_reg(0);
    trunc_ln302_10_fu_550_p1 <= control_delayline_Ar_57_q0(4 - 1 downto 0);
    trunc_ln302_11_fu_568_p1 <= control_delayline_Ar_59_q0(4 - 1 downto 0);
    trunc_ln302_fu_533_p1 <= control_delayline_Ar_9_q0(4 - 1 downto 0);
    zext_ln66_10_fu_537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_reg_1671),32));
    zext_ln66_11_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_10_fu_550_p1),32));
    zext_ln66_12_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_11_reg_1686),32));
    zext_ln66_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits_V_119),32));
end behav;
