vlib work
vlib riviera

vlib riviera/xil_defaultlib
vlib riviera/util_vector_logic_v2_0_1

vmap xil_defaultlib riviera/xil_defaultlib
vmap util_vector_logic_v2_0_1 riviera/util_vector_logic_v2_0_1

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../synth_top.srcs/sources_1/bd/system_top_level/ipshared/9c7f" "+incdir+../../../../synth_top.srcs/sources_1/bd/system_top_level/ipshared/9c7f" \
"../../../bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system_top_level/ip/system_top_level_clk_wiz_0_0/system_top_level_clk_wiz_0_0.v" \
"../../../bd/system_top_level/ip/system_top_level_i2c_config_0_0/sim/system_top_level_i2c_config_0_0.v" \

vcom -work xil_defaultlib -93 \
"../../../bd/system_top_level/ip/system_top_level_synthesizer_0_0/sim/system_top_level_synthesizer_0_0.vhd" \

vlog -work util_vector_logic_v2_0_1  -v2k5 "+incdir+../../../../synth_top.srcs/sources_1/bd/system_top_level/ipshared/9c7f" "+incdir+../../../../synth_top.srcs/sources_1/bd/system_top_level/ipshared/9c7f" \
"../../../../synth_top.srcs/sources_1/bd/system_top_level/ipshared/25ee/hdl/util_vector_logic_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../synth_top.srcs/sources_1/bd/system_top_level/ipshared/9c7f" "+incdir+../../../../synth_top.srcs/sources_1/bd/system_top_level/ipshared/9c7f" \
"../../../bd/system_top_level/ip/system_top_level_util_vector_logic_0_0/sim/system_top_level_util_vector_logic_0_0.v" \
"../../../bd/system_top_level/ip/system_top_level_util_vector_logic_0_1/sim/system_top_level_util_vector_logic_0_1.v" \
"../../../bd/system_top_level/hdl/system_top_level.v" \

vlog -work xil_defaultlib \
"glbl.v"

