{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1431124824756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Apollo_8 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"Apollo_8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431124824814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431124824853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431124824853 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431124825460 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431124831516 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1431124831748 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "110 111 " "No exact pin location assignment(s) for 110 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1431124832134 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 411 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431124832173 ""} { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "oct_rzqin " "RUP, RDN, or RZQ pin oct_rzqin not assigned to an exact location on the device" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { oct_rzqin } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oct_rzqin" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 413 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431124832173 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1431124832173 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1431124849502 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (2 global, 2 dual-regional) " "Promoted 4 clocks (2 global, 2 dual-regional)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 1244 dual-regional CLKCTRL_R32 and CLKCTRL_R22 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0 with 1244 fanout uses dual-regional clock CLKCTRL_R32 and CLKCTRL_R22" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1431124854212 ""} { "Info" "ICCLK_MERGED_CELL" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate 0 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1431124854212 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431124854212 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 277 dual-regional CLKCTRL_R34 and CLKCTRL_R24 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses dual-regional clock CLKCTRL_R34 and CLKCTRL_R24" { { "Info" "ICCLK_PROMOTED_REGION" "Regional Clock Regions 1 and 2 0 0 89 36 " "Node drives Regional Clock Regions 1 and 2 from (0, 0) to (89, 36)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Quartus II" 0 -1 1431124854212 ""} { "Info" "ICCLK_MERGED_CELL" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate 0 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock" {  } {  } 0 11561 "%1!s! with %2!d! fanout was merged with this clock" 0 0 "Quartus II" 0 -1 1431124854212 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431124854212 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G11 " "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431124854212 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G0 " "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431124854212 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431124854212 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1478 global CLKCTRL_G4 " "clk_clk~inputCLKENA0 with 1478 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431124854213 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431124854213 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:05 " "Fitter periphery placement operations ending: elapsed time is 00:00:05" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431124855269 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431124862455 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1431124862455 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/InstrumentUnit_mem_if_ddr3_emif_0_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431124862522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431124862526 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431124863418 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431124863418 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431124863439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431124863441 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431124863955 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431124863956 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431124863956 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431124863956 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431124863958 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431124863958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431124863973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431124863974 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431124863974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431124863976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431124863977 ""}  } { { "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431124863977 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: hps_0\|fpga_interfaces\|hps2fpga\|clk  to: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: mem_if_ddr3_emif_0\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mem_if_ddr3_emif_0\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mem_if_ddr3_emif_0\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864055 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1431124864055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1431124864155 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431124864155 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_ck\[0\] (Rise) 0.216 0.230 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_ck\[0\] (Rise) has uncertainty 0.216 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[0\]_IN (Rise) memory_0_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[0\]_IN (Rise) to memory_0_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[1\]_IN (Rise) memory_0_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[1\]_IN (Rise) to memory_0_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[2\]_IN (Rise) memory_0_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[2\]_IN (Rise) to memory_0_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_0_mem_dqs\[3\]_IN (Rise) memory_0_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_0_mem_dqs\[3\]_IN (Rise) to memory_0_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[0\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[0\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[1\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[1\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[2\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[2\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.260 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs\[3\]_OUT (Rise) 0.000 0.250 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_write_clk (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.250 " "Setup clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) memory_0_mem_dqs\[3\]_OUT (Fall) 0.000 0.200 " "Hold clock transfer from mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to memory_0_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Rise) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Setup clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) memory_0_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.240 " "Hold clock transfer from mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk (Fall) to memory_0_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431124864349 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431124864349 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1431124864353 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 31 clocks " "Found 31 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clk_clk " "  20.000      clk_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock " "   3.333 mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk " "  16.666 mem_if_ddr3_emif_0\|pll0\|pll_avl_phy_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk " "  50.000 mem_if_ddr3_emif_0\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk " "   3.333 mem_if_ddr3_emif_0\|pll0\|pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_ck\[0\] " "   3.333 memory_0_mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_ck_n\[0\] " "   3.333 memory_0_mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[0\]_IN " "   3.333 memory_0_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[0\]_OUT " "   3.333 memory_0_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[1\]_IN " "   3.333 memory_0_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[1\]_OUT " "   3.333 memory_0_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[2\]_IN " "   3.333 memory_0_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[2\]_OUT " "   3.333 memory_0_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[3\]_IN " "   3.333 memory_0_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs\[3\]_OUT " "   3.333 memory_0_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[0\]_OUT " "   3.333 memory_0_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[1\]_OUT " "   3.333 memory_0_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[2\]_OUT " "   3.333 memory_0_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_0_mem_dqs_n\[3\]_OUT " "   3.333 memory_0_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck " "   3.333 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n " "   3.333 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_IN " "   3.333 memory_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n_OUT " "   3.333 memory_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_OUT " "   3.333 memory_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431124864392 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1431124864392 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431124864676 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431124864728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1431124864730 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431124864743 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431124864766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1431124864790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1431124864790 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1431124864802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1431124866899 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 EC " "Packed 40 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431124866915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431124866915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1431124866915 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431124868415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1431124873351 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1431124877487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431124895762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1431124910400 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1431124915371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431124915371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1431124934255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1431124949805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1431124949805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431124954941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1431124954944 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1431124954944 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.21 " "Total time spent on timing analysis during the Fitter is 13.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1431124961252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431124961635 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431124961635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431124967347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431124967460 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431124967460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431124977604 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431124992646 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1431124993326 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 396 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 395 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 394 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs_n[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs_n\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 393 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[11] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[11\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 368 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[10] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[10\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 367 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[9] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[9\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 366 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[8] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[8\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[7\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 364 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[6\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[5\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 362 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[4\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 361 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 360 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 358 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 357 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 321 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 322 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 323 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 324 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 325 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 326 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 327 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 407 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_hps_0:hps_0\|InstrumentUnit_hps_0_hps_io:hps_io\|InstrumentUnit_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 408 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[12] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[12\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 369 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[13] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[13\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 370 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[14] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[14\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[15] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[15\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 372 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[16] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[16\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 373 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[17] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[17\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 374 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[18] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[18\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 375 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[19] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[19\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 376 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[20] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[20\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 377 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[21] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[21\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 378 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[22] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[22\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 379 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[23] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[23\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 380 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[24] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[24\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 381 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[25] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[25\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 382 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[26] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[26\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 383 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[27] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[27\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 384 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[28] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[28\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 385 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[29] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[29\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 386 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[30] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[30\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 387 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_0_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dq[31] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dq\[31\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 388 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[0] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[0\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 389 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[1] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[1\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 390 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[2] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[2\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 391 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: InstrumentUnit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0\|InstrumentUnit_mem_if_ddr3_emif_0_p0:p0\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy\|InstrumentUnit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads\|InstrumentUnit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_0_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_0_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_0_mem_dqs[3] } } } { "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_0_mem_dqs\[3\]" } } } } { "db/ip/InstrumentUnit/InstrumentUnit.v" "" { Text "/home/vigas/Apollo/Apollo_8/db/ip/InstrumentUnit/InstrumentUnit.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_8/" { { 0 { 0 ""} 0 392 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431124993475 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1431124993475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_8/output_files/Apollo_8.fit.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_8/output_files/Apollo_8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1431124994852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3932 " "Peak virtual memory: 3932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431124999859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  8 19:43:19 2015 " "Processing ended: Fri May  8 19:43:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431124999859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:55 " "Elapsed time: 00:02:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431124999859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:31 " "Total CPU time (on all processors): 00:04:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431124999859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431124999859 ""}
