Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 21.10-p002_1, built Thu Aug 19 21:43:13 PDT 2021
Options: -legacy_ui 
Date:    Wed Jan 29 21:35:33 2025
Host:    vlsicadclient07 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (6cores*12cpus*1physical cpu*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB) (36699188KB)
PID:     14163
OS:      Red Hat Enterprise Linux Workstation release 7.6 (Maipo)

Checkout succeeded: Genus_Synthesis/8F7AA1E8ED420CDB8796
	License file: 5280@172.16.201.225
	License Server: 5280@172.16.201.225
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

WARNING: This version of the tool is 1258 days old.
legacy_genus:/> c
ambiguous command name "c": case catch cd cdnshelp chan change_link change_names check_atpg_rules check_ccr check_cpf check_design check_dft_pad_configuration check_dft_rules check_dft_setup check_floorplan check_flow check_library check_placement check_power_intent check_timing_intent clear clock clock_gating clock_ports clock_uncertainty close commit_power_intent compare_collection compare_collections compare_crossing compare_sdc compress_scan_chains concat concat_scan_chains configure_pad_dft connect connect_cgic_test_pins_controlling_wrapper_cells connect_dft_top_level connect_opcg_segments connect_scan_chains continue convert_polygon_to_boxes copy_collection copy_library_domain_attributes coroutine cpi_insert_auto_ls create_base_cell_set create_chains_database create_clock create_design create_flow create_flow_step create_generated_clock create_group create_hinst create_hnet create_hport create_hport_bus create_inst create_library_domain create_metric_page create_metric_table create_metric_table_heading create_mode create_module create_place_blockage create_placement_blockage create_placement_halo_blockage create_port create_port_bus create_primitive create_property_alias create_region create_route_blockage create_route_rule create_routing_blockage create_routing_halo_blockage create_row create_single_row create_timing_bin create_track current_design current_design_name current_instance cut_power_domain_by_overlaps cwd
legacy_genus:/> clear
legacy_genus:/> source ../../../genus_scripts.tcl
Sourcing '../../../genus_scripts.tcl' (Wed Jan 29 21:35:59 IST 2025)...
  Setting attribute of root '/': 'init_lib_search_path' = ../lib/
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = ../rtl/

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mux3' from file '../rtl/mux3.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'mux3' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mux3'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 't1c_riscv_cpu' from file '../rtl/../rtl/t1c_riscv_cpu.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'alu_decoder' in file '../rtl/alu_decoder.v' on line 17.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'imm_extend' in file '../rtl/imm_extend.v' on line 10.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[0]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[1]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[2]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[3]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[4]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[5]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[6]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[7]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[8]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[9]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[10]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[11]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[12]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[13]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[14]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[15]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[16]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[17]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[18]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'instr_ram[19]' in module 'instr_mem' in file '../rtl/instr_mem.v' on line 14, column 17, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][0]' in module 'reg_file'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][1]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][2]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][3]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][4]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][5]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][6]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][7]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][8]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][9]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][10]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][11]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][12]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][13]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][14]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][15]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][16]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][17]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][18]' in module 'reg_file'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'reg_file_arr[31][19]' in module 'reg_file'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 't1c_riscv_cpu'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mux3, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mux3, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Rejected mux_instr_ram[instr_addr]_14_17 : has multidriven pins.

Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         1.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: t1c_riscv_cpu, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: t1c_riscv_cpu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'PK
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '1' of the SDC file '../constraints/constraints_top.sdc': invalid command name 'PK    ©€=Z…l9Š.   .      mimetypeapplication/vnd.oasis.opendocument.spreadsheetPK    ©€=Z#f–P       Thumbnails/thumbnail.png‰PNG'.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command ''
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '2' of the SDC file '../constraints/constraints_top.sdc': invalid command name ''.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command '
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '3' of the SDC file '../constraints/constraints_top.sdc': invalid command name '   '.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '4' of the SDC file '../constraints/constraints_top.sdc': missing close-brace.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'ù?ö0ow?/k?x.?æ?!×T~?Q?æÜ^%'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '14' of the SDC file '../constraints/constraints_top.sdc': invalid command name 'ù˜ö0ow/kx.®æŽ!×T~ŸQ’æÜ^%'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'ga??g?ÛTisb?üý?êöóÎS~?kÎ'
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'iÌ/?Î3ÿGKmûþ?N?È#í?È?iÛ8jà'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '15' of the SDC file '../constraints/constraints_top.sdc': extra characters after close-quote.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command ''
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '16' of the SDC file '../constraints/constraints_top.sdc': missing close-brace.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '18' of the SDC file '../constraints/constraints_top.sdc': extra characters after close-quote.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '19' of the SDC file '../constraints/constraints_top.sdc': can't read 'S': no such variable.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'ê?há?/:mÚþ'
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'ù)?mV?bÒÞX?ü?nÔFXô?oIJÖ'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '20' of the SDC file '../constraints/constraints_top.sdc': invalid command name 'ù)?mV€bÒÞXžü›nÔFXô„oIJÖ'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'Ý?Æ'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '21' of the SDC file '../constraints/constraints_top.sdc': invalid command name 'ÝÒµÆ'.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '22' of the SDC file '../constraints/constraints_top.sdc': missing close-brace.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'M?Û?2??'
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'Yb???A?ÆÐmàÈí?Á1T!$?D3s`??ôÏ'
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'X?.?4?6e?Ve?ï'
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command '?ý?uïîS??))?Þ+'
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'îH?Üvb???6ô'
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'ò+!*áÍupÅÐt?pA?.?ôv?Î?_×Ü.ÝÁ?äÊ'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '23' of the SDC file '../constraints/constraints_top.sdc': can't read 'u1u': no such variable.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '39' of the SDC file '../constraints/constraints_top.sdc': extra characters after close-quote.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command '?i'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '41' of the SDC file '../constraints/constraints_top.sdc': invalid command name 'ÅŠi'.
Error   : Unknown TCL command in the SDC file. [SDC-234] [read_sdc]
        : Invalid command 'l:üO??û???~GçÎÎû'
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '41' of the SDC file '../constraints/constraints_top.sdc': missing close-bracket.
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = high
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[0]' in module 'instr_mem'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[1]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[2]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[3]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[4]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[5]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[6]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[7]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[8]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[9]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[10]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[11]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[12]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[13]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[14]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[15]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[16]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[17]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[18]' in module 'instr_mem'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'instr_ram[19]' in module 'instr_mem'.
##Generic Timing Info for library domain: _default_ typical gate delay: 127.6 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: t1c_riscv_cpu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu/dp/rf/reg_file_arr_reg[31][19]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1024 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 't1c_riscv_cpu' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: t1c_riscv_cpu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.016s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: t1c_riscv_cpu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 11, runtime: 0.039s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Rejected mux_reg_file_arr[rd_addr1]_27_39 : has multidriven pins.

Rejected mux_reg_file_arr[rd_addr2]_28_39 : has multidriven pins.

Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.003s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.472s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.043s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.003s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.009s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.003s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.006s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.050s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 3
Number of non-ctl's : 5
mux_ALUControl_17_4 mux_ALUControl_17_19 mux_ALUControl_13_6 mux_ALUControl_20_8 mux_ALUControl_30_10 
SOP DEBUG : Module= alu_decoder, Cluster= ctl_17_19, ctl= 5, Non-ctl= 5
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_17_19.
Number of non-ctl's : 3
g9 mux_Take_Branch_20_12 mux_controls_20_12 
SOP DEBUG : Module= main_decoder, Cluster= ctl_op_20_12, ctl= 1, Non-ctl= 3
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_op_20_12.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 't1c_riscv_cpu':
          sop(2) live_trim(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 't1c_riscv_cpu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:2 Speculation: 0
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_2_0_c6 in t1c_riscv_cpu':
	  (rvcpu_dp_alu_add_14_32, rvcpu_dp_alu_add_13_32)

CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in t1c_riscv_cpu: area: 21941646000 ,dp = 16 mux = 26 sg = slow         worst_clk_period: -4592027808987169040977049785784975558390771134247168644906134167466014058911103950060712036874833415094227762784160470043068959431188576234548600512688907269641891777012904480919758484635013687702814731674391784095274277880830216589740801384861194873577313106740495508903559168.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_2_0_c1 in t1c_riscv_cpu: area: 18484902500 ,dp = 10 mux = 26 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c2 in t1c_riscv_cpu: area: 18484902500 ,dp = 10 mux = 26 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c3 in t1c_riscv_cpu: area: 18484902500 ,dp = 10 mux = 26 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c4 in t1c_riscv_cpu: area: 18484902500 ,dp = 10 mux = 26 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c5 in t1c_riscv_cpu: area: 18484902500 ,dp = 10 mux = 26 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_2_0_c6 in t1c_riscv_cpu: area: 18655737700 ,dp = 10 mux = 27 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Not considering config 7 due to bailout. 
Best config: CDN_DP_region_2_0_c5 in t1c_riscv_cpu: area: 18484902500 ,dp = 10 mux = 26 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 18484902500.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c5)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      21941646000        18484902500        18484902500        18484902500        18484902500        18484902500        18655737700        21926964850  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  2  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  1                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c5
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            21941646000 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START            21941646000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            21941646000 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19208282800 (-12.46)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            19208282800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19208282800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19208282800 (-12.46)    214748364.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            19208282800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            19208282800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19208282800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19208282800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            19208282800 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.26)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19257664850 (-12.23)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            19257664850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19240314400 ( -0.09)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            19240314400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            19240314400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            19240314400 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19238979750 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19238979750 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            19238979750 ( -0.01)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            19238979750 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19146888900 ( -0.48)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            19146888900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19146888900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            19146888900 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18484902500 ( -3.46)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            18484902500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            18484902500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18484902500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            18484902500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            18484902500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            18484902500 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c5
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_2_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 't1c_riscv_cpu'.
Number of big hc bmuxes after = 2
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: t1c_riscv_cpu, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[0]'.
        : This optimization replaces a latch with a feedthrough.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[1]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[2]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[3]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[4]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[5]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[6]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[7]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[8]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[9]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[10]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[11]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[12]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[13]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[14]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[15]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[16]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[17]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[18]'.
Info    : Deleting a transparent latch. [GLO-16]
        : The instance is 'datamem_rd_data_mem_reg[19]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 992 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: t1c_riscv_cpu, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.241s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                        Message Text                                                                          |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    3 |Processing multi-dimensional arrays.                                                                                                                          |
| CDFG-372    |Info    |    5 |Bitwidth mismatch in assignment.                                                                                                                              |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for |
|             |        |      | implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum         |
|             |        |      | variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.                                                    |
| CDFG-472    |Warning |    2 |Unreachable statements for case item.                                                                                                                         |
| CDFG-738    |Info    |   15 |Common subexpression eliminated.                                                                                                                              |
| CDFG-739    |Info    |   15 |Common subexpression kept.                                                                                                                                    |
| CDFG-769    |Info    |    2 |Identified sum-of-products logic to be optimized during syn_generic.                                                                                          |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                         |
| CDFG-893    |Info    |    6 |Optimized the MUX created for array read / write or variable shifter.                                                                                         |
| CDFG2G-616  |Info    |    1 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                                                              |
|             |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)                                                     |
|             |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'(LUI)                                            |
|             |        |      | or 'set_db hdl_latch_keep_feedback true'(CUI) to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.          |
| CDFG2G-622  |Warning | 1024 |Signal or variable has multiple drivers.                                                                                                                      |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                            |
| CWD-19      |Info    |   40 |An implementation was inferred.                                                                                                                               |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                    |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                               |
| DPOPT-3     |Info    |    1 |Implementing datapath configurations.                                                                                                                         |
| DPOPT-4     |Info    |    1 |Done implementing datapath configurations.                                                                                                                    |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                 |
| ELAB-1      |Info    |    2 |Elaborating Design.                                                                                                                                           |
| ELAB-2      |Info    |   15 |Elaborating Subdesign.                                                                                                                                        |
| ELAB-3      |Info    |    2 |Done Elaborating Design.                                                                                                                                      |
| ELABUTL-125 |Warning |  512 |Undriven signal detected.                                                                                                                                     |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                                   |
| ELABUTL-130 |Info    |  512 |Undriven signal detected.                                                                                                                                     |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                                  |
| GLO-12      |Info    | 1024 |Replacing a flip-flop with a logic constant 0.                                                                                                                |
|             |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You   |
|             |        |      | can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                      |
| GLO-16      |Info    |   32 |Deleting a transparent latch.                                                                                                                                 |
|             |        |      |This optimization replaces a latch with a feedthrough.                                                                                                        |
| GLO-34      |Info    |    5 |Deleting instances not driving any primary outputs.                                                                                                           |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs   |
|             |        |      | anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message |
|             |        |      | attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or |
|             |        |      | 'preserve' instance attribute to 'true'.                                                                                                                     |
| GLO-40      |Info    |    2 |Combinational hierarchical blocks with identical inputs have been merged.                                                                                     |
|             |        |      |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the 'merge_combinational_hier_instances' root     |
|             |        |      | attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to 'false'.                                                               |
| GLO-51      |Info    |   17 |Hierarchical instance automatically ungrouped.                                                                                                                |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute  |
|             |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                |
| LBR-9       |Warning |    2 |Library cell has no output pins defined.                                                                                                                      |
|             |        |      |Add the missing output pin(s)                                                                                                                                 |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined    |
|             |        |      | function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell.          |
|             |        |      | Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the |
|             |        |      | libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus     |
|             |        |      | will depend upon the output function defined in the pin group (output pin)                                                                                   |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                           |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                                                             |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                               |
|             |        |      | (because one of its outputs does not have a valid function.                                                                                                  |
| LBR-155     |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                      |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                                               |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                    |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                       |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                      |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                                          |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                              |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                  |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                    |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                  |
| RTLOPT-30   |Info    |    1 |Accepted resource sharing opportunity.                                                                                                                        |
| SDC-202     |Error   |   16 |Could not interpret SDC command.                                                                                                                              |
|             |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable                      |
|             |        |      | $::dc::sdc_failed_commands.                                                                                                                                  |
| SDC-209     |Warning |    1 |One or more commands failed when these constraints were applied.                                                                                              |
|             |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                                           |
| SDC-234     |Error   |   18 |Unknown TCL command in the SDC file.                                                                                                                          |
|             |        |      |The 'read_sdc' command encountered a problem while trying to evaluate a command in the SDC file.                                                              |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                 |
| TUI-32      |Warning |    1 |This attribute will be obsolete in a next major release.                                                                                                      |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rvcpu_dp_pcreg/q_reg[1]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'rvcpu_dp_pcreg/q_reg[0]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu_dp_pcreg/q_reg[0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'rvcpu_dp_pcreg/q_reg[1]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                                                                        Message Text                                                                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |    6 |The database contains a field that the reader does not support.                                                                                              |
| GB-6         |Info    |    8 |A datapath component has been ungrouped.                                                                                                                     |
| GLO-12       |Info    |    2 |Replacing a flip-flop with a logic constant 0.                                                                                                               |
|              |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You  |
|              |        |      | can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').                                     |
| GLO-34       |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                          |
|              |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs  |
|              |        |      | anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the        |
|              |        |      | message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to   |
|              |        |      | 'false' or 'preserve' instance attribute to 'true'.                                                                                                         |
| GLO-45       |Info    |    2 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                                    |
|              |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq'       |
|              |        |      | controls this optimization.                                                                                                                                 |
| GLO-51       |Info    |    2 |Hierarchical instance automatically ungrouped.                                                                                                               |
|              |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute |
|              |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.               |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  2078        100.0
Excluded from State Retention    2078        100.0
    - Will not convert           2078        100.0
      - Preserved                   0          0.0
      - Power intent excluded    2078        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 34, CPU_Time 34.785427
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) | 100.0(100.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  97.2(100.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   2.8(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     12660    120974       418
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -     13170     48997       684
##>G:Misc                              34
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       35
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 't1c_riscv_cpu' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 127.6 ps std_slew: 17.9 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 't1c_riscv_cpu' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  97.2(100.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   2.8(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  97.2(100.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   2.8(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 12 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 12 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                19324        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                         Message Text                           |
-------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |   12 |The database contains a field that the reader does not support. |
| PA-7         |Info    |    6 |Resetting power analysis results.                               |
|              |        |      |All computed switching activities are removed.                  |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                    |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                              |
| SYNTH-4      |Info    |    1 |Mapping.                                                        |
-------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr               19286        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                  2078        100.0
Excluded from State Retention    2078        100.0
    - Will not convert           2078        100.0
      - Preserved                   0          0.0
      - Power intent excluded    2078        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 23, CPU_Time 24.335144000000014
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  57.9( 59.6) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   1.7(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:23) |  00:00:24(00:00:23) |  40.5( 40.4) |   21:37:00 (Jan29) |  677.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/t1c_riscv_cpu/fv_map.fv.json' for netlist 'fv/t1c_riscv_cpu/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/t1c_riscv_cpu/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/t1c_riscv_cpu/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  56.0( 57.6) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   1.6(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:23) |  00:00:24(00:00:23) |  39.2( 39.0) |   21:37:00 (Jan29) |  677.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:02(00:00:02) |   3.2(  3.4) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.05742200000000253
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  56.0( 57.6) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   1.6(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:23) |  00:00:24(00:00:23) |  39.2( 39.0) |   21:37:00 (Jan29) |  677.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:02(00:00:02) |   3.2(  3.4) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/t1c_riscv_cpu ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.065 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  56.0( 57.6) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   1.6(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:23) |  00:00:24(00:00:23) |  39.2( 39.0) |   21:37:00 (Jan29) |  677.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:02(00:00:02) |   3.2(  3.4) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 19286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         8  (        0 /        0 )  0.22

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                19286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                  19286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time 0.9417819999999892
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  55.2( 56.7) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   1.6(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:23) |  00:00:24(00:00:23) |  38.6( 38.3) |   21:37:00 (Jan29) |  677.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:02(00:00:02) |   3.2(  3.3) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   1.5(  1.7) |   21:37:03 (Jan29) |  677.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:11(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:03 (Jan29) |  418.2 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:01:00) |  00:00:34(00:00:34) |  55.2( 56.7) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:01(00:00:00) |   1.6(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:46(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:36:37 (Jan29) |  684.4 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:23) |  00:00:24(00:00:23) |  38.6( 38.3) |   21:37:00 (Jan29) |  677.9 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:02(00:00:02) |   3.2(  3.3) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:00(00:00:00) |  -0.1(  0.0) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:13(00:01:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:02 (Jan29) |  677.9 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:01) |   1.5(  1.7) |   21:37:03 (Jan29) |  677.9 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:14(00:01:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   21:37:03 (Jan29) |  677.9 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -     13170     48997       684
##>M:Pre Cleanup                        0         -         -     13170     48997       684
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      4360     19285       677
##>M:Const Prop                         0         -         0      4360     19285       677
##>M:Cleanup                            1         -         0      4360     19285       677
##>M:MBCI                               0         -         -      4360     19285       677
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              23
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       26
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 't1c_riscv_cpu'.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : t1c_riscv_cpu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  22%  45%  68% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./reports/power.txt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jan 29 2025  09:37:03 pm
  Module:                 t1c_riscv_cpu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                
   Gate    Instances    Area        Library    
-----------------------------------------------
AND2X1            28     38.304    slow_vdd1v0 
AND2XL            33     45.144    slow_vdd1v0 
AOI221X1          21     50.274    slow_vdd1v0 
AOI22XL         1005   2062.260    slow_vdd1v0 
AOI2BB1XL         27     55.404    slow_vdd1v0 
BUFX2              5      8.550    slow_vdd1v0 
CLKINVX6           8     19.152    slow_vdd1v0 
DFFRHQX1          29    178.524    slow_vdd1v0 
DFFRX1             1      6.840    slow_vdd1v0 
INVX1            102     69.768    slow_vdd1v0 
INVXL             19     12.996    slow_vdd1v0 
NAND2BX1           5      6.840    slow_vdd1v0 
NAND2BXL           5      6.840    slow_vdd1v0 
NAND2X1          208    213.408    slow_vdd1v0 
NAND2X2            1      1.710    slow_vdd1v0 
NAND2XL           72     73.872    slow_vdd1v0 
NAND3XL            7     11.970    slow_vdd1v0 
NAND4XL          249    425.790    slow_vdd1v0 
NOR2BX1           31     42.408    slow_vdd1v0 
NOR2X1            14     14.364    slow_vdd1v0 
NOR2X2            14     23.940    slow_vdd1v0 
NOR2XL           350    359.100    slow_vdd1v0 
NOR4X1            29     49.590    slow_vdd1v0 
OA21X1             1      2.052    slow_vdd1v0 
OAI22XL            1      2.052    slow_vdd1v0 
OR2X2              4      6.840    slow_vdd1v0 
OR4X1             42     86.184    slow_vdd1v0 
SDFFQX1         2048  15409.152    slow_vdd1v0 
XNOR2X1            1      2.394    slow_vdd1v0 
-----------------------------------------------
total           4360  19285.722                


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential          2078 15594.516   80.9 
inverter             129   101.916    0.5 
buffer                 5     8.550    0.0 
logic               2148  3580.740   18.6 
physical_cells         0     0.000    0.0 
------------------------------------------
total               4360 19285.722  100.0 

  Setting attribute of root '/': 'syn_opt_effort' = high
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 't1c_riscv_cpu' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                 19286        0         0         0        0
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.062 seconds.

-------------------------------------------------------------------------------
 const_prop                19286        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 19286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         8  (        0 /        0 )  0.22

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                19286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  19286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  19286        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 19286        0         0         0        0
 merge_bi                  19277        0         0         0        0
 glob_area                 19275        0         0         0        0
 rem_buf                   19273        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         5  (        0 /        0 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi        13  (       13 /       13 )  0.09
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area        23  (        0 /        0 )  24.97
        io_phase        17  (        0 /        0 )  0.04
       gate_comp         0  (        0 /        0 )  0.14
       gcomp_mog         2  (        0 /        0 )  0.05
       glob_area        32  (        4 /       32 )  0.09
       area_down         8  (        0 /        0 )  0.07
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         5  (        2 /        2 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                19273        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  19273        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  19273        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 19273        0         0         0        0
 glob_area                 19271        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         3  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        17  (        0 /        0 )  0.04
       gate_comp         0  (        0 /        0 )  0.13
       gcomp_mog         2  (        0 /        0 )  0.05
       glob_area        31  (        2 /       31 )  0.08
       area_down         8  (        0 /        0 )  0.07
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                19271        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  19271        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                                                          Message Text                                                                            |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                                                                                                     |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                                                                                                            |
| CFM-212 |Info    |    1 |Forcing flat compare.                                                                                                                                             |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                                  |
| GLO-51  |Info    |    1 |Hierarchical instance automatically ungrouped.                                                                                                                    |
|         |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute      |
|         |        |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                    |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                                                                                                 |
|         |        |      |All computed switching activities are removed.                                                                                                                    |
| RPT-16  |Info    |    1 |Joules engine is used.                                                                                                                                            |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                                                                                                     |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                                                                                                         |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 't1c_riscv_cpu'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jan 29 2025  09:37:30 pm
  Module:                 t1c_riscv_cpu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                
   Gate    Instances    Area        Library    
-----------------------------------------------
AND2X1            28     38.304    slow_vdd1v0 
AND2XL            33     45.144    slow_vdd1v0 
AOI221X1          21     50.274    slow_vdd1v0 
AOI22XL         1005   2062.260    slow_vdd1v0 
AOI2BB1XL         27     55.404    slow_vdd1v0 
BUFX2              3      5.130    slow_vdd1v0 
CLKINVX6           8     19.152    slow_vdd1v0 
DFFRHQX1          29    178.524    slow_vdd1v0 
DFFRX1             1      6.840    slow_vdd1v0 
INVX1            102     69.768    slow_vdd1v0 
INVXL              6      4.104    slow_vdd1v0 
NAND2BX1           5      6.840    slow_vdd1v0 
NAND2BXL           5      6.840    slow_vdd1v0 
NAND2X1          208    213.408    slow_vdd1v0 
NAND2X2            1      1.710    slow_vdd1v0 
NAND2XL           72     73.872    slow_vdd1v0 
NAND3XL            7     11.970    slow_vdd1v0 
NAND4XL          249    425.790    slow_vdd1v0 
NOR2BX1           31     42.408    slow_vdd1v0 
NOR2X1            19     19.494    slow_vdd1v0 
NOR2X2            11     18.810    slow_vdd1v0 
NOR2XL           348    357.048    slow_vdd1v0 
NOR4X1            29     49.590    slow_vdd1v0 
OA21X1             1      2.052    slow_vdd1v0 
OAI22XL            1      2.052    slow_vdd1v0 
OR2X2              4      6.840    slow_vdd1v0 
OR4X1             42     86.184    slow_vdd1v0 
SDFFQX1         2048  15409.152    slow_vdd1v0 
XNOR2X1            1      2.394    slow_vdd1v0 
-----------------------------------------------
total           4345  19271.358                


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential          2078 15594.516   80.9 
inverter             116    93.024    0.5 
buffer                 3     5.130    0.0 
logic               2148  3578.688   18.6 
physical_cells         0     0.000    0.0 
------------------------------------------
total               4345 19271.358  100.0 



 No LEF file read in.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist t1c_riscv_cpu
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Warning: PWRA-0302 Frequency scaling is not applicable for vectorless flow.
       : Ignoring frequency scaling.
Warning: PWRA-0304 -stim option is not applicable with vectorless mode of power
       : analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  23%  46%  69% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: ./reports/power.txt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 't1c_riscv_cpu'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
legacy_genus:/designs/t1c_riscv_cpu> check_design


 No LEF file read in.

 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                0
Assigns                                     66
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             2
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)                 0
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell         0
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                  4345


  Done Checking the design.
legacy_genus:/designs/t1c_riscv_cpu> check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jan 29 2025  09:39:58 pm
  Module:                 t1c_riscv_cpu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{/designs/t1c_riscv_cpu/instances_seq/datamem_data_ram_reg[0][0]/pins_in/CK} /designs/t1c_riscv_cpu/ports_in/clk {Unclocked source}
{/designs/t1c_riscv_cpu/instances_seq/datamem_data_ram_reg[0][10]/pins_in/CK} /designs/t1c_riscv_cpu/ports_in/clk {Unclocked source}
{/designs/t1c_riscv_cpu/instances_seq/datamem_data_ram_reg[0][11]/pins_in/CK} /designs/t1c_riscv_cpu/ports_in/clk {Unclocked source}
  ... 2075 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/t1c_riscv_cpu/ports_in/Ext_DataAdr[0]
/designs/t1c_riscv_cpu/ports_in/Ext_DataAdr[10]
/designs/t1c_riscv_cpu/ports_in/Ext_DataAdr[11]
  ... 64 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/t1c_riscv_cpu/ports_out/DataAdr[0]
/designs/t1c_riscv_cpu/ports_out/DataAdr[10]
/designs/t1c_riscv_cpu/ports_out/DataAdr[11]
  ... 158 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/t1c_riscv_cpu/ports_in/Ext_DataAdr[0]
/designs/t1c_riscv_cpu/ports_in/Ext_DataAdr[10]
/designs/t1c_riscv_cpu/ports_in/Ext_DataAdr[11]
  ... 64 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/t1c_riscv_cpu/ports_out/DataAdr[0]
/designs/t1c_riscv_cpu/ports_out/DataAdr[10]
/designs/t1c_riscv_cpu/ports_out/DataAdr[11]
  ... 158 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                  2078
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          67
 Outputs without clocked external delays                        161
 Inputs without external driver/transition                       67
 Outputs without external load                                  161
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:       2534

legacy_genus:/designs/t1c_riscv_cpu> report_sdc_commands
invalid command name "report_sdc_commands"
legacy_genus:/designs/t1c_riscv_cpu> report sdc_commands
Cannot find subcommand: sdc_commands
  report: generate one of various reports
Usage: report subcommand [-h]

  The 'subcommand' can be one of the following:
area                             - prints an area report
boundary_opto                    - reports boundary optimization summary
case_analysis                    - prints a case_analysis report
cdn_loop_breaker                 - reports the cdn_loop_breaker instances
cell_delay_calculation           - reports how the cell delay of a libcell instance is calculated
clock_gating                     - prints a clock-gating report
clock_groups                     - prints a clock groups report
clocks                           - prints a clock report
congestion                       - reports congestion summary
datapath                         - prints a datapath resources report
dedicated_clock_remapping_report - prints remap_to_dedicated_clock_library report
design_rules                     - prints design rule violations
dft_chains                       - reports DFT scan chains
dft_clock_domain_info            - reports DFT clock domain information with OPCG inserted logic
dft_core_wrapper                 - reports the IEEE 1500 core wrapper segments inserted for ports and pins
dft_registers                    - reports DFT status of registers
dft_setup                        - reports DFT setup for scan
dft_violations                   - reports DFT rule violations
dont_touch                       - prints a dont_touch report
gates                            - prints a gates report
hierarchy                        - prints a hierarchy report
instance                         - prints an instance report
low_power_intent                 - prints Power Intent report
memory                           - prints a memory usage report
memory_cells                     - print memory cells in the library
messages                         - prints a summary of error messages that have been issued
min_pulse_width                  - prints min pulse width violations
mode                             - prints a mode report
module                           - prints a module report
multibit_inferencing             - prints a multibit inferencing report
net_cap_calculation              - reports how the capacitance of the net is calculated
net_delay_calculation            - reports how the net delay is calculated
net_res_calculation              - reports how the resistance of the net is calculated
nets                             - prints a nets report
opcg_equivalents                 - reports the scan cell to OPCG cell equivalent mappings for cells specified using the 'set_opcg_equivalent' command
ple                              - reports physical layout estimation data
port                             - prints a port report
power                            - prints a power report
power_intent                     - prints Power Intent report
power_intent_instances           - prints Low Power cells report
property                         - list all the properties
proto                            - reports prototype synthesis information
qor                              - prints a QOR report
report_delay_calculation         - reports how the net and cell delay is calculated
scan_compressibility             - reports the scan compressibility of the design having previously run the 'analyze_scan_compressibility' command
sequential                       - prints a sequential instance report
slew_calculation                 - reports how the slew on the driver pin of a libcell instance is calculated
summary                          - prints an area, timing, and design rules report
test_power                       - estimates the average scan power in shift and capture modes during test
timing                           - prints a timing report
units                            - reports units
utilization                      - reports how floorplan utilization is calculated
yield                            - prints a yield report
Failed on 'report sdc_commands'
legacy_genus:/designs/t1c_riscv_cpu> exit
Normal exit.