// Seed: 762483594
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  wire id_3;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd1
) (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    output uwire id_3,
    output tri0 id_4,
    output wor id_5,
    output wire id_6,
    output tri1 id_7,
    output supply1 id_8,
    output wire id_9,
    input wor id_10,
    input wand id_11,
    input wire _id_12,
    input tri id_13,
    input uwire id_14
);
  xnor primCall (id_4, id_13, id_14, id_0, id_1, id_2, id_11);
  if (-1) begin : LABEL_0
    wire [1 : id_12] id_16;
  end
  assign id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_4
  );
endmodule
