#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000267766f9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000026776962030_0 .net "PC", 31 0, L_00000267769e88e0;  1 drivers
v0000026776962ad0_0 .net "cycles_consumed", 31 0, v0000026776962350_0;  1 drivers
v0000026776963610_0 .var "input_clk", 0 0;
v0000026776961e50_0 .var "rst", 0 0;
S_00000267763cd800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000267766f9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000267768a2c80 .functor NOR 1, v0000026776963610_0, v00000267769514c0_0, C4<0>, C4<0>;
L_00000267768a2740 .functor AND 1, v0000026776933300_0, v0000026776934480_0, C4<1>, C4<1>;
L_00000267768a1be0 .functor AND 1, L_00000267768a2740, L_0000026776962670, C4<1>, C4<1>;
L_00000267768a2cf0 .functor AND 1, v00000267769252d0_0, v0000026776924150_0, C4<1>, C4<1>;
L_00000267768a32a0 .functor AND 1, L_00000267768a2cf0, L_00000267769611d0, C4<1>, C4<1>;
L_00000267768a2e40 .functor AND 1, v0000026776951920_0, v00000267769532c0_0, C4<1>, C4<1>;
L_00000267768a2eb0 .functor AND 1, L_00000267768a2e40, L_00000267769623f0, C4<1>, C4<1>;
L_00000267768a3000 .functor AND 1, v0000026776933300_0, v0000026776934480_0, C4<1>, C4<1>;
L_00000267768a1cc0 .functor AND 1, L_00000267768a3000, L_0000026776961810, C4<1>, C4<1>;
L_00000267768a2430 .functor AND 1, v00000267769252d0_0, v0000026776924150_0, C4<1>, C4<1>;
L_00000267768a1d30 .functor AND 1, L_00000267768a2430, L_0000026776962710, C4<1>, C4<1>;
L_00000267768a3070 .functor AND 1, v0000026776951920_0, v00000267769532c0_0, C4<1>, C4<1>;
L_00000267768a24a0 .functor AND 1, L_00000267768a3070, L_0000026776962d50, C4<1>, C4<1>;
L_0000026776967860 .functor NOT 1, L_00000267768a2c80, C4<0>, C4<0>, C4<0>;
L_00000267769680b0 .functor NOT 1, L_00000267768a2c80, C4<0>, C4<0>, C4<0>;
L_000002677697d940 .functor NOT 1, L_00000267768a2c80, C4<0>, C4<0>, C4<0>;
L_000002677697e270 .functor NOT 1, L_00000267768a2c80, C4<0>, C4<0>, C4<0>;
L_000002677697e4a0 .functor NOT 1, L_00000267768a2c80, C4<0>, C4<0>, C4<0>;
L_00000267769e88e0 .functor BUFZ 32, v000002677694fa80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026776953cc0_0 .net "EX1_ALU_OPER1", 31 0, L_0000026776968350;  1 drivers
v00000267769539a0_0 .net "EX1_ALU_OPER2", 31 0, L_000002677697d7f0;  1 drivers
v0000026776953ae0_0 .net "EX1_PC", 31 0, v00000267769366e0_0;  1 drivers
v0000026776953ea0_0 .net "EX1_PFC", 31 0, v0000026776935c40_0;  1 drivers
v0000026776953d60_0 .net "EX1_PFC_to_IF", 31 0, L_0000026776960a50;  1 drivers
v0000026776953fe0_0 .net "EX1_forward_to_B", 31 0, v0000026776936320_0;  1 drivers
v0000026776953e00_0 .net "EX1_is_beq", 0 0, v0000026776936b40_0;  1 drivers
v0000026776954080_0 .net "EX1_is_bne", 0 0, v00000267769357e0_0;  1 drivers
v000002677694ca60_0 .net "EX1_is_jal", 0 0, v0000026776936460_0;  1 drivers
v000002677694cb00_0 .net "EX1_is_jr", 0 0, v0000026776936500_0;  1 drivers
v000002677694d820_0 .net "EX1_is_oper2_immed", 0 0, v0000026776936c80_0;  1 drivers
v000002677694d280_0 .net "EX1_memread", 0 0, v0000026776936780_0;  1 drivers
v000002677694cba0_0 .net "EX1_memwrite", 0 0, v0000026776935920_0;  1 drivers
v000002677694c9c0_0 .net "EX1_opcode", 11 0, v00000267769368c0_0;  1 drivers
v000002677694c2e0_0 .net "EX1_predicted", 0 0, v0000026776935ce0_0;  1 drivers
v000002677694e5e0_0 .net "EX1_rd_ind", 4 0, v0000026776936be0_0;  1 drivers
v000002677694e7c0_0 .net "EX1_rd_indzero", 0 0, v0000026776936140_0;  1 drivers
v000002677694d1e0_0 .net "EX1_regwrite", 0 0, v00000267769365a0_0;  1 drivers
v000002677694db40_0 .net "EX1_rs1", 31 0, v0000026776936d20_0;  1 drivers
v000002677694c740_0 .net "EX1_rs1_ind", 4 0, v0000026776935d80_0;  1 drivers
v000002677694d0a0_0 .net "EX1_rs2", 31 0, v0000026776936640_0;  1 drivers
v000002677694cc40_0 .net "EX1_rs2_ind", 4 0, v0000026776936960_0;  1 drivers
v000002677694e2c0_0 .net "EX1_rs2_out", 31 0, L_000002677697d8d0;  1 drivers
v000002677694cce0_0 .net "EX2_ALU_OPER1", 31 0, v0000026776933940_0;  1 drivers
v000002677694e720_0 .net "EX2_ALU_OPER2", 31 0, v0000026776932fe0_0;  1 drivers
v000002677694e680_0 .net "EX2_ALU_OUT", 31 0, L_000002677695f830;  1 drivers
v000002677694c880_0 .net "EX2_PC", 31 0, v0000026776934f20_0;  1 drivers
v000002677694cd80_0 .net "EX2_PFC_to_IF", 31 0, v0000026776934840_0;  1 drivers
v000002677694d140_0 .net "EX2_forward_to_B", 31 0, v0000026776934660_0;  1 drivers
v000002677694dd20_0 .net "EX2_is_beq", 0 0, v0000026776933080_0;  1 drivers
v000002677694c380_0 .net "EX2_is_bne", 0 0, v00000267769340c0_0;  1 drivers
v000002677694d000_0 .net "EX2_is_jal", 0 0, v0000026776933120_0;  1 drivers
v000002677694d3c0_0 .net "EX2_is_jr", 0 0, v00000267769331c0_0;  1 drivers
v000002677694e860_0 .net "EX2_is_oper2_immed", 0 0, v00000267769342a0_0;  1 drivers
v000002677694e400_0 .net "EX2_memread", 0 0, v0000026776934340_0;  1 drivers
v000002677694dbe0_0 .net "EX2_memwrite", 0 0, v0000026776933260_0;  1 drivers
v000002677694dc80_0 .net "EX2_opcode", 11 0, v00000267769347a0_0;  1 drivers
v000002677694d960_0 .net "EX2_predicted", 0 0, v00000267769348e0_0;  1 drivers
v000002677694c600_0 .net "EX2_rd_ind", 4 0, v00000267769343e0_0;  1 drivers
v000002677694ce20_0 .net "EX2_rd_indzero", 0 0, v0000026776934480_0;  1 drivers
v000002677694ddc0_0 .net "EX2_regwrite", 0 0, v0000026776933300_0;  1 drivers
v000002677694de60_0 .net "EX2_rs1", 31 0, v0000026776934fc0_0;  1 drivers
v000002677694c920_0 .net "EX2_rs1_ind", 4 0, v0000026776934520_0;  1 drivers
v000002677694df00_0 .net "EX2_rs2_ind", 4 0, v00000267769333a0_0;  1 drivers
v000002677694d320_0 .net "EX2_rs2_out", 31 0, v00000267769345c0_0;  1 drivers
v000002677694c6a0_0 .net "ID_INST", 31 0, v000002677693f4d0_0;  1 drivers
v000002677694dfa0_0 .net "ID_PC", 31 0, v000002677693f570_0;  1 drivers
v000002677694e040_0 .net "ID_PFC_to_EX", 31 0, L_0000026776965410;  1 drivers
v000002677694cec0_0 .net "ID_PFC_to_IF", 31 0, L_0000026776964970;  1 drivers
v000002677694e900_0 .net "ID_forward_to_B", 31 0, L_0000026776964830;  1 drivers
v000002677694daa0_0 .net "ID_is_beq", 0 0, L_0000026776963f70;  1 drivers
v000002677694d8c0_0 .net "ID_is_bne", 0 0, L_0000026776965eb0;  1 drivers
v000002677694d460_0 .net "ID_is_j", 0 0, L_0000026776965ff0;  1 drivers
v000002677694c1a0_0 .net "ID_is_jal", 0 0, L_0000026776966130;  1 drivers
v000002677694c7e0_0 .net "ID_is_jr", 0 0, L_0000026776964010;  1 drivers
v000002677694cf60_0 .net "ID_is_oper2_immed", 0 0, L_0000026776967550;  1 drivers
v000002677694e0e0_0 .net "ID_memread", 0 0, L_00000267769663b0;  1 drivers
v000002677694c240_0 .net "ID_memwrite", 0 0, L_0000026776965f50;  1 drivers
v000002677694c420_0 .net "ID_opcode", 11 0, v0000026776950ca0_0;  1 drivers
v000002677694d500_0 .net "ID_predicted", 0 0, v0000026776937b90_0;  1 drivers
v000002677694e4a0_0 .net "ID_rd_ind", 4 0, v0000026776950b60_0;  1 drivers
v000002677694d640_0 .net "ID_regwrite", 0 0, L_0000026776966450;  1 drivers
v000002677694e180_0 .net "ID_rs1", 31 0, v000002677693d590_0;  1 drivers
v000002677694c4c0_0 .net "ID_rs1_ind", 4 0, v0000026776950f20_0;  1 drivers
v000002677694da00_0 .net "ID_rs2", 31 0, v000002677693ef30_0;  1 drivers
v000002677694e220_0 .net "ID_rs2_ind", 4 0, v000002677694f080_0;  1 drivers
v000002677694c560_0 .net "IF_INST", 31 0, L_0000026776966ec0;  1 drivers
v000002677694e360_0 .net "IF_pc", 31 0, v000002677694fa80_0;  1 drivers
v000002677694d5a0_0 .net "MEM_ALU_OUT", 31 0, v00000267769239d0_0;  1 drivers
v000002677694d6e0_0 .net "MEM_Data_mem_out", 31 0, v0000026776951600_0;  1 drivers
v000002677694e540_0 .net "MEM_memread", 0 0, v0000026776923c50_0;  1 drivers
v000002677694d780_0 .net "MEM_memwrite", 0 0, v0000026776923390_0;  1 drivers
v0000026776961ef0_0 .net "MEM_opcode", 11 0, v0000026776924010_0;  1 drivers
v0000026776963250_0 .net "MEM_rd_ind", 4 0, v0000026776923cf0_0;  1 drivers
v00000267769625d0_0 .net "MEM_rd_indzero", 0 0, v0000026776924150_0;  1 drivers
v00000267769628f0_0 .net "MEM_regwrite", 0 0, v00000267769252d0_0;  1 drivers
v00000267769634d0_0 .net "MEM_rs2", 31 0, v0000026776924470_0;  1 drivers
v0000026776962cb0_0 .net "PC", 31 0, L_00000267769e88e0;  alias, 1 drivers
v0000026776961b30_0 .net "STALL_ID1_FLUSH", 0 0, v0000026776939df0_0;  1 drivers
v0000026776963110_0 .net "STALL_ID2_FLUSH", 0 0, v0000026776938db0_0;  1 drivers
v0000026776961090_0 .net "STALL_IF_FLUSH", 0 0, v000002677693c0f0_0;  1 drivers
v00000267769631b0_0 .net "WB_ALU_OUT", 31 0, v00000267769525a0_0;  1 drivers
v0000026776962fd0_0 .net "WB_Data_mem_out", 31 0, v0000026776952640_0;  1 drivers
v0000026776962490_0 .net "WB_memread", 0 0, v0000026776951ce0_0;  1 drivers
v0000026776961f90_0 .net "WB_rd_ind", 4 0, v0000026776951560_0;  1 drivers
v00000267769627b0_0 .net "WB_rd_indzero", 0 0, v00000267769532c0_0;  1 drivers
v0000026776963430_0 .net "WB_regwrite", 0 0, v0000026776951920_0;  1 drivers
v00000267769632f0_0 .net "Wrong_prediction", 0 0, L_000002677697e3c0;  1 drivers
v0000026776961270_0 .net *"_ivl_1", 0 0, L_00000267768a2740;  1 drivers
v0000026776960f50_0 .net *"_ivl_13", 0 0, L_00000267768a2e40;  1 drivers
v00000267769618b0_0 .net *"_ivl_14", 0 0, L_00000267769623f0;  1 drivers
v0000026776963390_0 .net *"_ivl_19", 0 0, L_00000267768a3000;  1 drivers
v0000026776961590_0 .net *"_ivl_2", 0 0, L_0000026776962670;  1 drivers
v0000026776962170_0 .net *"_ivl_20", 0 0, L_0000026776961810;  1 drivers
v0000026776962b70_0 .net *"_ivl_25", 0 0, L_00000267768a2430;  1 drivers
v0000026776961a90_0 .net *"_ivl_26", 0 0, L_0000026776962710;  1 drivers
v0000026776961310_0 .net *"_ivl_31", 0 0, L_00000267768a3070;  1 drivers
v0000026776961bd0_0 .net *"_ivl_32", 0 0, L_0000026776962d50;  1 drivers
v00000267769636b0_0 .net *"_ivl_40", 31 0, L_0000026776966590;  1 drivers
L_0000026776980c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026776962210_0 .net *"_ivl_43", 26 0, L_0000026776980c58;  1 drivers
L_0000026776980ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026776961130_0 .net/2u *"_ivl_44", 31 0, L_0000026776980ca0;  1 drivers
v0000026776961450_0 .net *"_ivl_52", 31 0, L_00000267769d5030;  1 drivers
L_0000026776980d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026776961d10_0 .net *"_ivl_55", 26 0, L_0000026776980d30;  1 drivers
L_0000026776980d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267769613b0_0 .net/2u *"_ivl_56", 31 0, L_0000026776980d78;  1 drivers
v0000026776962850_0 .net *"_ivl_7", 0 0, L_00000267768a2cf0;  1 drivers
v0000026776961c70_0 .net *"_ivl_8", 0 0, L_00000267769611d0;  1 drivers
v00000267769622b0_0 .net "alu_selA", 1 0, L_0000026776962c10;  1 drivers
v0000026776962f30_0 .net "alu_selB", 1 0, L_00000267769650f0;  1 drivers
v0000026776963070_0 .net "clk", 0 0, L_00000267768a2c80;  1 drivers
v0000026776962350_0 .var "cycles_consumed", 31 0;
v00000267769619f0_0 .net "exhaz", 0 0, L_00000267768a32a0;  1 drivers
v00000267769620d0_0 .net "exhaz2", 0 0, L_00000267768a1d30;  1 drivers
v00000267769614f0_0 .net "hlt", 0 0, v00000267769514c0_0;  1 drivers
v0000026776962990_0 .net "idhaz", 0 0, L_00000267768a1be0;  1 drivers
v0000026776962530_0 .net "idhaz2", 0 0, L_00000267768a1cc0;  1 drivers
v0000026776962df0_0 .net "if_id_write", 0 0, v000002677693c4b0_0;  1 drivers
v0000026776963570_0 .net "input_clk", 0 0, v0000026776963610_0;  1 drivers
v0000026776960ff0_0 .net "is_branch_and_taken", 0 0, L_0000026776967fd0;  1 drivers
v0000026776961950_0 .net "memhaz", 0 0, L_00000267768a2eb0;  1 drivers
v0000026776961db0_0 .net "memhaz2", 0 0, L_00000267768a24a0;  1 drivers
v0000026776961630_0 .net "pc_src", 2 0, L_0000026776963bb0;  1 drivers
v00000267769616d0_0 .net "pc_write", 0 0, v000002677693a430_0;  1 drivers
v0000026776962a30_0 .net "rst", 0 0, v0000026776961e50_0;  1 drivers
v0000026776962e90_0 .net "store_rs2_forward", 1 0, L_00000267769659b0;  1 drivers
v0000026776961770_0 .net "wdata_to_reg_file", 31 0, L_000002677697e510;  1 drivers
E_00000267768bc650/0 .event negedge, v0000026776938770_0;
E_00000267768bc650/1 .event posedge, v0000026776925370_0;
E_00000267768bc650 .event/or E_00000267768bc650/0, E_00000267768bc650/1;
L_0000026776962670 .cmp/eq 5, v00000267769343e0_0, v0000026776935d80_0;
L_00000267769611d0 .cmp/eq 5, v0000026776923cf0_0, v0000026776935d80_0;
L_00000267769623f0 .cmp/eq 5, v0000026776951560_0, v0000026776935d80_0;
L_0000026776961810 .cmp/eq 5, v00000267769343e0_0, v0000026776936960_0;
L_0000026776962710 .cmp/eq 5, v0000026776923cf0_0, v0000026776936960_0;
L_0000026776962d50 .cmp/eq 5, v0000026776951560_0, v0000026776936960_0;
L_0000026776966590 .concat [ 5 27 0 0], v0000026776950b60_0, L_0000026776980c58;
L_0000026776966090 .cmp/ne 32, L_0000026776966590, L_0000026776980ca0;
L_00000267769d5030 .concat [ 5 27 0 0], v00000267769343e0_0, L_0000026776980d30;
L_00000267769d5170 .cmp/ne 32, L_00000267769d5030, L_0000026776980d78;
S_00000267763cd990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000267768a1c50 .functor NOT 1, L_00000267768a32a0, C4<0>, C4<0>, C4<0>;
L_00000267768a2f20 .functor AND 1, L_00000267768a2eb0, L_00000267768a1c50, C4<1>, C4<1>;
L_00000267768a2350 .functor OR 1, L_00000267768a1be0, L_00000267768a2f20, C4<0>, C4<0>;
L_00000267768a23c0 .functor OR 1, L_00000267768a1be0, L_00000267768a32a0, C4<0>, C4<0>;
v00000267768c83c0_0 .net *"_ivl_12", 0 0, L_00000267768a23c0;  1 drivers
v00000267768c7c40_0 .net *"_ivl_2", 0 0, L_00000267768a1c50;  1 drivers
v00000267768c7ce0_0 .net *"_ivl_5", 0 0, L_00000267768a2f20;  1 drivers
v00000267768c7d80_0 .net *"_ivl_7", 0 0, L_00000267768a2350;  1 drivers
v00000267768c7ec0_0 .net "alu_selA", 1 0, L_0000026776962c10;  alias, 1 drivers
v00000267768c9680_0 .net "exhaz", 0 0, L_00000267768a32a0;  alias, 1 drivers
v00000267768c90e0_0 .net "idhaz", 0 0, L_00000267768a1be0;  alias, 1 drivers
v00000267768c7f60_0 .net "memhaz", 0 0, L_00000267768a2eb0;  alias, 1 drivers
L_0000026776962c10 .concat8 [ 1 1 0 0], L_00000267768a2350, L_00000267768a23c0;
S_00000267766c6030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000267768a3150 .functor NOT 1, L_00000267768a1d30, C4<0>, C4<0>, C4<0>;
L_00000267768a25f0 .functor AND 1, L_00000267768a24a0, L_00000267768a3150, C4<1>, C4<1>;
L_00000267768a1e10 .functor OR 1, L_00000267768a1cc0, L_00000267768a25f0, C4<0>, C4<0>;
L_00000267768a2660 .functor NOT 1, v0000026776936c80_0, C4<0>, C4<0>, C4<0>;
L_00000267768a26d0 .functor AND 1, L_00000267768a1e10, L_00000267768a2660, C4<1>, C4<1>;
L_00000267768a27b0 .functor OR 1, L_00000267768a1cc0, L_00000267768a1d30, C4<0>, C4<0>;
L_00000267768a2820 .functor NOT 1, v0000026776936c80_0, C4<0>, C4<0>, C4<0>;
L_00000267768a2900 .functor AND 1, L_00000267768a27b0, L_00000267768a2820, C4<1>, C4<1>;
v00000267768c9220_0 .net "EX1_is_oper2_immed", 0 0, v0000026776936c80_0;  alias, 1 drivers
v00000267768c92c0_0 .net *"_ivl_11", 0 0, L_00000267768a26d0;  1 drivers
v00000267768c7920_0 .net *"_ivl_16", 0 0, L_00000267768a27b0;  1 drivers
v00000267768c9400_0 .net *"_ivl_17", 0 0, L_00000267768a2820;  1 drivers
v00000267768c8000_0 .net *"_ivl_2", 0 0, L_00000267768a3150;  1 drivers
v00000267768c88c0_0 .net *"_ivl_20", 0 0, L_00000267768a2900;  1 drivers
v00000267768c8460_0 .net *"_ivl_5", 0 0, L_00000267768a25f0;  1 drivers
v00000267768c7ba0_0 .net *"_ivl_7", 0 0, L_00000267768a1e10;  1 drivers
v00000267768c9360_0 .net *"_ivl_8", 0 0, L_00000267768a2660;  1 drivers
v00000267768c8b40_0 .net "alu_selB", 1 0, L_00000267769650f0;  alias, 1 drivers
v00000267768c94a0_0 .net "exhaz", 0 0, L_00000267768a1d30;  alias, 1 drivers
v00000267768c8d20_0 .net "idhaz", 0 0, L_00000267768a1cc0;  alias, 1 drivers
v00000267768c7a60_0 .net "memhaz", 0 0, L_00000267768a24a0;  alias, 1 drivers
L_00000267769650f0 .concat8 [ 1 1 0 0], L_00000267768a26d0, L_00000267768a2900;
S_00000267766c61c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000267768a3700 .functor NOT 1, L_00000267768a1d30, C4<0>, C4<0>, C4<0>;
L_00000267768a37e0 .functor AND 1, L_00000267768a24a0, L_00000267768a3700, C4<1>, C4<1>;
L_00000267768a34d0 .functor OR 1, L_00000267768a1cc0, L_00000267768a37e0, C4<0>, C4<0>;
L_00000267768a3540 .functor OR 1, L_00000267768a1cc0, L_00000267768a1d30, C4<0>, C4<0>;
v00000267768c8140_0 .net *"_ivl_12", 0 0, L_00000267768a3540;  1 drivers
v00000267768c79c0_0 .net *"_ivl_2", 0 0, L_00000267768a3700;  1 drivers
v00000267768c8be0_0 .net *"_ivl_5", 0 0, L_00000267768a37e0;  1 drivers
v00000267768c8c80_0 .net *"_ivl_7", 0 0, L_00000267768a34d0;  1 drivers
v00000267768c7b00_0 .net "exhaz", 0 0, L_00000267768a1d30;  alias, 1 drivers
v00000267768c80a0_0 .net "idhaz", 0 0, L_00000267768a1cc0;  alias, 1 drivers
v0000026776843360_0 .net "memhaz", 0 0, L_00000267768a24a0;  alias, 1 drivers
v0000026776843680_0 .net "store_rs2_forward", 1 0, L_00000267769659b0;  alias, 1 drivers
L_00000267769659b0 .concat8 [ 1 1 0 0], L_00000267768a34d0, L_00000267768a3540;
S_00000267763c69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000026776844c60_0 .net "EX_ALU_OUT", 31 0, L_000002677695f830;  alias, 1 drivers
v0000026776842fa0_0 .net "EX_memread", 0 0, v0000026776934340_0;  alias, 1 drivers
v00000267768300b0_0 .net "EX_memwrite", 0 0, v0000026776933260_0;  alias, 1 drivers
v000002677682e670_0 .net "EX_opcode", 11 0, v00000267769347a0_0;  alias, 1 drivers
v0000026776923bb0_0 .net "EX_rd_ind", 4 0, v00000267769343e0_0;  alias, 1 drivers
v0000026776923610_0 .net "EX_rd_indzero", 0 0, L_00000267769d5170;  1 drivers
v0000026776925050_0 .net "EX_regwrite", 0 0, v0000026776933300_0;  alias, 1 drivers
v0000026776923430_0 .net "EX_rs2_out", 31 0, v00000267769345c0_0;  alias, 1 drivers
v00000267769239d0_0 .var "MEM_ALU_OUT", 31 0;
v0000026776923c50_0 .var "MEM_memread", 0 0;
v0000026776923390_0 .var "MEM_memwrite", 0 0;
v0000026776924010_0 .var "MEM_opcode", 11 0;
v0000026776923cf0_0 .var "MEM_rd_ind", 4 0;
v0000026776924150_0 .var "MEM_rd_indzero", 0 0;
v00000267769252d0_0 .var "MEM_regwrite", 0 0;
v0000026776924470_0 .var "MEM_rs2", 31 0;
v0000026776923b10_0 .net "clk", 0 0, L_000002677697e270;  1 drivers
v0000026776925370_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
E_00000267768bc810 .event posedge, v0000026776925370_0, v0000026776923b10_0;
S_00000267763c6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000267766d1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000267766d14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000267766d1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000267766d1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000267766d1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000267766d15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000267766d15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000267766d1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000267766d1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000267766d1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000267766d16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000267766d16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000267766d1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000267766d1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000267766d17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000267766d17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000267766d1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000267766d1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000267766d1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000267766d18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000267766d18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000267766d1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000267766d1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000267766d1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000267766d19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002677697c750 .functor XOR 1, L_000002677697d550, v00000267769348e0_0, C4<0>, C4<0>;
L_000002677697c830 .functor NOT 1, L_000002677697c750, C4<0>, C4<0>, C4<0>;
L_000002677697e2e0 .functor OR 1, v0000026776961e50_0, L_000002677697c830, C4<0>, C4<0>;
L_000002677697e3c0 .functor NOT 1, L_000002677697e2e0, C4<0>, C4<0>, C4<0>;
v00000267769297e0_0 .net "ALU_OP", 3 0, v00000267769292e0_0;  1 drivers
v0000026776929ce0_0 .net "BranchDecision", 0 0, L_000002677697d550;  1 drivers
v000002677692a280_0 .net "CF", 0 0, v0000026776928e80_0;  1 drivers
v000002677692a6e0_0 .net "EX_opcode", 11 0, v00000267769347a0_0;  alias, 1 drivers
v0000026776929ba0_0 .net "Wrong_prediction", 0 0, L_000002677697e3c0;  alias, 1 drivers
v000002677692ad20_0 .net "ZF", 0 0, L_000002677697c670;  1 drivers
L_0000026776980ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002677692adc0_0 .net/2u *"_ivl_0", 31 0, L_0000026776980ce8;  1 drivers
v000002677692ab40_0 .net *"_ivl_11", 0 0, L_000002677697e2e0;  1 drivers
v0000026776929ec0_0 .net *"_ivl_2", 31 0, L_000002677695e890;  1 drivers
v0000026776929c40_0 .net *"_ivl_6", 0 0, L_000002677697c750;  1 drivers
v000002677692a0a0_0 .net *"_ivl_8", 0 0, L_000002677697c830;  1 drivers
v000002677692abe0_0 .net "alu_out", 31 0, L_000002677695f830;  alias, 1 drivers
v000002677692ae60_0 .net "alu_outw", 31 0, v0000026776929740_0;  1 drivers
v000002677692af00_0 .net "is_beq", 0 0, v0000026776933080_0;  alias, 1 drivers
v0000026776929880_0 .net "is_bne", 0 0, v00000267769340c0_0;  alias, 1 drivers
v0000026776929d80_0 .net "is_jal", 0 0, v0000026776933120_0;  alias, 1 drivers
v0000026776929a60_0 .net "oper1", 31 0, v0000026776933940_0;  alias, 1 drivers
v000002677692a1e0_0 .net "oper2", 31 0, v0000026776932fe0_0;  alias, 1 drivers
v000002677692a460_0 .net "pc", 31 0, v0000026776934f20_0;  alias, 1 drivers
v000002677692a140_0 .net "predicted", 0 0, v00000267769348e0_0;  alias, 1 drivers
v000002677692a320_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
L_000002677695e890 .arith/sum 32, v0000026776934f20_0, L_0000026776980ce8;
L_000002677695f830 .functor MUXZ 32, v0000026776929740_0, L_000002677695e890, v0000026776933120_0, C4<>;
S_00000267766e9aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000267763c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002677697d630 .functor AND 1, v0000026776933080_0, L_000002677697e190, C4<1>, C4<1>;
L_000002677697d320 .functor NOT 1, L_000002677697e190, C4<0>, C4<0>, C4<0>;
L_000002677697d4e0 .functor AND 1, v00000267769340c0_0, L_000002677697d320, C4<1>, C4<1>;
L_000002677697d550 .functor OR 1, L_000002677697d630, L_000002677697d4e0, C4<0>, C4<0>;
v0000026776927ee0_0 .net "BranchDecision", 0 0, L_000002677697d550;  alias, 1 drivers
v0000026776928340_0 .net *"_ivl_2", 0 0, L_000002677697d320;  1 drivers
v0000026776928480_0 .net "is_beq", 0 0, v0000026776933080_0;  alias, 1 drivers
v0000026776927b20_0 .net "is_beq_taken", 0 0, L_000002677697d630;  1 drivers
v0000026776928520_0 .net "is_bne", 0 0, v00000267769340c0_0;  alias, 1 drivers
v0000026776928700_0 .net "is_bne_taken", 0 0, L_000002677697d4e0;  1 drivers
v00000267769287a0_0 .net "is_eq", 0 0, L_000002677697e190;  1 drivers
v0000026776928840_0 .net "oper1", 31 0, v0000026776933940_0;  alias, 1 drivers
v0000026776928d40_0 .net "oper2", 31 0, v0000026776932fe0_0;  alias, 1 drivers
S_00000267766e9c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000267766e9aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002677697cad0 .functor XOR 1, L_000002677695e930, L_000002677695f8d0, C4<0>, C4<0>;
L_000002677697d9b0 .functor XOR 1, L_000002677695e9d0, L_000002677695eb10, C4<0>, C4<0>;
L_000002677697d390 .functor XOR 1, L_000002677695f330, L_000002677695ebb0, C4<0>, C4<0>;
L_000002677697cb40 .functor XOR 1, L_000002677695f970, L_000002677695ec50, C4<0>, C4<0>;
L_000002677697ce50 .functor XOR 1, L_000002677695eed0, L_000002677695ef70, C4<0>, C4<0>;
L_000002677697d240 .functor XOR 1, L_000002677695f010, L_000002677695f1f0, C4<0>, C4<0>;
L_000002677697da20 .functor XOR 1, L_00000267769d4450, L_00000267769d48b0, C4<0>, C4<0>;
L_000002677697cf30 .functor XOR 1, L_00000267769d4810, L_00000267769d28d0, C4<0>, C4<0>;
L_000002677697d2b0 .functor XOR 1, L_00000267769d3cd0, L_00000267769d49f0, C4<0>, C4<0>;
L_000002677697dcc0 .functor XOR 1, L_00000267769d3ff0, L_00000267769d2dd0, C4<0>, C4<0>;
L_000002677697db00 .functor XOR 1, L_00000267769d2bf0, L_00000267769d3230, C4<0>, C4<0>;
L_000002677697d400 .functor XOR 1, L_00000267769d2fb0, L_00000267769d34b0, C4<0>, C4<0>;
L_000002677697da90 .functor XOR 1, L_00000267769d3870, L_00000267769d4db0, C4<0>, C4<0>;
L_000002677697cc20 .functor XOR 1, L_00000267769d32d0, L_00000267769d4090, C4<0>, C4<0>;
L_000002677697dc50 .functor XOR 1, L_00000267769d4c70, L_00000267769d3d70, C4<0>, C4<0>;
L_000002677697d160 .functor XOR 1, L_00000267769d3190, L_00000267769d3690, C4<0>, C4<0>;
L_000002677697db70 .functor XOR 1, L_00000267769d30f0, L_00000267769d4d10, C4<0>, C4<0>;
L_000002677697cbb0 .functor XOR 1, L_00000267769d2e70, L_00000267769d3af0, C4<0>, C4<0>;
L_000002677697c600 .functor XOR 1, L_00000267769d4950, L_00000267769d4a90, C4<0>, C4<0>;
L_000002677697dd30 .functor XOR 1, L_00000267769d3730, L_00000267769d4130, C4<0>, C4<0>;
L_000002677697dfd0 .functor XOR 1, L_00000267769d44f0, L_00000267769d3370, C4<0>, C4<0>;
L_000002677697cd00 .functor XOR 1, L_00000267769d41d0, L_00000267769d3910, C4<0>, C4<0>;
L_000002677697d6a0 .functor XOR 1, L_00000267769d2ab0, L_00000267769d39b0, C4<0>, C4<0>;
L_000002677697c6e0 .functor XOR 1, L_00000267769d3e10, L_00000267769d2830, C4<0>, C4<0>;
L_000002677697cd70 .functor XOR 1, L_00000267769d3410, L_00000267769d3a50, C4<0>, C4<0>;
L_000002677697de10 .functor XOR 1, L_00000267769d2970, L_00000267769d3550, C4<0>, C4<0>;
L_000002677697de80 .functor XOR 1, L_00000267769d3eb0, L_00000267769d4b30, C4<0>, C4<0>;
L_000002677697d1d0 .functor XOR 1, L_00000267769d2a10, L_00000267769d2d30, C4<0>, C4<0>;
L_000002677697def0 .functor XOR 1, L_00000267769d4bd0, L_00000267769d35f0, C4<0>, C4<0>;
L_000002677697d470 .functor XOR 1, L_00000267769d4270, L_00000267769d4e50, C4<0>, C4<0>;
L_000002677697df60 .functor XOR 1, L_00000267769d4310, L_00000267769d37d0, C4<0>, C4<0>;
L_000002677697c8a0 .functor XOR 1, L_00000267769d3b90, L_00000267769d3f50, C4<0>, C4<0>;
L_000002677697e190/0/0 .functor OR 1, L_00000267769d4770, L_00000267769d4ef0, L_00000267769d2f10, L_00000267769d43b0;
L_000002677697e190/0/4 .functor OR 1, L_00000267769d2790, L_00000267769d4590, L_00000267769d2b50, L_00000267769d4630;
L_000002677697e190/0/8 .functor OR 1, L_00000267769d2c90, L_00000267769d46d0, L_00000267769d3050, L_00000267769d5fd0;
L_000002677697e190/0/12 .functor OR 1, L_00000267769d55d0, L_00000267769d53f0, L_00000267769d6ed0, L_00000267769d5490;
L_000002677697e190/0/16 .functor OR 1, L_00000267769d6e30, L_00000267769d50d0, L_00000267769d5cb0, L_00000267769d6b10;
L_000002677697e190/0/20 .functor OR 1, L_00000267769d5ad0, L_00000267769d5a30, L_00000267769d7290, L_00000267769d5df0;
L_000002677697e190/0/24 .functor OR 1, L_00000267769d6570, L_00000267769d62f0, L_00000267769d5f30, L_00000267769d58f0;
L_000002677697e190/0/28 .functor OR 1, L_00000267769d61b0, L_00000267769d6bb0, L_00000267769d5b70, L_00000267769d6750;
L_000002677697e190/1/0 .functor OR 1, L_000002677697e190/0/0, L_000002677697e190/0/4, L_000002677697e190/0/8, L_000002677697e190/0/12;
L_000002677697e190/1/4 .functor OR 1, L_000002677697e190/0/16, L_000002677697e190/0/20, L_000002677697e190/0/24, L_000002677697e190/0/28;
L_000002677697e190 .functor NOR 1, L_000002677697e190/1/0, L_000002677697e190/1/4, C4<0>, C4<0>;
v0000026776923e30_0 .net *"_ivl_0", 0 0, L_000002677697cad0;  1 drivers
v0000026776924b50_0 .net *"_ivl_101", 0 0, L_00000267769d4d10;  1 drivers
v0000026776924bf0_0 .net *"_ivl_102", 0 0, L_000002677697cbb0;  1 drivers
v00000267769234d0_0 .net *"_ivl_105", 0 0, L_00000267769d2e70;  1 drivers
v0000026776923a70_0 .net *"_ivl_107", 0 0, L_00000267769d3af0;  1 drivers
v0000026776924330_0 .net *"_ivl_108", 0 0, L_000002677697c600;  1 drivers
v00000267769236b0_0 .net *"_ivl_11", 0 0, L_000002677695eb10;  1 drivers
v00000267769237f0_0 .net *"_ivl_111", 0 0, L_00000267769d4950;  1 drivers
v00000267769240b0_0 .net *"_ivl_113", 0 0, L_00000267769d4a90;  1 drivers
v0000026776923d90_0 .net *"_ivl_114", 0 0, L_000002677697dd30;  1 drivers
v0000026776923070_0 .net *"_ivl_117", 0 0, L_00000267769d3730;  1 drivers
v00000267769243d0_0 .net *"_ivl_119", 0 0, L_00000267769d4130;  1 drivers
v0000026776923570_0 .net *"_ivl_12", 0 0, L_000002677697d390;  1 drivers
v0000026776924830_0 .net *"_ivl_120", 0 0, L_000002677697dfd0;  1 drivers
v0000026776923750_0 .net *"_ivl_123", 0 0, L_00000267769d44f0;  1 drivers
v00000267769241f0_0 .net *"_ivl_125", 0 0, L_00000267769d3370;  1 drivers
v0000026776924dd0_0 .net *"_ivl_126", 0 0, L_000002677697cd00;  1 drivers
v0000026776923ed0_0 .net *"_ivl_129", 0 0, L_00000267769d41d0;  1 drivers
v0000026776924fb0_0 .net *"_ivl_131", 0 0, L_00000267769d3910;  1 drivers
v0000026776924c90_0 .net *"_ivl_132", 0 0, L_000002677697d6a0;  1 drivers
v0000026776925550_0 .net *"_ivl_135", 0 0, L_00000267769d2ab0;  1 drivers
v00000267769250f0_0 .net *"_ivl_137", 0 0, L_00000267769d39b0;  1 drivers
v0000026776924a10_0 .net *"_ivl_138", 0 0, L_000002677697c6e0;  1 drivers
v0000026776923890_0 .net *"_ivl_141", 0 0, L_00000267769d3e10;  1 drivers
v0000026776923f70_0 .net *"_ivl_143", 0 0, L_00000267769d2830;  1 drivers
v0000026776925190_0 .net *"_ivl_144", 0 0, L_000002677697cd70;  1 drivers
v00000267769255f0_0 .net *"_ivl_147", 0 0, L_00000267769d3410;  1 drivers
v0000026776925690_0 .net *"_ivl_149", 0 0, L_00000267769d3a50;  1 drivers
v0000026776923930_0 .net *"_ivl_15", 0 0, L_000002677695f330;  1 drivers
v0000026776924290_0 .net *"_ivl_150", 0 0, L_000002677697de10;  1 drivers
v0000026776924510_0 .net *"_ivl_153", 0 0, L_00000267769d2970;  1 drivers
v0000026776924d30_0 .net *"_ivl_155", 0 0, L_00000267769d3550;  1 drivers
v0000026776924e70_0 .net *"_ivl_156", 0 0, L_000002677697de80;  1 drivers
v00000267769245b0_0 .net *"_ivl_159", 0 0, L_00000267769d3eb0;  1 drivers
v00000267769246f0_0 .net *"_ivl_161", 0 0, L_00000267769d4b30;  1 drivers
v0000026776924f10_0 .net *"_ivl_162", 0 0, L_000002677697d1d0;  1 drivers
v0000026776924790_0 .net *"_ivl_165", 0 0, L_00000267769d2a10;  1 drivers
v00000267769248d0_0 .net *"_ivl_167", 0 0, L_00000267769d2d30;  1 drivers
v0000026776925730_0 .net *"_ivl_168", 0 0, L_000002677697def0;  1 drivers
v0000026776925230_0 .net *"_ivl_17", 0 0, L_000002677695ebb0;  1 drivers
v0000026776924970_0 .net *"_ivl_171", 0 0, L_00000267769d4bd0;  1 drivers
v0000026776924ab0_0 .net *"_ivl_173", 0 0, L_00000267769d35f0;  1 drivers
v0000026776925410_0 .net *"_ivl_174", 0 0, L_000002677697d470;  1 drivers
v00000267769254b0_0 .net *"_ivl_177", 0 0, L_00000267769d4270;  1 drivers
v0000026776923110_0 .net *"_ivl_179", 0 0, L_00000267769d4e50;  1 drivers
v00000267769257d0_0 .net *"_ivl_18", 0 0, L_000002677697cb40;  1 drivers
v00000267769231b0_0 .net *"_ivl_180", 0 0, L_000002677697df60;  1 drivers
v0000026776923250_0 .net *"_ivl_183", 0 0, L_00000267769d4310;  1 drivers
v00000267769232f0_0 .net *"_ivl_185", 0 0, L_00000267769d37d0;  1 drivers
v0000026776926950_0 .net *"_ivl_186", 0 0, L_000002677697c8a0;  1 drivers
v00000267769259b0_0 .net *"_ivl_190", 0 0, L_00000267769d3b90;  1 drivers
v0000026776925910_0 .net *"_ivl_192", 0 0, L_00000267769d3f50;  1 drivers
v0000026776925ff0_0 .net *"_ivl_194", 0 0, L_00000267769d4770;  1 drivers
v0000026776926db0_0 .net *"_ivl_196", 0 0, L_00000267769d4ef0;  1 drivers
v0000026776926130_0 .net *"_ivl_198", 0 0, L_00000267769d2f10;  1 drivers
v0000026776925e10_0 .net *"_ivl_200", 0 0, L_00000267769d43b0;  1 drivers
v00000267769269f0_0 .net *"_ivl_202", 0 0, L_00000267769d2790;  1 drivers
v0000026776926e50_0 .net *"_ivl_204", 0 0, L_00000267769d4590;  1 drivers
v0000026776925eb0_0 .net *"_ivl_206", 0 0, L_00000267769d2b50;  1 drivers
v0000026776926450_0 .net *"_ivl_208", 0 0, L_00000267769d4630;  1 drivers
v0000026776926770_0 .net *"_ivl_21", 0 0, L_000002677695f970;  1 drivers
v00000267769264f0_0 .net *"_ivl_210", 0 0, L_00000267769d2c90;  1 drivers
v0000026776926ef0_0 .net *"_ivl_212", 0 0, L_00000267769d46d0;  1 drivers
v0000026776926630_0 .net *"_ivl_214", 0 0, L_00000267769d3050;  1 drivers
v0000026776926bd0_0 .net *"_ivl_216", 0 0, L_00000267769d5fd0;  1 drivers
v0000026776925870_0 .net *"_ivl_218", 0 0, L_00000267769d55d0;  1 drivers
v00000267769261d0_0 .net *"_ivl_220", 0 0, L_00000267769d53f0;  1 drivers
v0000026776926270_0 .net *"_ivl_222", 0 0, L_00000267769d6ed0;  1 drivers
v0000026776926c70_0 .net *"_ivl_224", 0 0, L_00000267769d5490;  1 drivers
v0000026776925d70_0 .net *"_ivl_226", 0 0, L_00000267769d6e30;  1 drivers
v0000026776926d10_0 .net *"_ivl_228", 0 0, L_00000267769d50d0;  1 drivers
v0000026776925a50_0 .net *"_ivl_23", 0 0, L_000002677695ec50;  1 drivers
v0000026776926590_0 .net *"_ivl_230", 0 0, L_00000267769d5cb0;  1 drivers
v0000026776925cd0_0 .net *"_ivl_232", 0 0, L_00000267769d6b10;  1 drivers
v0000026776926090_0 .net *"_ivl_234", 0 0, L_00000267769d5ad0;  1 drivers
v0000026776926310_0 .net *"_ivl_236", 0 0, L_00000267769d5a30;  1 drivers
v0000026776925c30_0 .net *"_ivl_238", 0 0, L_00000267769d7290;  1 drivers
v0000026776926a90_0 .net *"_ivl_24", 0 0, L_000002677697ce50;  1 drivers
v00000267769266d0_0 .net *"_ivl_240", 0 0, L_00000267769d5df0;  1 drivers
v0000026776925af0_0 .net *"_ivl_242", 0 0, L_00000267769d6570;  1 drivers
v0000026776926810_0 .net *"_ivl_244", 0 0, L_00000267769d62f0;  1 drivers
v00000267769263b0_0 .net *"_ivl_246", 0 0, L_00000267769d5f30;  1 drivers
v0000026776925b90_0 .net *"_ivl_248", 0 0, L_00000267769d58f0;  1 drivers
v00000267769268b0_0 .net *"_ivl_250", 0 0, L_00000267769d61b0;  1 drivers
v0000026776926b30_0 .net *"_ivl_252", 0 0, L_00000267769d6bb0;  1 drivers
v0000026776925f50_0 .net *"_ivl_254", 0 0, L_00000267769d5b70;  1 drivers
v00000267768444e0_0 .net *"_ivl_256", 0 0, L_00000267769d6750;  1 drivers
v0000026776927440_0 .net *"_ivl_27", 0 0, L_000002677695eed0;  1 drivers
v0000026776927620_0 .net *"_ivl_29", 0 0, L_000002677695ef70;  1 drivers
v0000026776928f20_0 .net *"_ivl_3", 0 0, L_000002677695e930;  1 drivers
v0000026776928980_0 .net *"_ivl_30", 0 0, L_000002677697d240;  1 drivers
v0000026776927800_0 .net *"_ivl_33", 0 0, L_000002677695f010;  1 drivers
v0000026776928020_0 .net *"_ivl_35", 0 0, L_000002677695f1f0;  1 drivers
v00000267769271c0_0 .net *"_ivl_36", 0 0, L_000002677697da20;  1 drivers
v00000267769294c0_0 .net *"_ivl_39", 0 0, L_00000267769d4450;  1 drivers
v00000267769278a0_0 .net *"_ivl_41", 0 0, L_00000267769d48b0;  1 drivers
v0000026776928ac0_0 .net *"_ivl_42", 0 0, L_000002677697cf30;  1 drivers
v0000026776927c60_0 .net *"_ivl_45", 0 0, L_00000267769d4810;  1 drivers
v0000026776929420_0 .net *"_ivl_47", 0 0, L_00000267769d28d0;  1 drivers
v0000026776927120_0 .net *"_ivl_48", 0 0, L_000002677697d2b0;  1 drivers
v0000026776928a20_0 .net *"_ivl_5", 0 0, L_000002677695f8d0;  1 drivers
v0000026776928160_0 .net *"_ivl_51", 0 0, L_00000267769d3cd0;  1 drivers
v00000267769285c0_0 .net *"_ivl_53", 0 0, L_00000267769d49f0;  1 drivers
v00000267769288e0_0 .net *"_ivl_54", 0 0, L_000002677697dcc0;  1 drivers
v0000026776928200_0 .net *"_ivl_57", 0 0, L_00000267769d3ff0;  1 drivers
v0000026776929060_0 .net *"_ivl_59", 0 0, L_00000267769d2dd0;  1 drivers
v0000026776928b60_0 .net *"_ivl_6", 0 0, L_000002677697d9b0;  1 drivers
v0000026776927f80_0 .net *"_ivl_60", 0 0, L_000002677697db00;  1 drivers
v0000026776928c00_0 .net *"_ivl_63", 0 0, L_00000267769d2bf0;  1 drivers
v0000026776929240_0 .net *"_ivl_65", 0 0, L_00000267769d3230;  1 drivers
v0000026776927260_0 .net *"_ivl_66", 0 0, L_000002677697d400;  1 drivers
v00000267769274e0_0 .net *"_ivl_69", 0 0, L_00000267769d2fb0;  1 drivers
v00000267769283e0_0 .net *"_ivl_71", 0 0, L_00000267769d34b0;  1 drivers
v0000026776928de0_0 .net *"_ivl_72", 0 0, L_000002677697da90;  1 drivers
v0000026776927d00_0 .net *"_ivl_75", 0 0, L_00000267769d3870;  1 drivers
v0000026776927080_0 .net *"_ivl_77", 0 0, L_00000267769d4db0;  1 drivers
v0000026776927300_0 .net *"_ivl_78", 0 0, L_000002677697cc20;  1 drivers
v0000026776928660_0 .net *"_ivl_81", 0 0, L_00000267769d32d0;  1 drivers
v0000026776927da0_0 .net *"_ivl_83", 0 0, L_00000267769d4090;  1 drivers
v0000026776929560_0 .net *"_ivl_84", 0 0, L_000002677697dc50;  1 drivers
v0000026776929600_0 .net *"_ivl_87", 0 0, L_00000267769d4c70;  1 drivers
v00000267769279e0_0 .net *"_ivl_89", 0 0, L_00000267769d3d70;  1 drivers
v00000267769280c0_0 .net *"_ivl_9", 0 0, L_000002677695e9d0;  1 drivers
v0000026776927760_0 .net *"_ivl_90", 0 0, L_000002677697d160;  1 drivers
v00000267769273a0_0 .net *"_ivl_93", 0 0, L_00000267769d3190;  1 drivers
v0000026776927580_0 .net *"_ivl_95", 0 0, L_00000267769d3690;  1 drivers
v0000026776929100_0 .net *"_ivl_96", 0 0, L_000002677697db70;  1 drivers
v00000267769276c0_0 .net *"_ivl_99", 0 0, L_00000267769d30f0;  1 drivers
v0000026776928ca0_0 .net "a", 31 0, v0000026776933940_0;  alias, 1 drivers
v00000267769282a0_0 .net "b", 31 0, v0000026776932fe0_0;  alias, 1 drivers
v00000267769296a0_0 .net "out", 0 0, L_000002677697e190;  alias, 1 drivers
v0000026776927e40_0 .net "temp", 31 0, L_00000267769d3c30;  1 drivers
L_000002677695e930 .part v0000026776933940_0, 0, 1;
L_000002677695f8d0 .part v0000026776932fe0_0, 0, 1;
L_000002677695e9d0 .part v0000026776933940_0, 1, 1;
L_000002677695eb10 .part v0000026776932fe0_0, 1, 1;
L_000002677695f330 .part v0000026776933940_0, 2, 1;
L_000002677695ebb0 .part v0000026776932fe0_0, 2, 1;
L_000002677695f970 .part v0000026776933940_0, 3, 1;
L_000002677695ec50 .part v0000026776932fe0_0, 3, 1;
L_000002677695eed0 .part v0000026776933940_0, 4, 1;
L_000002677695ef70 .part v0000026776932fe0_0, 4, 1;
L_000002677695f010 .part v0000026776933940_0, 5, 1;
L_000002677695f1f0 .part v0000026776932fe0_0, 5, 1;
L_00000267769d4450 .part v0000026776933940_0, 6, 1;
L_00000267769d48b0 .part v0000026776932fe0_0, 6, 1;
L_00000267769d4810 .part v0000026776933940_0, 7, 1;
L_00000267769d28d0 .part v0000026776932fe0_0, 7, 1;
L_00000267769d3cd0 .part v0000026776933940_0, 8, 1;
L_00000267769d49f0 .part v0000026776932fe0_0, 8, 1;
L_00000267769d3ff0 .part v0000026776933940_0, 9, 1;
L_00000267769d2dd0 .part v0000026776932fe0_0, 9, 1;
L_00000267769d2bf0 .part v0000026776933940_0, 10, 1;
L_00000267769d3230 .part v0000026776932fe0_0, 10, 1;
L_00000267769d2fb0 .part v0000026776933940_0, 11, 1;
L_00000267769d34b0 .part v0000026776932fe0_0, 11, 1;
L_00000267769d3870 .part v0000026776933940_0, 12, 1;
L_00000267769d4db0 .part v0000026776932fe0_0, 12, 1;
L_00000267769d32d0 .part v0000026776933940_0, 13, 1;
L_00000267769d4090 .part v0000026776932fe0_0, 13, 1;
L_00000267769d4c70 .part v0000026776933940_0, 14, 1;
L_00000267769d3d70 .part v0000026776932fe0_0, 14, 1;
L_00000267769d3190 .part v0000026776933940_0, 15, 1;
L_00000267769d3690 .part v0000026776932fe0_0, 15, 1;
L_00000267769d30f0 .part v0000026776933940_0, 16, 1;
L_00000267769d4d10 .part v0000026776932fe0_0, 16, 1;
L_00000267769d2e70 .part v0000026776933940_0, 17, 1;
L_00000267769d3af0 .part v0000026776932fe0_0, 17, 1;
L_00000267769d4950 .part v0000026776933940_0, 18, 1;
L_00000267769d4a90 .part v0000026776932fe0_0, 18, 1;
L_00000267769d3730 .part v0000026776933940_0, 19, 1;
L_00000267769d4130 .part v0000026776932fe0_0, 19, 1;
L_00000267769d44f0 .part v0000026776933940_0, 20, 1;
L_00000267769d3370 .part v0000026776932fe0_0, 20, 1;
L_00000267769d41d0 .part v0000026776933940_0, 21, 1;
L_00000267769d3910 .part v0000026776932fe0_0, 21, 1;
L_00000267769d2ab0 .part v0000026776933940_0, 22, 1;
L_00000267769d39b0 .part v0000026776932fe0_0, 22, 1;
L_00000267769d3e10 .part v0000026776933940_0, 23, 1;
L_00000267769d2830 .part v0000026776932fe0_0, 23, 1;
L_00000267769d3410 .part v0000026776933940_0, 24, 1;
L_00000267769d3a50 .part v0000026776932fe0_0, 24, 1;
L_00000267769d2970 .part v0000026776933940_0, 25, 1;
L_00000267769d3550 .part v0000026776932fe0_0, 25, 1;
L_00000267769d3eb0 .part v0000026776933940_0, 26, 1;
L_00000267769d4b30 .part v0000026776932fe0_0, 26, 1;
L_00000267769d2a10 .part v0000026776933940_0, 27, 1;
L_00000267769d2d30 .part v0000026776932fe0_0, 27, 1;
L_00000267769d4bd0 .part v0000026776933940_0, 28, 1;
L_00000267769d35f0 .part v0000026776932fe0_0, 28, 1;
L_00000267769d4270 .part v0000026776933940_0, 29, 1;
L_00000267769d4e50 .part v0000026776932fe0_0, 29, 1;
L_00000267769d4310 .part v0000026776933940_0, 30, 1;
L_00000267769d37d0 .part v0000026776932fe0_0, 30, 1;
LS_00000267769d3c30_0_0 .concat8 [ 1 1 1 1], L_000002677697cad0, L_000002677697d9b0, L_000002677697d390, L_000002677697cb40;
LS_00000267769d3c30_0_4 .concat8 [ 1 1 1 1], L_000002677697ce50, L_000002677697d240, L_000002677697da20, L_000002677697cf30;
LS_00000267769d3c30_0_8 .concat8 [ 1 1 1 1], L_000002677697d2b0, L_000002677697dcc0, L_000002677697db00, L_000002677697d400;
LS_00000267769d3c30_0_12 .concat8 [ 1 1 1 1], L_000002677697da90, L_000002677697cc20, L_000002677697dc50, L_000002677697d160;
LS_00000267769d3c30_0_16 .concat8 [ 1 1 1 1], L_000002677697db70, L_000002677697cbb0, L_000002677697c600, L_000002677697dd30;
LS_00000267769d3c30_0_20 .concat8 [ 1 1 1 1], L_000002677697dfd0, L_000002677697cd00, L_000002677697d6a0, L_000002677697c6e0;
LS_00000267769d3c30_0_24 .concat8 [ 1 1 1 1], L_000002677697cd70, L_000002677697de10, L_000002677697de80, L_000002677697d1d0;
LS_00000267769d3c30_0_28 .concat8 [ 1 1 1 1], L_000002677697def0, L_000002677697d470, L_000002677697df60, L_000002677697c8a0;
LS_00000267769d3c30_1_0 .concat8 [ 4 4 4 4], LS_00000267769d3c30_0_0, LS_00000267769d3c30_0_4, LS_00000267769d3c30_0_8, LS_00000267769d3c30_0_12;
LS_00000267769d3c30_1_4 .concat8 [ 4 4 4 4], LS_00000267769d3c30_0_16, LS_00000267769d3c30_0_20, LS_00000267769d3c30_0_24, LS_00000267769d3c30_0_28;
L_00000267769d3c30 .concat8 [ 16 16 0 0], LS_00000267769d3c30_1_0, LS_00000267769d3c30_1_4;
L_00000267769d3b90 .part v0000026776933940_0, 31, 1;
L_00000267769d3f50 .part v0000026776932fe0_0, 31, 1;
L_00000267769d4770 .part L_00000267769d3c30, 0, 1;
L_00000267769d4ef0 .part L_00000267769d3c30, 1, 1;
L_00000267769d2f10 .part L_00000267769d3c30, 2, 1;
L_00000267769d43b0 .part L_00000267769d3c30, 3, 1;
L_00000267769d2790 .part L_00000267769d3c30, 4, 1;
L_00000267769d4590 .part L_00000267769d3c30, 5, 1;
L_00000267769d2b50 .part L_00000267769d3c30, 6, 1;
L_00000267769d4630 .part L_00000267769d3c30, 7, 1;
L_00000267769d2c90 .part L_00000267769d3c30, 8, 1;
L_00000267769d46d0 .part L_00000267769d3c30, 9, 1;
L_00000267769d3050 .part L_00000267769d3c30, 10, 1;
L_00000267769d5fd0 .part L_00000267769d3c30, 11, 1;
L_00000267769d55d0 .part L_00000267769d3c30, 12, 1;
L_00000267769d53f0 .part L_00000267769d3c30, 13, 1;
L_00000267769d6ed0 .part L_00000267769d3c30, 14, 1;
L_00000267769d5490 .part L_00000267769d3c30, 15, 1;
L_00000267769d6e30 .part L_00000267769d3c30, 16, 1;
L_00000267769d50d0 .part L_00000267769d3c30, 17, 1;
L_00000267769d5cb0 .part L_00000267769d3c30, 18, 1;
L_00000267769d6b10 .part L_00000267769d3c30, 19, 1;
L_00000267769d5ad0 .part L_00000267769d3c30, 20, 1;
L_00000267769d5a30 .part L_00000267769d3c30, 21, 1;
L_00000267769d7290 .part L_00000267769d3c30, 22, 1;
L_00000267769d5df0 .part L_00000267769d3c30, 23, 1;
L_00000267769d6570 .part L_00000267769d3c30, 24, 1;
L_00000267769d62f0 .part L_00000267769d3c30, 25, 1;
L_00000267769d5f30 .part L_00000267769d3c30, 26, 1;
L_00000267769d58f0 .part L_00000267769d3c30, 27, 1;
L_00000267769d61b0 .part L_00000267769d3c30, 28, 1;
L_00000267769d6bb0 .part L_00000267769d3c30, 29, 1;
L_00000267769d5b70 .part L_00000267769d3c30, 30, 1;
L_00000267769d6750 .part L_00000267769d3c30, 31, 1;
S_000002677672d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000267763c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000267768bc450 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002677697c670 .functor NOT 1, L_000002677695e750, C4<0>, C4<0>, C4<0>;
v0000026776927940_0 .net "A", 31 0, v0000026776933940_0;  alias, 1 drivers
v0000026776927a80_0 .net "ALUOP", 3 0, v00000267769292e0_0;  alias, 1 drivers
v0000026776927bc0_0 .net "B", 31 0, v0000026776932fe0_0;  alias, 1 drivers
v0000026776928e80_0 .var "CF", 0 0;
v0000026776928fc0_0 .net "ZF", 0 0, L_000002677697c670;  alias, 1 drivers
v00000267769291a0_0 .net *"_ivl_1", 0 0, L_000002677695e750;  1 drivers
v0000026776929740_0 .var "res", 31 0;
E_00000267768bbc90 .event anyedge, v0000026776927a80_0, v0000026776928ca0_0, v00000267769282a0_0, v0000026776928e80_0;
L_000002677695e750 .reduce/or v0000026776929740_0;
S_000002677672da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000267763c6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002677692b840 .param/l "add" 0 9 6, C4<000000100000>;
P_000002677692b878 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002677692b8b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002677692b8e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002677692b920 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002677692b958 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002677692b990 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002677692b9c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002677692ba00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002677692ba38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002677692ba70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002677692baa8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002677692bae0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002677692bb18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002677692bb50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002677692bb88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002677692bbc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002677692bbf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002677692bc30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002677692bc68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002677692bca0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002677692bcd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002677692bd10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002677692bd48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002677692bd80 .param/l "xori" 0 9 12, C4<001110000000>;
v00000267769292e0_0 .var "ALU_OP", 3 0;
v0000026776929380_0 .net "opcode", 11 0, v00000267769347a0_0;  alias, 1 drivers
E_00000267768bbbd0 .event anyedge, v000002677682e670_0;
S_000002677692bdc0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000026776935b00_0 .net "EX1_forward_to_B", 31 0, v0000026776936320_0;  alias, 1 drivers
v0000026776935880_0 .net "EX_PFC", 31 0, v0000026776935c40_0;  alias, 1 drivers
v00000267769363c0_0 .net "EX_PFC_to_IF", 31 0, L_0000026776960a50;  alias, 1 drivers
v0000026776936280_0 .net "alu_selA", 1 0, L_0000026776962c10;  alias, 1 drivers
v00000267769360a0_0 .net "alu_selB", 1 0, L_00000267769650f0;  alias, 1 drivers
v00000267769361e0_0 .net "ex_haz", 31 0, v00000267769239d0_0;  alias, 1 drivers
v0000026776936a00_0 .net "id_haz", 31 0, L_000002677695f830;  alias, 1 drivers
v0000026776936aa0_0 .net "is_jr", 0 0, v0000026776936500_0;  alias, 1 drivers
v0000026776935a60_0 .net "mem_haz", 31 0, L_000002677697e510;  alias, 1 drivers
v0000026776935e20_0 .net "oper1", 31 0, L_0000026776968350;  alias, 1 drivers
v0000026776935ba0_0 .net "oper2", 31 0, L_000002677697d7f0;  alias, 1 drivers
v0000026776935ec0_0 .net "pc", 31 0, v00000267769366e0_0;  alias, 1 drivers
v0000026776935f60_0 .net "rs1", 31 0, v0000026776936d20_0;  alias, 1 drivers
v0000026776936e60_0 .net "rs2_in", 31 0, v0000026776936640_0;  alias, 1 drivers
v0000026776936000_0 .net "rs2_out", 31 0, L_000002677697d8d0;  alias, 1 drivers
v00000267769359c0_0 .net "store_rs2_forward", 1 0, L_00000267769659b0;  alias, 1 drivers
L_0000026776960a50 .functor MUXZ 32, v0000026776935c40_0, L_0000026776968350, v0000026776936500_0, C4<>;
S_0000026776730140 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002677692bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000267768bc210 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026776967b70 .functor NOT 1, L_000002677695fb50, C4<0>, C4<0>, C4<0>;
L_0000026776966de0 .functor NOT 1, L_000002677695f6f0, C4<0>, C4<0>, C4<0>;
L_0000026776966d70 .functor NOT 1, L_000002677695fab0, C4<0>, C4<0>, C4<0>;
L_0000026776967be0 .functor NOT 1, L_000002677695fdd0, C4<0>, C4<0>, C4<0>;
L_0000026776967c50 .functor AND 32, L_0000026776967a20, v0000026776936d20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026776968270 .functor AND 32, L_0000026776966c90, L_000002677697e510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026776966910 .functor OR 32, L_0000026776967c50, L_0000026776968270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026776966980 .functor AND 32, L_00000267769668a0, v00000267769239d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000267769669f0 .functor OR 32, L_0000026776966910, L_0000026776966980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000267769683c0 .functor AND 32, L_0000026776968190, L_000002677695f830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026776968350 .functor OR 32, L_00000267769669f0, L_00000267769683c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002677692a640_0 .net *"_ivl_1", 0 0, L_000002677695fb50;  1 drivers
v000002677692a8c0_0 .net *"_ivl_13", 0 0, L_000002677695fab0;  1 drivers
v000002677692aa00_0 .net *"_ivl_14", 0 0, L_0000026776966d70;  1 drivers
v000002677692aaa0_0 .net *"_ivl_19", 0 0, L_000002677695fc90;  1 drivers
v000002677692a000_0 .net *"_ivl_2", 0 0, L_0000026776967b70;  1 drivers
v000002677692e460_0 .net *"_ivl_23", 0 0, L_0000026776960050;  1 drivers
v000002677692dba0_0 .net *"_ivl_27", 0 0, L_000002677695fdd0;  1 drivers
v000002677692e780_0 .net *"_ivl_28", 0 0, L_0000026776967be0;  1 drivers
v000002677692f720_0 .net *"_ivl_33", 0 0, L_0000026776960c30;  1 drivers
v000002677692e0a0_0 .net *"_ivl_37", 0 0, L_00000267769602d0;  1 drivers
v000002677692f040_0 .net *"_ivl_40", 31 0, L_0000026776967c50;  1 drivers
v000002677692d100_0 .net *"_ivl_42", 31 0, L_0000026776968270;  1 drivers
v000002677692e140_0 .net *"_ivl_44", 31 0, L_0000026776966910;  1 drivers
v000002677692e5a0_0 .net *"_ivl_46", 31 0, L_0000026776966980;  1 drivers
v000002677692f540_0 .net *"_ivl_48", 31 0, L_00000267769669f0;  1 drivers
v000002677692e3c0_0 .net *"_ivl_50", 31 0, L_00000267769683c0;  1 drivers
v000002677692d880_0 .net *"_ivl_7", 0 0, L_000002677695f6f0;  1 drivers
v000002677692f360_0 .net *"_ivl_8", 0 0, L_0000026776966de0;  1 drivers
v000002677692d9c0_0 .net "ina", 31 0, v0000026776936d20_0;  alias, 1 drivers
v000002677692e8c0_0 .net "inb", 31 0, L_000002677697e510;  alias, 1 drivers
v000002677692d600_0 .net "inc", 31 0, v00000267769239d0_0;  alias, 1 drivers
v000002677692d6a0_0 .net "ind", 31 0, L_000002677695f830;  alias, 1 drivers
v000002677692d7e0_0 .net "out", 31 0, L_0000026776968350;  alias, 1 drivers
v000002677692f400_0 .net "s0", 31 0, L_0000026776967a20;  1 drivers
v000002677692f4a0_0 .net "s1", 31 0, L_0000026776966c90;  1 drivers
v000002677692f5e0_0 .net "s2", 31 0, L_00000267769668a0;  1 drivers
v000002677692db00_0 .net "s3", 31 0, L_0000026776968190;  1 drivers
v000002677692d740_0 .net "sel", 1 0, L_0000026776962c10;  alias, 1 drivers
L_000002677695fb50 .part L_0000026776962c10, 1, 1;
LS_000002677695fd30_0_0 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_0_4 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_0_8 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_0_12 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_0_16 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_0_20 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_0_24 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_0_28 .concat [ 1 1 1 1], L_0000026776967b70, L_0000026776967b70, L_0000026776967b70, L_0000026776967b70;
LS_000002677695fd30_1_0 .concat [ 4 4 4 4], LS_000002677695fd30_0_0, LS_000002677695fd30_0_4, LS_000002677695fd30_0_8, LS_000002677695fd30_0_12;
LS_000002677695fd30_1_4 .concat [ 4 4 4 4], LS_000002677695fd30_0_16, LS_000002677695fd30_0_20, LS_000002677695fd30_0_24, LS_000002677695fd30_0_28;
L_000002677695fd30 .concat [ 16 16 0 0], LS_000002677695fd30_1_0, LS_000002677695fd30_1_4;
L_000002677695f6f0 .part L_0000026776962c10, 0, 1;
LS_000002677695f470_0_0 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_0_4 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_0_8 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_0_12 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_0_16 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_0_20 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_0_24 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_0_28 .concat [ 1 1 1 1], L_0000026776966de0, L_0000026776966de0, L_0000026776966de0, L_0000026776966de0;
LS_000002677695f470_1_0 .concat [ 4 4 4 4], LS_000002677695f470_0_0, LS_000002677695f470_0_4, LS_000002677695f470_0_8, LS_000002677695f470_0_12;
LS_000002677695f470_1_4 .concat [ 4 4 4 4], LS_000002677695f470_0_16, LS_000002677695f470_0_20, LS_000002677695f470_0_24, LS_000002677695f470_0_28;
L_000002677695f470 .concat [ 16 16 0 0], LS_000002677695f470_1_0, LS_000002677695f470_1_4;
L_000002677695fab0 .part L_0000026776962c10, 1, 1;
LS_000002677695ea70_0_0 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_0_4 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_0_8 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_0_12 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_0_16 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_0_20 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_0_24 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_0_28 .concat [ 1 1 1 1], L_0000026776966d70, L_0000026776966d70, L_0000026776966d70, L_0000026776966d70;
LS_000002677695ea70_1_0 .concat [ 4 4 4 4], LS_000002677695ea70_0_0, LS_000002677695ea70_0_4, LS_000002677695ea70_0_8, LS_000002677695ea70_0_12;
LS_000002677695ea70_1_4 .concat [ 4 4 4 4], LS_000002677695ea70_0_16, LS_000002677695ea70_0_20, LS_000002677695ea70_0_24, LS_000002677695ea70_0_28;
L_000002677695ea70 .concat [ 16 16 0 0], LS_000002677695ea70_1_0, LS_000002677695ea70_1_4;
L_000002677695fc90 .part L_0000026776962c10, 0, 1;
LS_0000026776960af0_0_0 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_0_4 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_0_8 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_0_12 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_0_16 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_0_20 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_0_24 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_0_28 .concat [ 1 1 1 1], L_000002677695fc90, L_000002677695fc90, L_000002677695fc90, L_000002677695fc90;
LS_0000026776960af0_1_0 .concat [ 4 4 4 4], LS_0000026776960af0_0_0, LS_0000026776960af0_0_4, LS_0000026776960af0_0_8, LS_0000026776960af0_0_12;
LS_0000026776960af0_1_4 .concat [ 4 4 4 4], LS_0000026776960af0_0_16, LS_0000026776960af0_0_20, LS_0000026776960af0_0_24, LS_0000026776960af0_0_28;
L_0000026776960af0 .concat [ 16 16 0 0], LS_0000026776960af0_1_0, LS_0000026776960af0_1_4;
L_0000026776960050 .part L_0000026776962c10, 1, 1;
LS_000002677695ecf0_0_0 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_0_4 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_0_8 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_0_12 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_0_16 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_0_20 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_0_24 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_0_28 .concat [ 1 1 1 1], L_0000026776960050, L_0000026776960050, L_0000026776960050, L_0000026776960050;
LS_000002677695ecf0_1_0 .concat [ 4 4 4 4], LS_000002677695ecf0_0_0, LS_000002677695ecf0_0_4, LS_000002677695ecf0_0_8, LS_000002677695ecf0_0_12;
LS_000002677695ecf0_1_4 .concat [ 4 4 4 4], LS_000002677695ecf0_0_16, LS_000002677695ecf0_0_20, LS_000002677695ecf0_0_24, LS_000002677695ecf0_0_28;
L_000002677695ecf0 .concat [ 16 16 0 0], LS_000002677695ecf0_1_0, LS_000002677695ecf0_1_4;
L_000002677695fdd0 .part L_0000026776962c10, 0, 1;
LS_000002677695f150_0_0 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_0_4 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_0_8 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_0_12 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_0_16 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_0_20 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_0_24 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_0_28 .concat [ 1 1 1 1], L_0000026776967be0, L_0000026776967be0, L_0000026776967be0, L_0000026776967be0;
LS_000002677695f150_1_0 .concat [ 4 4 4 4], LS_000002677695f150_0_0, LS_000002677695f150_0_4, LS_000002677695f150_0_8, LS_000002677695f150_0_12;
LS_000002677695f150_1_4 .concat [ 4 4 4 4], LS_000002677695f150_0_16, LS_000002677695f150_0_20, LS_000002677695f150_0_24, LS_000002677695f150_0_28;
L_000002677695f150 .concat [ 16 16 0 0], LS_000002677695f150_1_0, LS_000002677695f150_1_4;
L_0000026776960c30 .part L_0000026776962c10, 1, 1;
LS_0000026776960550_0_0 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_0_4 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_0_8 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_0_12 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_0_16 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_0_20 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_0_24 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_0_28 .concat [ 1 1 1 1], L_0000026776960c30, L_0000026776960c30, L_0000026776960c30, L_0000026776960c30;
LS_0000026776960550_1_0 .concat [ 4 4 4 4], LS_0000026776960550_0_0, LS_0000026776960550_0_4, LS_0000026776960550_0_8, LS_0000026776960550_0_12;
LS_0000026776960550_1_4 .concat [ 4 4 4 4], LS_0000026776960550_0_16, LS_0000026776960550_0_20, LS_0000026776960550_0_24, LS_0000026776960550_0_28;
L_0000026776960550 .concat [ 16 16 0 0], LS_0000026776960550_1_0, LS_0000026776960550_1_4;
L_00000267769602d0 .part L_0000026776962c10, 0, 1;
LS_0000026776960370_0_0 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_0_4 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_0_8 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_0_12 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_0_16 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_0_20 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_0_24 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_0_28 .concat [ 1 1 1 1], L_00000267769602d0, L_00000267769602d0, L_00000267769602d0, L_00000267769602d0;
LS_0000026776960370_1_0 .concat [ 4 4 4 4], LS_0000026776960370_0_0, LS_0000026776960370_0_4, LS_0000026776960370_0_8, LS_0000026776960370_0_12;
LS_0000026776960370_1_4 .concat [ 4 4 4 4], LS_0000026776960370_0_16, LS_0000026776960370_0_20, LS_0000026776960370_0_24, LS_0000026776960370_0_28;
L_0000026776960370 .concat [ 16 16 0 0], LS_0000026776960370_1_0, LS_0000026776960370_1_4;
S_00000267767302d0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000026776730140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026776967a20 .functor AND 32, L_000002677695fd30, L_000002677695f470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692a3c0_0 .net "in1", 31 0, L_000002677695fd30;  1 drivers
v000002677692ac80_0 .net "in2", 31 0, L_000002677695f470;  1 drivers
v000002677692a780_0 .net "out", 31 0, L_0000026776967a20;  alias, 1 drivers
S_00000267766e8200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000026776730140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026776966c90 .functor AND 32, L_000002677695ea70, L_0000026776960af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692a500_0 .net "in1", 31 0, L_000002677695ea70;  1 drivers
v0000026776929b00_0 .net "in2", 31 0, L_0000026776960af0;  1 drivers
v00000267769299c0_0 .net "out", 31 0, L_0000026776966c90;  alias, 1 drivers
S_00000267766e8390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000026776730140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000267769668a0 .functor AND 32, L_000002677695ecf0, L_000002677695f150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026776929920_0 .net "in1", 31 0, L_000002677695ecf0;  1 drivers
v000002677692a960_0 .net "in2", 31 0, L_000002677695f150;  1 drivers
v000002677692a5a0_0 .net "out", 31 0, L_00000267769668a0;  alias, 1 drivers
S_000002677692bfa0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000026776730140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026776968190 .functor AND 32, L_0000026776960550, L_0000026776960370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692a820_0 .net "in1", 31 0, L_0000026776960550;  1 drivers
v0000026776929e20_0 .net "in2", 31 0, L_0000026776960370;  1 drivers
v0000026776929f60_0 .net "out", 31 0, L_0000026776968190;  alias, 1 drivers
S_000002677692c900 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002677692bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000267768bc250 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000026776968660 .functor NOT 1, L_000002677695ed90, C4<0>, C4<0>, C4<0>;
L_0000026776968510 .functor NOT 1, L_0000026776960cd0, C4<0>, C4<0>, C4<0>;
L_0000026776968430 .functor NOT 1, L_0000026776960eb0, C4<0>, C4<0>, C4<0>;
L_00000267768a2510 .functor NOT 1, L_000002677695ffb0, C4<0>, C4<0>, C4<0>;
L_000002677697c910 .functor AND 32, L_00000267769685f0, v0000026776936320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697cfa0 .functor AND 32, L_00000267769684a0, L_000002677697e510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697c7c0 .functor OR 32, L_000002677697c910, L_000002677697cfa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002677697cc90 .functor AND 32, L_0000026776968580, v00000267769239d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697ca60 .functor OR 32, L_000002677697c7c0, L_000002677697cc90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002677697e0b0 .functor AND 32, L_000002677697c9f0, L_000002677695f830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697d7f0 .functor OR 32, L_000002677697ca60, L_000002677697e0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002677692f680_0 .net *"_ivl_1", 0 0, L_000002677695ed90;  1 drivers
v000002677692e000_0 .net *"_ivl_13", 0 0, L_0000026776960eb0;  1 drivers
v000002677692da60_0 .net *"_ivl_14", 0 0, L_0000026776968430;  1 drivers
v000002677692dec0_0 .net *"_ivl_19", 0 0, L_0000026776960410;  1 drivers
v000002677692f0e0_0 .net *"_ivl_2", 0 0, L_0000026776968660;  1 drivers
v000002677692dc40_0 .net *"_ivl_23", 0 0, L_0000026776960730;  1 drivers
v000002677692cfc0_0 .net *"_ivl_27", 0 0, L_000002677695ffb0;  1 drivers
v000002677692d920_0 .net *"_ivl_28", 0 0, L_00000267768a2510;  1 drivers
v000002677692df60_0 .net *"_ivl_33", 0 0, L_00000267769600f0;  1 drivers
v000002677692e320_0 .net *"_ivl_37", 0 0, L_0000026776960d70;  1 drivers
v000002677692e280_0 .net *"_ivl_40", 31 0, L_000002677697c910;  1 drivers
v000002677692e640_0 .net *"_ivl_42", 31 0, L_000002677697cfa0;  1 drivers
v000002677692eaa0_0 .net *"_ivl_44", 31 0, L_000002677697c7c0;  1 drivers
v000002677692e6e0_0 .net *"_ivl_46", 31 0, L_000002677697cc90;  1 drivers
v000002677692e820_0 .net *"_ivl_48", 31 0, L_000002677697ca60;  1 drivers
v000002677692d380_0 .net *"_ivl_50", 31 0, L_000002677697e0b0;  1 drivers
v000002677692d060_0 .net *"_ivl_7", 0 0, L_0000026776960cd0;  1 drivers
v000002677692eb40_0 .net *"_ivl_8", 0 0, L_0000026776968510;  1 drivers
v000002677692ebe0_0 .net "ina", 31 0, v0000026776936320_0;  alias, 1 drivers
v000002677692ec80_0 .net "inb", 31 0, L_000002677697e510;  alias, 1 drivers
v000002677692ed20_0 .net "inc", 31 0, v00000267769239d0_0;  alias, 1 drivers
v000002677692edc0_0 .net "ind", 31 0, L_000002677695f830;  alias, 1 drivers
v000002677692d420_0 .net "out", 31 0, L_000002677697d7f0;  alias, 1 drivers
v000002677692ee60_0 .net "s0", 31 0, L_00000267769685f0;  1 drivers
v000002677692ef00_0 .net "s1", 31 0, L_00000267769684a0;  1 drivers
v000002677692efa0_0 .net "s2", 31 0, L_0000026776968580;  1 drivers
v000002677692f180_0 .net "s3", 31 0, L_000002677697c9f0;  1 drivers
v000002677692d4c0_0 .net "sel", 1 0, L_00000267769650f0;  alias, 1 drivers
L_000002677695ed90 .part L_00000267769650f0, 1, 1;
LS_00000267769605f0_0_0 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_0_4 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_0_8 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_0_12 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_0_16 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_0_20 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_0_24 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_0_28 .concat [ 1 1 1 1], L_0000026776968660, L_0000026776968660, L_0000026776968660, L_0000026776968660;
LS_00000267769605f0_1_0 .concat [ 4 4 4 4], LS_00000267769605f0_0_0, LS_00000267769605f0_0_4, LS_00000267769605f0_0_8, LS_00000267769605f0_0_12;
LS_00000267769605f0_1_4 .concat [ 4 4 4 4], LS_00000267769605f0_0_16, LS_00000267769605f0_0_20, LS_00000267769605f0_0_24, LS_00000267769605f0_0_28;
L_00000267769605f0 .concat [ 16 16 0 0], LS_00000267769605f0_1_0, LS_00000267769605f0_1_4;
L_0000026776960cd0 .part L_00000267769650f0, 0, 1;
LS_000002677695fe70_0_0 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_0_4 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_0_8 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_0_12 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_0_16 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_0_20 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_0_24 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_0_28 .concat [ 1 1 1 1], L_0000026776968510, L_0000026776968510, L_0000026776968510, L_0000026776968510;
LS_000002677695fe70_1_0 .concat [ 4 4 4 4], LS_000002677695fe70_0_0, LS_000002677695fe70_0_4, LS_000002677695fe70_0_8, LS_000002677695fe70_0_12;
LS_000002677695fe70_1_4 .concat [ 4 4 4 4], LS_000002677695fe70_0_16, LS_000002677695fe70_0_20, LS_000002677695fe70_0_24, LS_000002677695fe70_0_28;
L_000002677695fe70 .concat [ 16 16 0 0], LS_000002677695fe70_1_0, LS_000002677695fe70_1_4;
L_0000026776960eb0 .part L_00000267769650f0, 1, 1;
LS_000002677695f3d0_0_0 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_0_4 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_0_8 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_0_12 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_0_16 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_0_20 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_0_24 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_0_28 .concat [ 1 1 1 1], L_0000026776968430, L_0000026776968430, L_0000026776968430, L_0000026776968430;
LS_000002677695f3d0_1_0 .concat [ 4 4 4 4], LS_000002677695f3d0_0_0, LS_000002677695f3d0_0_4, LS_000002677695f3d0_0_8, LS_000002677695f3d0_0_12;
LS_000002677695f3d0_1_4 .concat [ 4 4 4 4], LS_000002677695f3d0_0_16, LS_000002677695f3d0_0_20, LS_000002677695f3d0_0_24, LS_000002677695f3d0_0_28;
L_000002677695f3d0 .concat [ 16 16 0 0], LS_000002677695f3d0_1_0, LS_000002677695f3d0_1_4;
L_0000026776960410 .part L_00000267769650f0, 0, 1;
LS_000002677695fbf0_0_0 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_0_4 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_0_8 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_0_12 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_0_16 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_0_20 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_0_24 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_0_28 .concat [ 1 1 1 1], L_0000026776960410, L_0000026776960410, L_0000026776960410, L_0000026776960410;
LS_000002677695fbf0_1_0 .concat [ 4 4 4 4], LS_000002677695fbf0_0_0, LS_000002677695fbf0_0_4, LS_000002677695fbf0_0_8, LS_000002677695fbf0_0_12;
LS_000002677695fbf0_1_4 .concat [ 4 4 4 4], LS_000002677695fbf0_0_16, LS_000002677695fbf0_0_20, LS_000002677695fbf0_0_24, LS_000002677695fbf0_0_28;
L_000002677695fbf0 .concat [ 16 16 0 0], LS_000002677695fbf0_1_0, LS_000002677695fbf0_1_4;
L_0000026776960730 .part L_00000267769650f0, 1, 1;
LS_000002677695ff10_0_0 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_0_4 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_0_8 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_0_12 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_0_16 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_0_20 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_0_24 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_0_28 .concat [ 1 1 1 1], L_0000026776960730, L_0000026776960730, L_0000026776960730, L_0000026776960730;
LS_000002677695ff10_1_0 .concat [ 4 4 4 4], LS_000002677695ff10_0_0, LS_000002677695ff10_0_4, LS_000002677695ff10_0_8, LS_000002677695ff10_0_12;
LS_000002677695ff10_1_4 .concat [ 4 4 4 4], LS_000002677695ff10_0_16, LS_000002677695ff10_0_20, LS_000002677695ff10_0_24, LS_000002677695ff10_0_28;
L_000002677695ff10 .concat [ 16 16 0 0], LS_000002677695ff10_1_0, LS_000002677695ff10_1_4;
L_000002677695ffb0 .part L_00000267769650f0, 0, 1;
LS_000002677695e7f0_0_0 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_0_4 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_0_8 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_0_12 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_0_16 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_0_20 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_0_24 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_0_28 .concat [ 1 1 1 1], L_00000267768a2510, L_00000267768a2510, L_00000267768a2510, L_00000267768a2510;
LS_000002677695e7f0_1_0 .concat [ 4 4 4 4], LS_000002677695e7f0_0_0, LS_000002677695e7f0_0_4, LS_000002677695e7f0_0_8, LS_000002677695e7f0_0_12;
LS_000002677695e7f0_1_4 .concat [ 4 4 4 4], LS_000002677695e7f0_0_16, LS_000002677695e7f0_0_20, LS_000002677695e7f0_0_24, LS_000002677695e7f0_0_28;
L_000002677695e7f0 .concat [ 16 16 0 0], LS_000002677695e7f0_1_0, LS_000002677695e7f0_1_4;
L_00000267769600f0 .part L_00000267769650f0, 1, 1;
LS_000002677695f510_0_0 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_0_4 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_0_8 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_0_12 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_0_16 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_0_20 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_0_24 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_0_28 .concat [ 1 1 1 1], L_00000267769600f0, L_00000267769600f0, L_00000267769600f0, L_00000267769600f0;
LS_000002677695f510_1_0 .concat [ 4 4 4 4], LS_000002677695f510_0_0, LS_000002677695f510_0_4, LS_000002677695f510_0_8, LS_000002677695f510_0_12;
LS_000002677695f510_1_4 .concat [ 4 4 4 4], LS_000002677695f510_0_16, LS_000002677695f510_0_20, LS_000002677695f510_0_24, LS_000002677695f510_0_28;
L_000002677695f510 .concat [ 16 16 0 0], LS_000002677695f510_1_0, LS_000002677695f510_1_4;
L_0000026776960d70 .part L_00000267769650f0, 0, 1;
LS_0000026776960b90_0_0 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_0_4 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_0_8 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_0_12 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_0_16 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_0_20 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_0_24 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_0_28 .concat [ 1 1 1 1], L_0000026776960d70, L_0000026776960d70, L_0000026776960d70, L_0000026776960d70;
LS_0000026776960b90_1_0 .concat [ 4 4 4 4], LS_0000026776960b90_0_0, LS_0000026776960b90_0_4, LS_0000026776960b90_0_8, LS_0000026776960b90_0_12;
LS_0000026776960b90_1_4 .concat [ 4 4 4 4], LS_0000026776960b90_0_16, LS_0000026776960b90_0_20, LS_0000026776960b90_0_24, LS_0000026776960b90_0_28;
L_0000026776960b90 .concat [ 16 16 0 0], LS_0000026776960b90_1_0, LS_0000026776960b90_1_4;
S_000002677692c5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002677692c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000267769685f0 .functor AND 32, L_00000267769605f0, L_000002677695fe70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692f220_0 .net "in1", 31 0, L_00000267769605f0;  1 drivers
v000002677692d1a0_0 .net "in2", 31 0, L_000002677695fe70;  1 drivers
v000002677692f2c0_0 .net "out", 31 0, L_00000267769685f0;  alias, 1 drivers
S_000002677692ca90 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002677692c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000267769684a0 .functor AND 32, L_000002677695f3d0, L_000002677695fbf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692dce0_0 .net "in1", 31 0, L_000002677695f3d0;  1 drivers
v000002677692dd80_0 .net "in2", 31 0, L_000002677695fbf0;  1 drivers
v000002677692e960_0 .net "out", 31 0, L_00000267769684a0;  alias, 1 drivers
S_000002677692cc20 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002677692c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000026776968580 .functor AND 32, L_000002677695ff10, L_000002677695e7f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692d240_0 .net "in1", 31 0, L_000002677695ff10;  1 drivers
v000002677692d2e0_0 .net "in2", 31 0, L_000002677695e7f0;  1 drivers
v000002677692de20_0 .net "out", 31 0, L_0000026776968580;  alias, 1 drivers
S_000002677692c770 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002677692c900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002677697c9f0 .functor AND 32, L_000002677695f510, L_0000026776960b90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692e1e0_0 .net "in1", 31 0, L_000002677695f510;  1 drivers
v000002677692e500_0 .net "in2", 31 0, L_0000026776960b90;  1 drivers
v000002677692ea00_0 .net "out", 31 0, L_000002677697c9f0;  alias, 1 drivers
S_000002677692cdb0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002677692bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000267768bba90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002677697e040 .functor NOT 1, L_000002677695f5b0, C4<0>, C4<0>, C4<0>;
L_000002677697cec0 .functor NOT 1, L_000002677695fa10, C4<0>, C4<0>, C4<0>;
L_000002677697d780 .functor NOT 1, L_000002677695ee30, C4<0>, C4<0>, C4<0>;
L_000002677697d010 .functor NOT 1, L_0000026776960910, C4<0>, C4<0>, C4<0>;
L_000002677697cde0 .functor AND 32, L_000002677697d080, v0000026776936640_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697d5c0 .functor AND 32, L_000002677697d710, L_000002677697e510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697d0f0 .functor OR 32, L_000002677697cde0, L_000002677697d5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002677697e120 .functor AND 32, L_000002677697c980, v00000267769239d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697d860 .functor OR 32, L_000002677697d0f0, L_000002677697e120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002677697dbe0 .functor AND 32, L_000002677697dda0, L_000002677695f830, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697d8d0 .functor OR 32, L_000002677697d860, L_000002677697dbe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026776930800_0 .net *"_ivl_1", 0 0, L_000002677695f5b0;  1 drivers
v000002677692fe00_0 .net *"_ivl_13", 0 0, L_000002677695ee30;  1 drivers
v00000267769303a0_0 .net *"_ivl_14", 0 0, L_000002677697d780;  1 drivers
v0000026776930b20_0 .net *"_ivl_19", 0 0, L_00000267769604b0;  1 drivers
v0000026776930bc0_0 .net *"_ivl_2", 0 0, L_000002677697e040;  1 drivers
v0000026776930260_0 .net *"_ivl_23", 0 0, L_0000026776960870;  1 drivers
v00000267769304e0_0 .net *"_ivl_27", 0 0, L_0000026776960910;  1 drivers
v00000267769306c0_0 .net *"_ivl_28", 0 0, L_000002677697d010;  1 drivers
v0000026776930300_0 .net *"_ivl_33", 0 0, L_00000267769609b0;  1 drivers
v000002677692fa40_0 .net *"_ivl_37", 0 0, L_000002677695f290;  1 drivers
v000002677692fae0_0 .net *"_ivl_40", 31 0, L_000002677697cde0;  1 drivers
v0000026776930080_0 .net *"_ivl_42", 31 0, L_000002677697d5c0;  1 drivers
v000002677692f900_0 .net *"_ivl_44", 31 0, L_000002677697d0f0;  1 drivers
v0000026776930580_0 .net *"_ivl_46", 31 0, L_000002677697e120;  1 drivers
v00000267769301c0_0 .net *"_ivl_48", 31 0, L_000002677697d860;  1 drivers
v0000026776930da0_0 .net *"_ivl_50", 31 0, L_000002677697dbe0;  1 drivers
v000002677692fc20_0 .net *"_ivl_7", 0 0, L_000002677695fa10;  1 drivers
v00000267769308a0_0 .net *"_ivl_8", 0 0, L_000002677697cec0;  1 drivers
v000002677692ff40_0 .net "ina", 31 0, v0000026776936640_0;  alias, 1 drivers
v000002677692fea0_0 .net "inb", 31 0, L_000002677697e510;  alias, 1 drivers
v0000026776930440_0 .net "inc", 31 0, v00000267769239d0_0;  alias, 1 drivers
v000002677692ffe0_0 .net "ind", 31 0, L_000002677695f830;  alias, 1 drivers
v0000026776930620_0 .net "out", 31 0, L_000002677697d8d0;  alias, 1 drivers
v0000026776930760_0 .net "s0", 31 0, L_000002677697d080;  1 drivers
v0000026776930940_0 .net "s1", 31 0, L_000002677697d710;  1 drivers
v00000267769309e0_0 .net "s2", 31 0, L_000002677697c980;  1 drivers
v0000026776936dc0_0 .net "s3", 31 0, L_000002677697dda0;  1 drivers
v0000026776936820_0 .net "sel", 1 0, L_00000267769659b0;  alias, 1 drivers
L_000002677695f5b0 .part L_00000267769659b0, 1, 1;
LS_0000026776960690_0_0 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_0_4 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_0_8 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_0_12 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_0_16 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_0_20 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_0_24 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_0_28 .concat [ 1 1 1 1], L_000002677697e040, L_000002677697e040, L_000002677697e040, L_000002677697e040;
LS_0000026776960690_1_0 .concat [ 4 4 4 4], LS_0000026776960690_0_0, LS_0000026776960690_0_4, LS_0000026776960690_0_8, LS_0000026776960690_0_12;
LS_0000026776960690_1_4 .concat [ 4 4 4 4], LS_0000026776960690_0_16, LS_0000026776960690_0_20, LS_0000026776960690_0_24, LS_0000026776960690_0_28;
L_0000026776960690 .concat [ 16 16 0 0], LS_0000026776960690_1_0, LS_0000026776960690_1_4;
L_000002677695fa10 .part L_00000267769659b0, 0, 1;
LS_0000026776960190_0_0 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_0_4 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_0_8 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_0_12 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_0_16 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_0_20 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_0_24 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_0_28 .concat [ 1 1 1 1], L_000002677697cec0, L_000002677697cec0, L_000002677697cec0, L_000002677697cec0;
LS_0000026776960190_1_0 .concat [ 4 4 4 4], LS_0000026776960190_0_0, LS_0000026776960190_0_4, LS_0000026776960190_0_8, LS_0000026776960190_0_12;
LS_0000026776960190_1_4 .concat [ 4 4 4 4], LS_0000026776960190_0_16, LS_0000026776960190_0_20, LS_0000026776960190_0_24, LS_0000026776960190_0_28;
L_0000026776960190 .concat [ 16 16 0 0], LS_0000026776960190_1_0, LS_0000026776960190_1_4;
L_000002677695ee30 .part L_00000267769659b0, 1, 1;
LS_0000026776960230_0_0 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_0_4 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_0_8 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_0_12 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_0_16 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_0_20 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_0_24 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_0_28 .concat [ 1 1 1 1], L_000002677697d780, L_000002677697d780, L_000002677697d780, L_000002677697d780;
LS_0000026776960230_1_0 .concat [ 4 4 4 4], LS_0000026776960230_0_0, LS_0000026776960230_0_4, LS_0000026776960230_0_8, LS_0000026776960230_0_12;
LS_0000026776960230_1_4 .concat [ 4 4 4 4], LS_0000026776960230_0_16, LS_0000026776960230_0_20, LS_0000026776960230_0_24, LS_0000026776960230_0_28;
L_0000026776960230 .concat [ 16 16 0 0], LS_0000026776960230_1_0, LS_0000026776960230_1_4;
L_00000267769604b0 .part L_00000267769659b0, 0, 1;
LS_00000267769607d0_0_0 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_0_4 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_0_8 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_0_12 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_0_16 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_0_20 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_0_24 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_0_28 .concat [ 1 1 1 1], L_00000267769604b0, L_00000267769604b0, L_00000267769604b0, L_00000267769604b0;
LS_00000267769607d0_1_0 .concat [ 4 4 4 4], LS_00000267769607d0_0_0, LS_00000267769607d0_0_4, LS_00000267769607d0_0_8, LS_00000267769607d0_0_12;
LS_00000267769607d0_1_4 .concat [ 4 4 4 4], LS_00000267769607d0_0_16, LS_00000267769607d0_0_20, LS_00000267769607d0_0_24, LS_00000267769607d0_0_28;
L_00000267769607d0 .concat [ 16 16 0 0], LS_00000267769607d0_1_0, LS_00000267769607d0_1_4;
L_0000026776960870 .part L_00000267769659b0, 1, 1;
LS_000002677695f650_0_0 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_0_4 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_0_8 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_0_12 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_0_16 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_0_20 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_0_24 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_0_28 .concat [ 1 1 1 1], L_0000026776960870, L_0000026776960870, L_0000026776960870, L_0000026776960870;
LS_000002677695f650_1_0 .concat [ 4 4 4 4], LS_000002677695f650_0_0, LS_000002677695f650_0_4, LS_000002677695f650_0_8, LS_000002677695f650_0_12;
LS_000002677695f650_1_4 .concat [ 4 4 4 4], LS_000002677695f650_0_16, LS_000002677695f650_0_20, LS_000002677695f650_0_24, LS_000002677695f650_0_28;
L_000002677695f650 .concat [ 16 16 0 0], LS_000002677695f650_1_0, LS_000002677695f650_1_4;
L_0000026776960910 .part L_00000267769659b0, 0, 1;
LS_0000026776960e10_0_0 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_0_4 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_0_8 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_0_12 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_0_16 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_0_20 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_0_24 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_0_28 .concat [ 1 1 1 1], L_000002677697d010, L_000002677697d010, L_000002677697d010, L_000002677697d010;
LS_0000026776960e10_1_0 .concat [ 4 4 4 4], LS_0000026776960e10_0_0, LS_0000026776960e10_0_4, LS_0000026776960e10_0_8, LS_0000026776960e10_0_12;
LS_0000026776960e10_1_4 .concat [ 4 4 4 4], LS_0000026776960e10_0_16, LS_0000026776960e10_0_20, LS_0000026776960e10_0_24, LS_0000026776960e10_0_28;
L_0000026776960e10 .concat [ 16 16 0 0], LS_0000026776960e10_1_0, LS_0000026776960e10_1_4;
L_00000267769609b0 .part L_00000267769659b0, 1, 1;
LS_000002677695f790_0_0 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_0_4 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_0_8 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_0_12 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_0_16 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_0_20 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_0_24 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_0_28 .concat [ 1 1 1 1], L_00000267769609b0, L_00000267769609b0, L_00000267769609b0, L_00000267769609b0;
LS_000002677695f790_1_0 .concat [ 4 4 4 4], LS_000002677695f790_0_0, LS_000002677695f790_0_4, LS_000002677695f790_0_8, LS_000002677695f790_0_12;
LS_000002677695f790_1_4 .concat [ 4 4 4 4], LS_000002677695f790_0_16, LS_000002677695f790_0_20, LS_000002677695f790_0_24, LS_000002677695f790_0_28;
L_000002677695f790 .concat [ 16 16 0 0], LS_000002677695f790_1_0, LS_000002677695f790_1_4;
L_000002677695f290 .part L_00000267769659b0, 0, 1;
LS_000002677695f0b0_0_0 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_0_4 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_0_8 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_0_12 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_0_16 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_0_20 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_0_24 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_0_28 .concat [ 1 1 1 1], L_000002677695f290, L_000002677695f290, L_000002677695f290, L_000002677695f290;
LS_000002677695f0b0_1_0 .concat [ 4 4 4 4], LS_000002677695f0b0_0_0, LS_000002677695f0b0_0_4, LS_000002677695f0b0_0_8, LS_000002677695f0b0_0_12;
LS_000002677695f0b0_1_4 .concat [ 4 4 4 4], LS_000002677695f0b0_0_16, LS_000002677695f0b0_0_20, LS_000002677695f0b0_0_24, LS_000002677695f0b0_0_28;
L_000002677695f0b0 .concat [ 16 16 0 0], LS_000002677695f0b0_1_0, LS_000002677695f0b0_1_4;
S_000002677692c450 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002677692cdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002677697d080 .functor AND 32, L_0000026776960690, L_0000026776960190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002677692d560_0 .net "in1", 31 0, L_0000026776960690;  1 drivers
v000002677692fd60_0 .net "in2", 31 0, L_0000026776960190;  1 drivers
v000002677692f860_0 .net "out", 31 0, L_000002677697d080;  alias, 1 drivers
S_000002677692c130 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002677692cdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002677697d710 .functor AND 32, L_0000026776960230, L_00000267769607d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026776930d00_0 .net "in1", 31 0, L_0000026776960230;  1 drivers
v000002677692f7c0_0 .net "in2", 31 0, L_00000267769607d0;  1 drivers
v0000026776930c60_0 .net "out", 31 0, L_000002677697d710;  alias, 1 drivers
S_000002677692c2c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002677692cdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002677697c980 .functor AND 32, L_000002677695f650, L_0000026776960e10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026776930e40_0 .net "in1", 31 0, L_000002677695f650;  1 drivers
v000002677692fcc0_0 .net "in2", 31 0, L_0000026776960e10;  1 drivers
v0000026776930a80_0 .net "out", 31 0, L_000002677697c980;  alias, 1 drivers
S_0000026776931920 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002677692cdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002677697dda0 .functor AND 32, L_000002677695f790, L_000002677695f0b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000026776930120_0 .net "in1", 31 0, L_000002677695f790;  1 drivers
v000002677692fb80_0 .net "in2", 31 0, L_000002677695f0b0;  1 drivers
v000002677692f9a0_0 .net "out", 31 0, L_000002677697dda0;  alias, 1 drivers
S_0000026776932be0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000026776936f90 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026776936fc8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026776937000 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026776937038 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026776937070 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000267769370a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000267769370e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026776937118 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026776937150 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026776937188 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000267769371c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000267769371f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026776937230 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026776937268 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000267769372a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000267769372d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026776937310 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026776937348 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026776937380 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000267769373b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000267769373f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026776937428 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026776937460 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026776937498 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000267769374d0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000267769366e0_0 .var "EX1_PC", 31 0;
v0000026776935c40_0 .var "EX1_PFC", 31 0;
v0000026776936320_0 .var "EX1_forward_to_B", 31 0;
v0000026776936b40_0 .var "EX1_is_beq", 0 0;
v00000267769357e0_0 .var "EX1_is_bne", 0 0;
v0000026776936460_0 .var "EX1_is_jal", 0 0;
v0000026776936500_0 .var "EX1_is_jr", 0 0;
v0000026776936c80_0 .var "EX1_is_oper2_immed", 0 0;
v0000026776936780_0 .var "EX1_memread", 0 0;
v0000026776935920_0 .var "EX1_memwrite", 0 0;
v00000267769368c0_0 .var "EX1_opcode", 11 0;
v0000026776935ce0_0 .var "EX1_predicted", 0 0;
v0000026776936be0_0 .var "EX1_rd_ind", 4 0;
v0000026776936140_0 .var "EX1_rd_indzero", 0 0;
v00000267769365a0_0 .var "EX1_regwrite", 0 0;
v0000026776936d20_0 .var "EX1_rs1", 31 0;
v0000026776935d80_0 .var "EX1_rs1_ind", 4 0;
v0000026776936640_0 .var "EX1_rs2", 31 0;
v0000026776936960_0 .var "EX1_rs2_ind", 4 0;
v0000026776935560_0 .net "FLUSH", 0 0, v0000026776939df0_0;  alias, 1 drivers
v0000026776934d40_0 .net "ID_PC", 31 0, v000002677693f570_0;  alias, 1 drivers
v0000026776933bc0_0 .net "ID_PFC_to_EX", 31 0, L_0000026776965410;  alias, 1 drivers
v00000267769351a0_0 .net "ID_forward_to_B", 31 0, L_0000026776964830;  alias, 1 drivers
v0000026776935060_0 .net "ID_is_beq", 0 0, L_0000026776963f70;  alias, 1 drivers
v0000026776933580_0 .net "ID_is_bne", 0 0, L_0000026776965eb0;  alias, 1 drivers
v00000267769354c0_0 .net "ID_is_jal", 0 0, L_0000026776966130;  alias, 1 drivers
v0000026776933c60_0 .net "ID_is_jr", 0 0, L_0000026776964010;  alias, 1 drivers
v0000026776933d00_0 .net "ID_is_oper2_immed", 0 0, L_0000026776967550;  alias, 1 drivers
v0000026776935240_0 .net "ID_memread", 0 0, L_00000267769663b0;  alias, 1 drivers
v0000026776935420_0 .net "ID_memwrite", 0 0, L_0000026776965f50;  alias, 1 drivers
v0000026776933da0_0 .net "ID_opcode", 11 0, v0000026776950ca0_0;  alias, 1 drivers
v00000267769352e0_0 .net "ID_predicted", 0 0, v0000026776937b90_0;  alias, 1 drivers
v0000026776933620_0 .net "ID_rd_ind", 4 0, v0000026776950b60_0;  alias, 1 drivers
v0000026776933f80_0 .net "ID_rd_indzero", 0 0, L_0000026776966090;  1 drivers
v0000026776934980_0 .net "ID_regwrite", 0 0, L_0000026776966450;  alias, 1 drivers
v0000026776934160_0 .net "ID_rs1", 31 0, v000002677693d590_0;  alias, 1 drivers
v0000026776933b20_0 .net "ID_rs1_ind", 4 0, v0000026776950f20_0;  alias, 1 drivers
v0000026776933760_0 .net "ID_rs2", 31 0, v000002677693ef30_0;  alias, 1 drivers
v0000026776934200_0 .net "ID_rs2_ind", 4 0, v000002677694f080_0;  alias, 1 drivers
v0000026776934a20_0 .net "clk", 0 0, L_00000267769680b0;  1 drivers
v00000267769334e0_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
E_00000267768bbad0 .event posedge, v0000026776925370_0, v0000026776934a20_0;
S_00000267769312e0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000026776937510 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026776937548 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026776937580 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000267769375b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000267769375f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026776937628 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026776937660 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026776937698 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000267769376d0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026776937708 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026776937740 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026776937778 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000267769377b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000267769377e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026776937820 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026776937858 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026776937890 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000267769378c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026776937900 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026776937938 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026776937970 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000267769379a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000267769379e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026776937a18 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026776937a50 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026776934e80_0 .net "EX1_ALU_OPER1", 31 0, L_0000026776968350;  alias, 1 drivers
v00000267769356a0_0 .net "EX1_ALU_OPER2", 31 0, L_000002677697d7f0;  alias, 1 drivers
v0000026776935100_0 .net "EX1_PC", 31 0, v00000267769366e0_0;  alias, 1 drivers
v0000026776934700_0 .net "EX1_PFC_to_IF", 31 0, L_0000026776960a50;  alias, 1 drivers
v00000267769339e0_0 .net "EX1_forward_to_B", 31 0, v0000026776936320_0;  alias, 1 drivers
v00000267769336c0_0 .net "EX1_is_beq", 0 0, v0000026776936b40_0;  alias, 1 drivers
v0000026776935380_0 .net "EX1_is_bne", 0 0, v00000267769357e0_0;  alias, 1 drivers
v0000026776934ac0_0 .net "EX1_is_jal", 0 0, v0000026776936460_0;  alias, 1 drivers
v0000026776933a80_0 .net "EX1_is_jr", 0 0, v0000026776936500_0;  alias, 1 drivers
v0000026776935600_0 .net "EX1_is_oper2_immed", 0 0, v0000026776936c80_0;  alias, 1 drivers
v0000026776933800_0 .net "EX1_memread", 0 0, v0000026776936780_0;  alias, 1 drivers
v0000026776934de0_0 .net "EX1_memwrite", 0 0, v0000026776935920_0;  alias, 1 drivers
v0000026776933e40_0 .net "EX1_opcode", 11 0, v00000267769368c0_0;  alias, 1 drivers
v0000026776933ee0_0 .net "EX1_predicted", 0 0, v0000026776935ce0_0;  alias, 1 drivers
v0000026776934b60_0 .net "EX1_rd_ind", 4 0, v0000026776936be0_0;  alias, 1 drivers
v0000026776934c00_0 .net "EX1_rd_indzero", 0 0, v0000026776936140_0;  alias, 1 drivers
v0000026776934020_0 .net "EX1_regwrite", 0 0, v00000267769365a0_0;  alias, 1 drivers
v0000026776935740_0 .net "EX1_rs1", 31 0, v0000026776936d20_0;  alias, 1 drivers
v0000026776934ca0_0 .net "EX1_rs1_ind", 4 0, v0000026776935d80_0;  alias, 1 drivers
v0000026776933440_0 .net "EX1_rs2_ind", 4 0, v0000026776936960_0;  alias, 1 drivers
v00000267769338a0_0 .net "EX1_rs2_out", 31 0, L_000002677697d8d0;  alias, 1 drivers
v0000026776933940_0 .var "EX2_ALU_OPER1", 31 0;
v0000026776932fe0_0 .var "EX2_ALU_OPER2", 31 0;
v0000026776934f20_0 .var "EX2_PC", 31 0;
v0000026776934840_0 .var "EX2_PFC_to_IF", 31 0;
v0000026776934660_0 .var "EX2_forward_to_B", 31 0;
v0000026776933080_0 .var "EX2_is_beq", 0 0;
v00000267769340c0_0 .var "EX2_is_bne", 0 0;
v0000026776933120_0 .var "EX2_is_jal", 0 0;
v00000267769331c0_0 .var "EX2_is_jr", 0 0;
v00000267769342a0_0 .var "EX2_is_oper2_immed", 0 0;
v0000026776934340_0 .var "EX2_memread", 0 0;
v0000026776933260_0 .var "EX2_memwrite", 0 0;
v00000267769347a0_0 .var "EX2_opcode", 11 0;
v00000267769348e0_0 .var "EX2_predicted", 0 0;
v00000267769343e0_0 .var "EX2_rd_ind", 4 0;
v0000026776934480_0 .var "EX2_rd_indzero", 0 0;
v0000026776933300_0 .var "EX2_regwrite", 0 0;
v0000026776934fc0_0 .var "EX2_rs1", 31 0;
v0000026776934520_0 .var "EX2_rs1_ind", 4 0;
v00000267769333a0_0 .var "EX2_rs2_ind", 4 0;
v00000267769345c0_0 .var "EX2_rs2_out", 31 0;
v0000026776938ef0_0 .net "FLUSH", 0 0, v0000026776938db0_0;  alias, 1 drivers
v0000026776938630_0 .net "clk", 0 0, L_000002677697d940;  1 drivers
v0000026776939490_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
E_00000267768bc5d0 .event posedge, v0000026776925370_0, v0000026776938630_0;
S_0000026776931470 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002677693faa0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002677693fad8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002677693fb10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002677693fb48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002677693fb80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002677693fbb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002677693fbf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002677693fc28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002677693fc60 .param/l "j" 0 9 19, C4<000010000000>;
P_000002677693fc98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002677693fcd0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002677693fd08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002677693fd40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002677693fd78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002677693fdb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002677693fde8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002677693fe20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002677693fe58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002677693fe90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002677693fec8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002677693ff00 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002677693ff38 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002677693ff70 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002677693ffa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002677693ffe0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000267769667c0 .functor OR 1, L_0000026776963f70, L_0000026776965eb0, C4<0>, C4<0>;
L_0000026776967fd0 .functor AND 1, L_00000267769667c0, L_0000026776967e80, C4<1>, C4<1>;
L_00000267769672b0 .functor OR 1, L_0000026776963f70, L_0000026776965eb0, C4<0>, C4<0>;
L_0000026776966a60 .functor AND 1, L_00000267769672b0, L_0000026776967e80, C4<1>, C4<1>;
L_0000026776966fa0 .functor OR 1, L_0000026776963f70, L_0000026776965eb0, C4<0>, C4<0>;
L_00000267769682e0 .functor AND 1, L_0000026776966fa0, v0000026776937b90_0, C4<1>, C4<1>;
v000002677693f070_0 .net "EX1_memread", 0 0, v0000026776936780_0;  alias, 1 drivers
v000002677693cf50_0 .net "EX1_opcode", 11 0, v00000267769368c0_0;  alias, 1 drivers
v000002677693cc30_0 .net "EX1_rd_ind", 4 0, v0000026776936be0_0;  alias, 1 drivers
v000002677693d630_0 .net "EX1_rd_indzero", 0 0, v0000026776936140_0;  alias, 1 drivers
v000002677693f250_0 .net "EX2_memread", 0 0, v0000026776934340_0;  alias, 1 drivers
v000002677693de50_0 .net "EX2_opcode", 11 0, v00000267769347a0_0;  alias, 1 drivers
v000002677693da90_0 .net "EX2_rd_ind", 4 0, v00000267769343e0_0;  alias, 1 drivers
v000002677693d4f0_0 .net "EX2_rd_indzero", 0 0, v0000026776934480_0;  alias, 1 drivers
v000002677693d6d0_0 .net "ID_EX1_flush", 0 0, v0000026776939df0_0;  alias, 1 drivers
v000002677693ecb0_0 .net "ID_EX2_flush", 0 0, v0000026776938db0_0;  alias, 1 drivers
v000002677693e8f0_0 .net "ID_is_beq", 0 0, L_0000026776963f70;  alias, 1 drivers
v000002677693ccd0_0 .net "ID_is_bne", 0 0, L_0000026776965eb0;  alias, 1 drivers
v000002677693e0d0_0 .net "ID_is_j", 0 0, L_0000026776965ff0;  alias, 1 drivers
v000002677693db30_0 .net "ID_is_jal", 0 0, L_0000026776966130;  alias, 1 drivers
v000002677693e350_0 .net "ID_is_jr", 0 0, L_0000026776964010;  alias, 1 drivers
v000002677693efd0_0 .net "ID_opcode", 11 0, v0000026776950ca0_0;  alias, 1 drivers
v000002677693ce10_0 .net "ID_rs1_ind", 4 0, v0000026776950f20_0;  alias, 1 drivers
v000002677693d810_0 .net "ID_rs2_ind", 4 0, v000002677694f080_0;  alias, 1 drivers
v000002677693d8b0_0 .net "IF_ID_flush", 0 0, v000002677693c0f0_0;  alias, 1 drivers
v000002677693d9f0_0 .net "IF_ID_write", 0 0, v000002677693c4b0_0;  alias, 1 drivers
v000002677693f110_0 .net "PC_src", 2 0, L_0000026776963bb0;  alias, 1 drivers
v000002677693e710_0 .net "PFC_to_EX", 31 0, L_0000026776965410;  alias, 1 drivers
v000002677693dd10_0 .net "PFC_to_IF", 31 0, L_0000026776964970;  alias, 1 drivers
v000002677693d950_0 .net "WB_rd_ind", 4 0, v0000026776951560_0;  alias, 1 drivers
v000002677693d270_0 .net "Wrong_prediction", 0 0, L_000002677697e3c0;  alias, 1 drivers
v000002677693def0_0 .net *"_ivl_11", 0 0, L_0000026776966a60;  1 drivers
v000002677693ed50_0 .net *"_ivl_13", 9 0, L_00000267769655f0;  1 drivers
v000002677693e670_0 .net *"_ivl_15", 9 0, L_0000026776964510;  1 drivers
v000002677693e210_0 .net *"_ivl_16", 9 0, L_0000026776964290;  1 drivers
v000002677693df90_0 .net *"_ivl_19", 9 0, L_00000267769645b0;  1 drivers
v000002677693e2b0_0 .net *"_ivl_20", 9 0, L_00000267769652d0;  1 drivers
v000002677693e3f0_0 .net *"_ivl_25", 0 0, L_0000026776966fa0;  1 drivers
v000002677693e490_0 .net *"_ivl_27", 0 0, L_00000267769682e0;  1 drivers
v000002677693ead0_0 .net *"_ivl_29", 9 0, L_0000026776964fb0;  1 drivers
v000002677693e530_0 .net *"_ivl_3", 0 0, L_00000267769667c0;  1 drivers
L_00000267769801f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002677693cd70_0 .net/2u *"_ivl_30", 9 0, L_00000267769801f0;  1 drivers
v000002677693e5d0_0 .net *"_ivl_32", 9 0, L_0000026776965050;  1 drivers
v000002677693e7b0_0 .net *"_ivl_35", 9 0, L_0000026776963750;  1 drivers
v000002677693f1b0_0 .net *"_ivl_37", 9 0, L_00000267769648d0;  1 drivers
v000002677693e850_0 .net *"_ivl_38", 9 0, L_0000026776963d90;  1 drivers
v000002677693d3b0_0 .net *"_ivl_40", 9 0, L_00000267769643d0;  1 drivers
L_0000026776980238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002677693e990_0 .net/2s *"_ivl_45", 21 0, L_0000026776980238;  1 drivers
L_0000026776980280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002677693ea30_0 .net/2s *"_ivl_50", 21 0, L_0000026776980280;  1 drivers
v000002677693d130_0 .net *"_ivl_9", 0 0, L_00000267769672b0;  1 drivers
v000002677693eb70_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v000002677693ec10_0 .net "forward_to_B", 31 0, L_0000026776964830;  alias, 1 drivers
v000002677693ee90_0 .net "imm", 31 0, v000002677693a7f0_0;  1 drivers
v000002677693edf0_0 .net "inst", 31 0, v000002677693f4d0_0;  alias, 1 drivers
v000002677693caf0_0 .net "is_branch_and_taken", 0 0, L_0000026776967fd0;  alias, 1 drivers
v000002677693ceb0_0 .net "is_oper2_immed", 0 0, L_0000026776967550;  alias, 1 drivers
v000002677693cff0_0 .net "mem_read", 0 0, L_00000267769663b0;  alias, 1 drivers
v000002677693d1d0_0 .net "mem_write", 0 0, L_0000026776965f50;  alias, 1 drivers
v000002677693f430_0 .net "pc", 31 0, v000002677693f570_0;  alias, 1 drivers
v000002677693f750_0 .net "pc_write", 0 0, v000002677693a430_0;  alias, 1 drivers
v000002677693f6b0_0 .net "predicted", 0 0, L_0000026776967e80;  1 drivers
v000002677693f390_0 .net "predicted_to_EX", 0 0, v0000026776937b90_0;  alias, 1 drivers
v000002677693f7f0_0 .net "reg_write", 0 0, L_0000026776966450;  alias, 1 drivers
v000002677693f610_0 .net "reg_write_from_wb", 0 0, v0000026776951920_0;  alias, 1 drivers
v000002677693f9d0_0 .net "rs1", 31 0, v000002677693d590_0;  alias, 1 drivers
v000002677693f2f0_0 .net "rs2", 31 0, v000002677693ef30_0;  alias, 1 drivers
v000002677693f890_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
v000002677693f930_0 .net "wr_reg_data", 31 0, L_000002677697e510;  alias, 1 drivers
L_0000026776964830 .functor MUXZ 32, v000002677693ef30_0, v000002677693a7f0_0, L_0000026776967550, C4<>;
L_00000267769655f0 .part v000002677693f570_0, 0, 10;
L_0000026776964510 .part v000002677693f4d0_0, 0, 10;
L_0000026776964290 .arith/sum 10, L_00000267769655f0, L_0000026776964510;
L_00000267769645b0 .part v000002677693f4d0_0, 0, 10;
L_00000267769652d0 .functor MUXZ 10, L_00000267769645b0, L_0000026776964290, L_0000026776966a60, C4<>;
L_0000026776964fb0 .part v000002677693f570_0, 0, 10;
L_0000026776965050 .arith/sum 10, L_0000026776964fb0, L_00000267769801f0;
L_0000026776963750 .part v000002677693f570_0, 0, 10;
L_00000267769648d0 .part v000002677693f4d0_0, 0, 10;
L_0000026776963d90 .arith/sum 10, L_0000026776963750, L_00000267769648d0;
L_00000267769643d0 .functor MUXZ 10, L_0000026776963d90, L_0000026776965050, L_00000267769682e0, C4<>;
L_0000026776964970 .concat8 [ 10 22 0 0], L_00000267769652d0, L_0000026776980238;
L_0000026776965410 .concat8 [ 10 22 0 0], L_00000267769643d0, L_0000026776980280;
S_0000026776931600 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000026776931470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000026776940020 .param/l "add" 0 9 6, C4<000000100000>;
P_0000026776940058 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026776940090 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000267769400c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026776940100 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000026776940138 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000026776940170 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000267769401a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000267769401e0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026776940218 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000026776940250 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026776940288 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000267769402c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000267769402f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000026776940330 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000026776940368 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000267769403a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000267769403d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026776940410 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000026776940448 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026776940480 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000267769404b8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000267769404f0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026776940528 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026776940560 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000267769671d0 .functor OR 1, L_0000026776967e80, L_0000026776965690, C4<0>, C4<0>;
L_0000026776967240 .functor OR 1, L_00000267769671d0, L_0000026776964ab0, C4<0>, C4<0>;
v0000026776939710_0 .net "EX1_opcode", 11 0, v00000267769368c0_0;  alias, 1 drivers
v0000026776939850_0 .net "EX2_opcode", 11 0, v00000267769347a0_0;  alias, 1 drivers
v00000267769386d0_0 .net "ID_opcode", 11 0, v0000026776950ca0_0;  alias, 1 drivers
v0000026776937c30_0 .net "PC_src", 2 0, L_0000026776963bb0;  alias, 1 drivers
v0000026776937cd0_0 .net "Wrong_prediction", 0 0, L_000002677697e3c0;  alias, 1 drivers
L_00000267769803e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002677693a1b0_0 .net/2u *"_ivl_0", 2 0, L_00000267769803e8;  1 drivers
v00000267769397b0_0 .net *"_ivl_10", 0 0, L_0000026776965550;  1 drivers
L_0000026776980508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000026776937d70_0 .net/2u *"_ivl_12", 2 0, L_0000026776980508;  1 drivers
L_0000026776980550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000026776939f30_0 .net/2u *"_ivl_14", 11 0, L_0000026776980550;  1 drivers
v0000026776938810_0 .net *"_ivl_16", 0 0, L_0000026776965690;  1 drivers
v0000026776938a90_0 .net *"_ivl_19", 0 0, L_00000267769671d0;  1 drivers
L_0000026776980430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000026776937e10_0 .net/2u *"_ivl_2", 11 0, L_0000026776980430;  1 drivers
L_0000026776980598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000267769398f0_0 .net/2u *"_ivl_20", 11 0, L_0000026776980598;  1 drivers
v0000026776938d10_0 .net *"_ivl_22", 0 0, L_0000026776964ab0;  1 drivers
v0000026776939990_0 .net *"_ivl_25", 0 0, L_0000026776967240;  1 drivers
L_00000267769805e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000026776939b70_0 .net/2u *"_ivl_26", 2 0, L_00000267769805e0;  1 drivers
L_0000026776980628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026776937ff0_0 .net/2u *"_ivl_28", 2 0, L_0000026776980628;  1 drivers
v0000026776938090_0 .net *"_ivl_30", 2 0, L_00000267769640b0;  1 drivers
v00000267769388b0_0 .net *"_ivl_32", 2 0, L_0000026776965730;  1 drivers
v0000026776939a30_0 .net *"_ivl_34", 2 0, L_0000026776964b50;  1 drivers
v0000026776938130_0 .net *"_ivl_4", 0 0, L_0000026776963b10;  1 drivers
L_0000026776980478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000026776939e90_0 .net/2u *"_ivl_6", 2 0, L_0000026776980478;  1 drivers
L_00000267769804c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000026776939030_0 .net/2u *"_ivl_8", 11 0, L_00000267769804c0;  1 drivers
v0000026776938310_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v0000026776939210_0 .net "predicted", 0 0, L_0000026776967e80;  alias, 1 drivers
v0000026776938590_0 .net "predicted_to_EX", 0 0, v0000026776937b90_0;  alias, 1 drivers
v0000026776939ad0_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
v00000267769383b0_0 .net "state", 1 0, v0000026776937eb0_0;  1 drivers
L_0000026776963b10 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980430;
L_0000026776965550 .cmp/eq 12, v00000267769368c0_0, L_00000267769804c0;
L_0000026776965690 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980550;
L_0000026776964ab0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980598;
L_00000267769640b0 .functor MUXZ 3, L_0000026776980628, L_00000267769805e0, L_0000026776967240, C4<>;
L_0000026776965730 .functor MUXZ 3, L_00000267769640b0, L_0000026776980508, L_0000026776965550, C4<>;
L_0000026776964b50 .functor MUXZ 3, L_0000026776965730, L_0000026776980478, L_0000026776963b10, C4<>;
L_0000026776963bb0 .functor MUXZ 3, L_0000026776964b50, L_00000267769803e8, L_000002677697e3c0, C4<>;
S_0000026776931790 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000026776931600;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000267769405a0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000267769405d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000026776940610 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000026776940648 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000026776940680 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000267769406b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000267769406f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000026776940728 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000026776940760 .param/l "j" 0 9 19, C4<000010000000>;
P_0000026776940798 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000267769407d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000026776940808 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000026776940840 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000026776940878 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000267769408b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000267769408e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000026776940920 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000026776940958 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000026776940990 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000267769409c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000026776940a00 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000026776940a38 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000026776940a70 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000026776940aa8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000026776940ae0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000026776967da0 .functor OR 1, L_0000026776963a70, L_0000026776964a10, C4<0>, C4<0>;
L_0000026776966ad0 .functor OR 1, L_0000026776965a50, L_00000267769654b0, C4<0>, C4<0>;
L_0000026776967e10 .functor AND 1, L_0000026776967da0, L_0000026776966ad0, C4<1>, C4<1>;
L_0000026776967940 .functor NOT 1, L_0000026776967e10, C4<0>, C4<0>, C4<0>;
L_0000026776966b40 .functor OR 1, v0000026776961e50_0, L_0000026776967940, C4<0>, C4<0>;
L_0000026776967e80 .functor NOT 1, L_0000026776966b40, C4<0>, C4<0>, C4<0>;
v0000026776939530_0 .net "EX_opcode", 11 0, v00000267769347a0_0;  alias, 1 drivers
v00000267769392b0_0 .net "ID_opcode", 11 0, v0000026776950ca0_0;  alias, 1 drivers
v0000026776937f50_0 .net "Wrong_prediction", 0 0, L_000002677697e3c0;  alias, 1 drivers
L_00000267769802c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000026776939fd0_0 .net/2u *"_ivl_0", 11 0, L_00000267769802c8;  1 drivers
L_0000026776980358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000267769381d0_0 .net/2u *"_ivl_10", 1 0, L_0000026776980358;  1 drivers
v0000026776938270_0 .net *"_ivl_12", 0 0, L_0000026776965a50;  1 drivers
L_00000267769803a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000026776939170_0 .net/2u *"_ivl_14", 1 0, L_00000267769803a0;  1 drivers
v000002677693a250_0 .net *"_ivl_16", 0 0, L_00000267769654b0;  1 drivers
v0000026776938450_0 .net *"_ivl_19", 0 0, L_0000026776966ad0;  1 drivers
v0000026776937af0_0 .net *"_ivl_2", 0 0, L_0000026776963a70;  1 drivers
v00000267769393f0_0 .net *"_ivl_21", 0 0, L_0000026776967e10;  1 drivers
v000002677693a070_0 .net *"_ivl_22", 0 0, L_0000026776967940;  1 drivers
v0000026776939d50_0 .net *"_ivl_25", 0 0, L_0000026776966b40;  1 drivers
L_0000026776980310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000026776939350_0 .net/2u *"_ivl_4", 11 0, L_0000026776980310;  1 drivers
v000002677693a110_0 .net *"_ivl_6", 0 0, L_0000026776964a10;  1 drivers
v0000026776938c70_0 .net *"_ivl_9", 0 0, L_0000026776967da0;  1 drivers
v0000026776938770_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v00000267769395d0_0 .net "predicted", 0 0, L_0000026776967e80;  alias, 1 drivers
v0000026776937b90_0 .var "predicted_to_EX", 0 0;
v00000267769389f0_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
v0000026776937eb0_0 .var "state", 1 0;
E_00000267768bbd10 .event posedge, v0000026776938770_0, v0000026776925370_0;
L_0000026776963a70 .cmp/eq 12, v0000026776950ca0_0, L_00000267769802c8;
L_0000026776964a10 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980310;
L_0000026776965a50 .cmp/eq 2, v0000026776937eb0_0, L_0000026776980358;
L_00000267769654b0 .cmp/eq 2, v0000026776937eb0_0, L_00000267769803a0;
S_0000026776932410 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000026776931470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002677694ab40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002677694ab78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002677694abb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002677694abe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002677694ac20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002677694ac58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002677694ac90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002677694acc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002677694ad00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002677694ad38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002677694ad70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002677694ada8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002677694ade0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002677694ae18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002677694ae50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002677694ae88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002677694aec0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002677694aef8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002677694af30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002677694af68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002677694afa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002677694afd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002677694b010 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002677694b048 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002677694b080 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026776938950_0 .net "EX1_memread", 0 0, v0000026776936780_0;  alias, 1 drivers
v0000026776939c10_0 .net "EX1_rd_ind", 4 0, v0000026776936be0_0;  alias, 1 drivers
v0000026776938b30_0 .net "EX1_rd_indzero", 0 0, v0000026776936140_0;  alias, 1 drivers
v0000026776939cb0_0 .net "EX2_memread", 0 0, v0000026776934340_0;  alias, 1 drivers
v0000026776938bd0_0 .net "EX2_rd_ind", 4 0, v00000267769343e0_0;  alias, 1 drivers
v00000267769384f0_0 .net "EX2_rd_indzero", 0 0, v0000026776934480_0;  alias, 1 drivers
v0000026776939df0_0 .var "ID_EX1_flush", 0 0;
v0000026776938db0_0 .var "ID_EX2_flush", 0 0;
v0000026776938e50_0 .net "ID_opcode", 11 0, v0000026776950ca0_0;  alias, 1 drivers
v0000026776938f90_0 .net "ID_rs1_ind", 4 0, v0000026776950f20_0;  alias, 1 drivers
v00000267769390d0_0 .net "ID_rs2_ind", 4 0, v000002677694f080_0;  alias, 1 drivers
v000002677693c4b0_0 .var "IF_ID_Write", 0 0;
v000002677693c0f0_0 .var "IF_ID_flush", 0 0;
v000002677693a430_0 .var "PC_Write", 0 0;
v000002677693b830_0 .net "Wrong_prediction", 0 0, L_000002677697e3c0;  alias, 1 drivers
E_00000267768bc610/0 .event anyedge, v0000026776929ba0_0, v0000026776936780_0, v0000026776936140_0, v0000026776933b20_0;
E_00000267768bc610/1 .event anyedge, v0000026776936be0_0, v0000026776934200_0, v0000026776842fa0_0, v0000026776934480_0;
E_00000267768bc610/2 .event anyedge, v0000026776923bb0_0, v0000026776933da0_0;
E_00000267768bc610 .event/or E_00000267768bc610/0, E_00000267768bc610/1, E_00000267768bc610/2;
S_0000026776932d70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000026776931470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002677694b0c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002677694b0f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002677694b130 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002677694b168 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002677694b1a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002677694b1d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002677694b210 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002677694b248 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002677694b280 .param/l "j" 0 9 19, C4<000010000000>;
P_000002677694b2b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002677694b2f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002677694b328 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002677694b360 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002677694b398 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002677694b3d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002677694b408 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002677694b440 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002677694b478 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002677694b4b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002677694b4e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002677694b520 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002677694b558 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002677694b590 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002677694b5c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002677694b600 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000267769677f0 .functor OR 1, L_0000026776963e30, L_00000267769657d0, C4<0>, C4<0>;
L_0000026776967b00 .functor OR 1, L_00000267769677f0, L_0000026776964bf0, C4<0>, C4<0>;
L_0000026776966750 .functor OR 1, L_0000026776967b00, L_0000026776963c50, C4<0>, C4<0>;
L_0000026776967010 .functor OR 1, L_0000026776966750, L_0000026776965870, C4<0>, C4<0>;
L_0000026776968040 .functor OR 1, L_0000026776967010, L_0000026776965910, C4<0>, C4<0>;
L_0000026776966bb0 .functor OR 1, L_0000026776968040, L_0000026776965af0, C4<0>, C4<0>;
L_00000267769674e0 .functor OR 1, L_0000026776966bb0, L_0000026776965d70, C4<0>, C4<0>;
L_0000026776967550 .functor OR 1, L_00000267769674e0, L_0000026776965e10, C4<0>, C4<0>;
L_0000026776966e50 .functor OR 1, L_0000026776966630, L_00000267769661d0, C4<0>, C4<0>;
L_0000026776967710 .functor OR 1, L_0000026776966e50, L_0000026776966270, C4<0>, C4<0>;
L_0000026776967780 .functor OR 1, L_0000026776967710, L_00000267769664f0, C4<0>, C4<0>;
L_0000026776967ef0 .functor OR 1, L_0000026776967780, L_0000026776966310, C4<0>, C4<0>;
v000002677693b8d0_0 .net "ID_opcode", 11 0, v0000026776950ca0_0;  alias, 1 drivers
L_0000026776980670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002677693c550_0 .net/2u *"_ivl_0", 11 0, L_0000026776980670;  1 drivers
L_0000026776980700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002677693b650_0 .net/2u *"_ivl_10", 11 0, L_0000026776980700;  1 drivers
L_0000026776980bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002677693ac50_0 .net/2u *"_ivl_102", 11 0, L_0000026776980bc8;  1 drivers
L_0000026776980c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002677693c5f0_0 .net/2u *"_ivl_106", 11 0, L_0000026776980c10;  1 drivers
v000002677693c190_0 .net *"_ivl_12", 0 0, L_0000026776964bf0;  1 drivers
v000002677693a4d0_0 .net *"_ivl_15", 0 0, L_0000026776967b00;  1 drivers
L_0000026776980748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002677693b970_0 .net/2u *"_ivl_16", 11 0, L_0000026776980748;  1 drivers
v000002677693af70_0 .net *"_ivl_18", 0 0, L_0000026776963c50;  1 drivers
v000002677693c7d0_0 .net *"_ivl_2", 0 0, L_0000026776963e30;  1 drivers
v000002677693a610_0 .net *"_ivl_21", 0 0, L_0000026776966750;  1 drivers
L_0000026776980790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002677693a2f0_0 .net/2u *"_ivl_22", 11 0, L_0000026776980790;  1 drivers
v000002677693b010_0 .net *"_ivl_24", 0 0, L_0000026776965870;  1 drivers
v000002677693b1f0_0 .net *"_ivl_27", 0 0, L_0000026776967010;  1 drivers
L_00000267769807d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002677693c910_0 .net/2u *"_ivl_28", 11 0, L_00000267769807d8;  1 drivers
v000002677693bf10_0 .net *"_ivl_30", 0 0, L_0000026776965910;  1 drivers
v000002677693ae30_0 .net *"_ivl_33", 0 0, L_0000026776968040;  1 drivers
L_0000026776980820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002677693c230_0 .net/2u *"_ivl_34", 11 0, L_0000026776980820;  1 drivers
v000002677693ca50_0 .net *"_ivl_36", 0 0, L_0000026776965af0;  1 drivers
v000002677693a890_0 .net *"_ivl_39", 0 0, L_0000026776966bb0;  1 drivers
L_00000267769806b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002677693b470_0 .net/2u *"_ivl_4", 11 0, L_00000267769806b8;  1 drivers
L_0000026776980868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002677693bc90_0 .net/2u *"_ivl_40", 11 0, L_0000026776980868;  1 drivers
v000002677693b790_0 .net *"_ivl_42", 0 0, L_0000026776965d70;  1 drivers
v000002677693b0b0_0 .net *"_ivl_45", 0 0, L_00000267769674e0;  1 drivers
L_00000267769808b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002677693b5b0_0 .net/2u *"_ivl_46", 11 0, L_00000267769808b0;  1 drivers
v000002677693b290_0 .net *"_ivl_48", 0 0, L_0000026776965e10;  1 drivers
L_00000267769808f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002677693a390_0 .net/2u *"_ivl_52", 11 0, L_00000267769808f8;  1 drivers
L_0000026776980940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002677693b6f0_0 .net/2u *"_ivl_56", 11 0, L_0000026776980940;  1 drivers
v000002677693c690_0 .net *"_ivl_6", 0 0, L_00000267769657d0;  1 drivers
L_0000026776980988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002677693ba10_0 .net/2u *"_ivl_60", 11 0, L_0000026776980988;  1 drivers
L_00000267769809d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002677693ad90_0 .net/2u *"_ivl_64", 11 0, L_00000267769809d0;  1 drivers
L_0000026776980a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002677693c730_0 .net/2u *"_ivl_68", 11 0, L_0000026776980a18;  1 drivers
L_0000026776980a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002677693b150_0 .net/2u *"_ivl_72", 11 0, L_0000026776980a60;  1 drivers
v000002677693bab0_0 .net *"_ivl_74", 0 0, L_0000026776966630;  1 drivers
L_0000026776980aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002677693bb50_0 .net/2u *"_ivl_76", 11 0, L_0000026776980aa8;  1 drivers
v000002677693abb0_0 .net *"_ivl_78", 0 0, L_00000267769661d0;  1 drivers
v000002677693b330_0 .net *"_ivl_81", 0 0, L_0000026776966e50;  1 drivers
L_0000026776980af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002677693c870_0 .net/2u *"_ivl_82", 11 0, L_0000026776980af0;  1 drivers
v000002677693acf0_0 .net *"_ivl_84", 0 0, L_0000026776966270;  1 drivers
v000002677693a930_0 .net *"_ivl_87", 0 0, L_0000026776967710;  1 drivers
L_0000026776980b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002677693c2d0_0 .net/2u *"_ivl_88", 11 0, L_0000026776980b38;  1 drivers
v000002677693bbf0_0 .net *"_ivl_9", 0 0, L_00000267769677f0;  1 drivers
v000002677693a9d0_0 .net *"_ivl_90", 0 0, L_00000267769664f0;  1 drivers
v000002677693be70_0 .net *"_ivl_93", 0 0, L_0000026776967780;  1 drivers
L_0000026776980b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002677693b3d0_0 .net/2u *"_ivl_94", 11 0, L_0000026776980b80;  1 drivers
v000002677693a570_0 .net *"_ivl_96", 0 0, L_0000026776966310;  1 drivers
v000002677693c9b0_0 .net *"_ivl_99", 0 0, L_0000026776967ef0;  1 drivers
v000002677693a6b0_0 .net "is_beq", 0 0, L_0000026776963f70;  alias, 1 drivers
v000002677693ab10_0 .net "is_bne", 0 0, L_0000026776965eb0;  alias, 1 drivers
v000002677693b510_0 .net "is_j", 0 0, L_0000026776965ff0;  alias, 1 drivers
v000002677693bfb0_0 .net "is_jal", 0 0, L_0000026776966130;  alias, 1 drivers
v000002677693aed0_0 .net "is_jr", 0 0, L_0000026776964010;  alias, 1 drivers
v000002677693bd30_0 .net "is_oper2_immed", 0 0, L_0000026776967550;  alias, 1 drivers
v000002677693bdd0_0 .net "memread", 0 0, L_00000267769663b0;  alias, 1 drivers
v000002677693a750_0 .net "memwrite", 0 0, L_0000026776965f50;  alias, 1 drivers
v000002677693c050_0 .net "regwrite", 0 0, L_0000026776966450;  alias, 1 drivers
L_0000026776963e30 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980670;
L_00000267769657d0 .cmp/eq 12, v0000026776950ca0_0, L_00000267769806b8;
L_0000026776964bf0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980700;
L_0000026776963c50 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980748;
L_0000026776965870 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980790;
L_0000026776965910 .cmp/eq 12, v0000026776950ca0_0, L_00000267769807d8;
L_0000026776965af0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980820;
L_0000026776965d70 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980868;
L_0000026776965e10 .cmp/eq 12, v0000026776950ca0_0, L_00000267769808b0;
L_0000026776963f70 .cmp/eq 12, v0000026776950ca0_0, L_00000267769808f8;
L_0000026776965eb0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980940;
L_0000026776964010 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980988;
L_0000026776966130 .cmp/eq 12, v0000026776950ca0_0, L_00000267769809d0;
L_0000026776965ff0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980a18;
L_0000026776966630 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980a60;
L_00000267769661d0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980aa8;
L_0000026776966270 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980af0;
L_00000267769664f0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980b38;
L_0000026776966310 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980b80;
L_0000026776966450 .reduce/nor L_0000026776967ef0;
L_00000267769663b0 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980bc8;
L_0000026776965f50 .cmp/eq 12, v0000026776950ca0_0, L_0000026776980c10;
S_00000267769325a0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000026776931470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002677694b640 .param/l "add" 0 9 6, C4<000000100000>;
P_000002677694b678 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002677694b6b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002677694b6e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002677694b720 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002677694b758 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002677694b790 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002677694b7c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002677694b800 .param/l "j" 0 9 19, C4<000010000000>;
P_000002677694b838 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002677694b870 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002677694b8a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002677694b8e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002677694b918 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002677694b950 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002677694b988 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002677694b9c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002677694b9f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002677694ba30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002677694ba68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002677694baa0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002677694bad8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002677694bb10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002677694bb48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002677694bb80 .param/l "xori" 0 9 12, C4<001110000000>;
v000002677693a7f0_0 .var "Immed", 31 0;
v000002677693c370_0 .net "Inst", 31 0, v000002677693f4d0_0;  alias, 1 drivers
v000002677693c410_0 .net "opcode", 11 0, v0000026776950ca0_0;  alias, 1 drivers
E_00000267768bbb10 .event anyedge, v0000026776933da0_0, v000002677693c370_0;
S_0000026776930fc0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000026776931470;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002677693d590_0 .var "Read_data1", 31 0;
v000002677693ef30_0 .var "Read_data2", 31 0;
v000002677693e170_0 .net "Read_reg1", 4 0, v0000026776950f20_0;  alias, 1 drivers
v000002677693d090_0 .net "Read_reg2", 4 0, v000002677694f080_0;  alias, 1 drivers
v000002677693cb90_0 .net "Write_data", 31 0, L_000002677697e510;  alias, 1 drivers
v000002677693ddb0_0 .net "Write_en", 0 0, v0000026776951920_0;  alias, 1 drivers
v000002677693dbd0_0 .net "Write_reg", 4 0, v0000026776951560_0;  alias, 1 drivers
v000002677693e030_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v000002677693d310_0 .var/i "i", 31 0;
v000002677693dc70 .array "reg_file", 0 31, 31 0;
v000002677693d770_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
E_00000267768bbb90 .event posedge, v0000026776938770_0;
S_0000026776931ab0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000026776930fc0;
 .timescale 0 0;
v000002677693d450_0 .var/i "i", 31 0;
S_0000026776931f60 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002677694bbc0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002677694bbf8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002677694bc30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002677694bc68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002677694bca0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002677694bcd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002677694bd10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002677694bd48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002677694bd80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002677694bdb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002677694bdf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002677694be28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002677694be60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002677694be98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002677694bed0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002677694bf08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002677694bf40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002677694bf78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002677694bfb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002677694bfe8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002677694c020 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002677694c058 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002677694c090 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002677694c0c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002677694c100 .param/l "xori" 0 9 12, C4<001110000000>;
v000002677693f4d0_0 .var "ID_INST", 31 0;
v000002677693f570_0 .var "ID_PC", 31 0;
v0000026776950ca0_0 .var "ID_opcode", 11 0;
v0000026776950b60_0 .var "ID_rd_ind", 4 0;
v0000026776950f20_0 .var "ID_rs1_ind", 4 0;
v000002677694f080_0 .var "ID_rs2_ind", 4 0;
v000002677694f440_0 .net "IF_FLUSH", 0 0, v000002677693c0f0_0;  alias, 1 drivers
v000002677694f940_0 .net "IF_INST", 31 0, L_0000026776966ec0;  alias, 1 drivers
v0000026776950520_0 .net "IF_PC", 31 0, v000002677694fa80_0;  alias, 1 drivers
v000002677694fbc0_0 .net "clk", 0 0, L_0000026776967860;  1 drivers
v0000026776951060_0 .net "if_id_Write", 0 0, v000002677693c4b0_0;  alias, 1 drivers
v0000026776950c00_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
E_00000267768bd690 .event posedge, v0000026776925370_0, v000002677694fbc0_0;
S_0000026776931c40 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000026776951b00_0 .net "EX1_PFC", 31 0, L_0000026776960a50;  alias, 1 drivers
v0000026776951420_0 .net "EX2_PFC", 31 0, v0000026776934840_0;  alias, 1 drivers
v0000026776953720_0 .net "ID_PFC", 31 0, L_0000026776964970;  alias, 1 drivers
v00000267769521e0_0 .net "PC_src", 2 0, L_0000026776963bb0;  alias, 1 drivers
v0000026776952b40_0 .net "PC_write", 0 0, v000002677693a430_0;  alias, 1 drivers
L_0000026776980088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026776951ba0_0 .net/2u *"_ivl_0", 31 0, L_0000026776980088;  1 drivers
v0000026776952c80_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v00000267769520a0_0 .net "inst", 31 0, L_0000026776966ec0;  alias, 1 drivers
v00000267769534a0_0 .net "inst_mem_in", 31 0, v000002677694fa80_0;  alias, 1 drivers
v0000026776951c40_0 .net "pc_reg_in", 31 0, L_0000026776968120;  1 drivers
v00000267769537c0_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
L_00000267769646f0 .arith/sum 32, v000002677694fa80_0, L_0000026776980088;
S_0000026776931150 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000026776931c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000026776966ec0 .functor BUFZ 32, L_0000026776963ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002677694f9e0_0 .net "Data_Out", 31 0, L_0000026776966ec0;  alias, 1 drivers
v000002677694f300 .array "InstMem", 0 1023, 31 0;
v000002677694e9a0_0 .net *"_ivl_0", 31 0, L_0000026776963ed0;  1 drivers
v0000026776950e80_0 .net *"_ivl_3", 9 0, L_0000026776964e70;  1 drivers
v0000026776950d40_0 .net *"_ivl_4", 11 0, L_0000026776964790;  1 drivers
L_00000267769801a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026776950200_0 .net *"_ivl_7", 1 0, L_00000267769801a8;  1 drivers
v000002677694fb20_0 .net "addr", 31 0, v000002677694fa80_0;  alias, 1 drivers
v0000026776950980_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v00000267769502a0_0 .var/i "i", 31 0;
L_0000026776963ed0 .array/port v000002677694f300, L_0000026776964790;
L_0000026776964e70 .part v000002677694fa80_0, 0, 10;
L_0000026776964790 .concat [ 10 2 0 0], L_0000026776964e70, L_00000267769801a8;
S_0000026776931dd0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000026776931c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000267768bd250 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000026776951100_0 .net "DataIn", 31 0, L_0000026776968120;  alias, 1 drivers
v000002677694fa80_0 .var "DataOut", 31 0;
v000002677694f580_0 .net "PC_Write", 0 0, v000002677693a430_0;  alias, 1 drivers
v0000026776950de0_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v000002677694ea40_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
S_0000026776932a50 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000026776931c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000267768bd850 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000267768a3620 .functor NOT 1, L_0000026776964dd0, C4<0>, C4<0>, C4<0>;
L_00000267768a35b0 .functor NOT 1, L_0000026776964650, C4<0>, C4<0>, C4<0>;
L_00000267768a3690 .functor AND 1, L_00000267768a3620, L_00000267768a35b0, C4<1>, C4<1>;
L_00000267768a3770 .functor NOT 1, L_0000026776965190, C4<0>, C4<0>, C4<0>;
L_000002677683d300 .functor AND 1, L_00000267768a3690, L_00000267768a3770, C4<1>, C4<1>;
L_000002677683dd80 .functor AND 32, L_0000026776963890, L_00000267769646f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677683d8b0 .functor NOT 1, L_0000026776964330, C4<0>, C4<0>, C4<0>;
L_000002677683dc30 .functor NOT 1, L_0000026776965370, C4<0>, C4<0>, C4<0>;
L_0000026776967400 .functor AND 1, L_000002677683d8b0, L_000002677683dc30, C4<1>, C4<1>;
L_00000267769675c0 .functor AND 1, L_0000026776967400, L_0000026776965230, C4<1>, C4<1>;
L_0000026776967320 .functor AND 32, L_0000026776964f10, L_0000026776964970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026776966830 .functor OR 32, L_000002677683dd80, L_0000026776967320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026776967630 .functor NOT 1, L_0000026776964d30, C4<0>, C4<0>, C4<0>;
L_0000026776967080 .functor AND 1, L_0000026776967630, L_00000267769637f0, C4<1>, C4<1>;
L_0000026776967cc0 .functor NOT 1, L_0000026776963cf0, C4<0>, C4<0>, C4<0>;
L_0000026776966c20 .functor AND 1, L_0000026776967080, L_0000026776967cc0, C4<1>, C4<1>;
L_0000026776967390 .functor AND 32, L_0000026776965b90, v000002677694fa80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026776967d30 .functor OR 32, L_0000026776966830, L_0000026776967390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000267769670f0 .functor NOT 1, L_0000026776963930, C4<0>, C4<0>, C4<0>;
L_00000267769678d0 .functor AND 1, L_00000267769670f0, L_0000026776964150, C4<1>, C4<1>;
L_0000026776967f60 .functor AND 1, L_00000267769678d0, L_0000026776964470, C4<1>, C4<1>;
L_0000026776967a90 .functor AND 32, L_0000026776965c30, L_0000026776960a50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000267769676a0 .functor OR 32, L_0000026776967d30, L_0000026776967a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026776967470 .functor NOT 1, L_00000267769639d0, C4<0>, C4<0>, C4<0>;
L_0000026776966d00 .functor AND 1, L_0000026776964c90, L_0000026776967470, C4<1>, C4<1>;
L_0000026776968200 .functor NOT 1, L_0000026776965cd0, C4<0>, C4<0>, C4<0>;
L_0000026776966f30 .functor AND 1, L_0000026776966d00, L_0000026776968200, C4<1>, C4<1>;
L_0000026776967160 .functor AND 32, L_00000267769641f0, v0000026776934840_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000026776968120 .functor OR 32, L_00000267769676a0, L_0000026776967160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002677694f3a0_0 .net *"_ivl_1", 0 0, L_0000026776964dd0;  1 drivers
v000002677694efe0_0 .net *"_ivl_11", 0 0, L_0000026776965190;  1 drivers
v00000267769505c0_0 .net *"_ivl_12", 0 0, L_00000267768a3770;  1 drivers
v000002677694ed60_0 .net *"_ivl_14", 0 0, L_000002677683d300;  1 drivers
v0000026776950a20_0 .net *"_ivl_16", 31 0, L_0000026776963890;  1 drivers
v000002677694fc60_0 .net *"_ivl_18", 31 0, L_000002677683dd80;  1 drivers
v000002677694eae0_0 .net *"_ivl_2", 0 0, L_00000267768a3620;  1 drivers
v000002677694eea0_0 .net *"_ivl_21", 0 0, L_0000026776964330;  1 drivers
v000002677694f760_0 .net *"_ivl_22", 0 0, L_000002677683d8b0;  1 drivers
v0000026776950160_0 .net *"_ivl_25", 0 0, L_0000026776965370;  1 drivers
v000002677694eb80_0 .net *"_ivl_26", 0 0, L_000002677683dc30;  1 drivers
v000002677694fd00_0 .net *"_ivl_28", 0 0, L_0000026776967400;  1 drivers
v0000026776950fc0_0 .net *"_ivl_31", 0 0, L_0000026776965230;  1 drivers
v000002677694ef40_0 .net *"_ivl_32", 0 0, L_00000267769675c0;  1 drivers
v000002677694f4e0_0 .net *"_ivl_34", 31 0, L_0000026776964f10;  1 drivers
v000002677694f120_0 .net *"_ivl_36", 31 0, L_0000026776967320;  1 drivers
v000002677694f620_0 .net *"_ivl_38", 31 0, L_0000026776966830;  1 drivers
v000002677694fda0_0 .net *"_ivl_41", 0 0, L_0000026776964d30;  1 drivers
v000002677694ec20_0 .net *"_ivl_42", 0 0, L_0000026776967630;  1 drivers
v0000026776950ac0_0 .net *"_ivl_45", 0 0, L_00000267769637f0;  1 drivers
v000002677694ff80_0 .net *"_ivl_46", 0 0, L_0000026776967080;  1 drivers
v000002677694f6c0_0 .net *"_ivl_49", 0 0, L_0000026776963cf0;  1 drivers
v000002677694ecc0_0 .net *"_ivl_5", 0 0, L_0000026776964650;  1 drivers
v000002677694ee00_0 .net *"_ivl_50", 0 0, L_0000026776967cc0;  1 drivers
v000002677694f800_0 .net *"_ivl_52", 0 0, L_0000026776966c20;  1 drivers
v000002677694f8a0_0 .net *"_ivl_54", 31 0, L_0000026776965b90;  1 drivers
v000002677694fe40_0 .net *"_ivl_56", 31 0, L_0000026776967390;  1 drivers
v0000026776950340_0 .net *"_ivl_58", 31 0, L_0000026776967d30;  1 drivers
v000002677694f1c0_0 .net *"_ivl_6", 0 0, L_00000267768a35b0;  1 drivers
v000002677694f260_0 .net *"_ivl_61", 0 0, L_0000026776963930;  1 drivers
v0000026776950020_0 .net *"_ivl_62", 0 0, L_00000267769670f0;  1 drivers
v00000267769500c0_0 .net *"_ivl_65", 0 0, L_0000026776964150;  1 drivers
v0000026776950660_0 .net *"_ivl_66", 0 0, L_00000267769678d0;  1 drivers
v00000267769503e0_0 .net *"_ivl_69", 0 0, L_0000026776964470;  1 drivers
v0000026776950480_0 .net *"_ivl_70", 0 0, L_0000026776967f60;  1 drivers
v0000026776950700_0 .net *"_ivl_72", 31 0, L_0000026776965c30;  1 drivers
v00000267769507a0_0 .net *"_ivl_74", 31 0, L_0000026776967a90;  1 drivers
v0000026776950840_0 .net *"_ivl_76", 31 0, L_00000267769676a0;  1 drivers
v00000267769508e0_0 .net *"_ivl_79", 0 0, L_0000026776964c90;  1 drivers
v00000267769512e0_0 .net *"_ivl_8", 0 0, L_00000267768a3690;  1 drivers
v0000026776952320_0 .net *"_ivl_81", 0 0, L_00000267769639d0;  1 drivers
v0000026776952780_0 .net *"_ivl_82", 0 0, L_0000026776967470;  1 drivers
v00000267769526e0_0 .net *"_ivl_84", 0 0, L_0000026776966d00;  1 drivers
v0000026776953400_0 .net *"_ivl_87", 0 0, L_0000026776965cd0;  1 drivers
v0000026776951a60_0 .net *"_ivl_88", 0 0, L_0000026776968200;  1 drivers
v0000026776951d80_0 .net *"_ivl_90", 0 0, L_0000026776966f30;  1 drivers
v0000026776951ec0_0 .net *"_ivl_92", 31 0, L_00000267769641f0;  1 drivers
v0000026776951740_0 .net *"_ivl_94", 31 0, L_0000026776967160;  1 drivers
v0000026776952fa0_0 .net "ina", 31 0, L_00000267769646f0;  1 drivers
v0000026776953540_0 .net "inb", 31 0, L_0000026776964970;  alias, 1 drivers
v0000026776952d20_0 .net "inc", 31 0, v000002677694fa80_0;  alias, 1 drivers
v0000026776952140_0 .net "ind", 31 0, L_0000026776960a50;  alias, 1 drivers
v0000026776951380_0 .net "ine", 31 0, v0000026776934840_0;  alias, 1 drivers
L_00000267769800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267769535e0_0 .net "inf", 31 0, L_00000267769800d0;  1 drivers
L_0000026776980118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000267769519c0_0 .net "ing", 31 0, L_0000026776980118;  1 drivers
L_0000026776980160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026776952be0_0 .net "inh", 31 0, L_0000026776980160;  1 drivers
v0000026776951e20_0 .net "out", 31 0, L_0000026776968120;  alias, 1 drivers
v0000026776953680_0 .net "sel", 2 0, L_0000026776963bb0;  alias, 1 drivers
L_0000026776964dd0 .part L_0000026776963bb0, 2, 1;
L_0000026776964650 .part L_0000026776963bb0, 1, 1;
L_0000026776965190 .part L_0000026776963bb0, 0, 1;
LS_0000026776963890_0_0 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_0_4 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_0_8 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_0_12 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_0_16 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_0_20 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_0_24 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_0_28 .concat [ 1 1 1 1], L_000002677683d300, L_000002677683d300, L_000002677683d300, L_000002677683d300;
LS_0000026776963890_1_0 .concat [ 4 4 4 4], LS_0000026776963890_0_0, LS_0000026776963890_0_4, LS_0000026776963890_0_8, LS_0000026776963890_0_12;
LS_0000026776963890_1_4 .concat [ 4 4 4 4], LS_0000026776963890_0_16, LS_0000026776963890_0_20, LS_0000026776963890_0_24, LS_0000026776963890_0_28;
L_0000026776963890 .concat [ 16 16 0 0], LS_0000026776963890_1_0, LS_0000026776963890_1_4;
L_0000026776964330 .part L_0000026776963bb0, 2, 1;
L_0000026776965370 .part L_0000026776963bb0, 1, 1;
L_0000026776965230 .part L_0000026776963bb0, 0, 1;
LS_0000026776964f10_0_0 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_0_4 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_0_8 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_0_12 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_0_16 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_0_20 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_0_24 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_0_28 .concat [ 1 1 1 1], L_00000267769675c0, L_00000267769675c0, L_00000267769675c0, L_00000267769675c0;
LS_0000026776964f10_1_0 .concat [ 4 4 4 4], LS_0000026776964f10_0_0, LS_0000026776964f10_0_4, LS_0000026776964f10_0_8, LS_0000026776964f10_0_12;
LS_0000026776964f10_1_4 .concat [ 4 4 4 4], LS_0000026776964f10_0_16, LS_0000026776964f10_0_20, LS_0000026776964f10_0_24, LS_0000026776964f10_0_28;
L_0000026776964f10 .concat [ 16 16 0 0], LS_0000026776964f10_1_0, LS_0000026776964f10_1_4;
L_0000026776964d30 .part L_0000026776963bb0, 2, 1;
L_00000267769637f0 .part L_0000026776963bb0, 1, 1;
L_0000026776963cf0 .part L_0000026776963bb0, 0, 1;
LS_0000026776965b90_0_0 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_0_4 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_0_8 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_0_12 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_0_16 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_0_20 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_0_24 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_0_28 .concat [ 1 1 1 1], L_0000026776966c20, L_0000026776966c20, L_0000026776966c20, L_0000026776966c20;
LS_0000026776965b90_1_0 .concat [ 4 4 4 4], LS_0000026776965b90_0_0, LS_0000026776965b90_0_4, LS_0000026776965b90_0_8, LS_0000026776965b90_0_12;
LS_0000026776965b90_1_4 .concat [ 4 4 4 4], LS_0000026776965b90_0_16, LS_0000026776965b90_0_20, LS_0000026776965b90_0_24, LS_0000026776965b90_0_28;
L_0000026776965b90 .concat [ 16 16 0 0], LS_0000026776965b90_1_0, LS_0000026776965b90_1_4;
L_0000026776963930 .part L_0000026776963bb0, 2, 1;
L_0000026776964150 .part L_0000026776963bb0, 1, 1;
L_0000026776964470 .part L_0000026776963bb0, 0, 1;
LS_0000026776965c30_0_0 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_0_4 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_0_8 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_0_12 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_0_16 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_0_20 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_0_24 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_0_28 .concat [ 1 1 1 1], L_0000026776967f60, L_0000026776967f60, L_0000026776967f60, L_0000026776967f60;
LS_0000026776965c30_1_0 .concat [ 4 4 4 4], LS_0000026776965c30_0_0, LS_0000026776965c30_0_4, LS_0000026776965c30_0_8, LS_0000026776965c30_0_12;
LS_0000026776965c30_1_4 .concat [ 4 4 4 4], LS_0000026776965c30_0_16, LS_0000026776965c30_0_20, LS_0000026776965c30_0_24, LS_0000026776965c30_0_28;
L_0000026776965c30 .concat [ 16 16 0 0], LS_0000026776965c30_1_0, LS_0000026776965c30_1_4;
L_0000026776964c90 .part L_0000026776963bb0, 2, 1;
L_00000267769639d0 .part L_0000026776963bb0, 1, 1;
L_0000026776965cd0 .part L_0000026776963bb0, 0, 1;
LS_00000267769641f0_0_0 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_0_4 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_0_8 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_0_12 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_0_16 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_0_20 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_0_24 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_0_28 .concat [ 1 1 1 1], L_0000026776966f30, L_0000026776966f30, L_0000026776966f30, L_0000026776966f30;
LS_00000267769641f0_1_0 .concat [ 4 4 4 4], LS_00000267769641f0_0_0, LS_00000267769641f0_0_4, LS_00000267769641f0_0_8, LS_00000267769641f0_0_12;
LS_00000267769641f0_1_4 .concat [ 4 4 4 4], LS_00000267769641f0_0_16, LS_00000267769641f0_0_20, LS_00000267769641f0_0_24, LS_00000267769641f0_0_28;
L_00000267769641f0 .concat [ 16 16 0 0], LS_00000267769641f0_1_0, LS_00000267769641f0_1_4;
S_00000267769320f0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000267769517e0_0 .net "Write_Data", 31 0, v0000026776924470_0;  alias, 1 drivers
v00000267769511a0_0 .net "addr", 31 0, v00000267769239d0_0;  alias, 1 drivers
v0000026776952460_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v0000026776951240_0 .net "mem_out", 31 0, v0000026776951600_0;  alias, 1 drivers
v00000267769523c0_0 .net "mem_read", 0 0, v0000026776923c50_0;  alias, 1 drivers
v0000026776952500_0 .net "mem_write", 0 0, v0000026776923390_0;  alias, 1 drivers
S_0000026776932280 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000267769320f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000026776952280 .array "DataMem", 1023 0, 31 0;
v0000026776952dc0_0 .net "Data_In", 31 0, v0000026776924470_0;  alias, 1 drivers
v0000026776951600_0 .var "Data_Out", 31 0;
v0000026776952e60_0 .net "Write_en", 0 0, v0000026776923390_0;  alias, 1 drivers
v0000026776952f00_0 .net "addr", 31 0, v00000267769239d0_0;  alias, 1 drivers
v0000026776951880_0 .net "clk", 0 0, L_00000267768a2c80;  alias, 1 drivers
v0000026776952820_0 .var/i "i", 31 0;
S_0000026776932730 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002677695e170 .param/l "add" 0 9 6, C4<000000100000>;
P_000002677695e1a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002677695e1e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002677695e218 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002677695e250 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002677695e288 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002677695e2c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002677695e2f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002677695e330 .param/l "j" 0 9 19, C4<000010000000>;
P_000002677695e368 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002677695e3a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002677695e3d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002677695e410 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002677695e448 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002677695e480 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002677695e4b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002677695e4f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002677695e528 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002677695e560 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002677695e598 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002677695e5d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002677695e608 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002677695e640 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002677695e678 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002677695e6b0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000026776953360_0 .net "MEM_ALU_OUT", 31 0, v00000267769239d0_0;  alias, 1 drivers
v0000026776953220_0 .net "MEM_Data_mem_out", 31 0, v0000026776951600_0;  alias, 1 drivers
v0000026776953860_0 .net "MEM_memread", 0 0, v0000026776923c50_0;  alias, 1 drivers
v0000026776952a00_0 .net "MEM_opcode", 11 0, v0000026776924010_0;  alias, 1 drivers
v0000026776953900_0 .net "MEM_rd_ind", 4 0, v0000026776923cf0_0;  alias, 1 drivers
v0000026776951f60_0 .net "MEM_rd_indzero", 0 0, v0000026776924150_0;  alias, 1 drivers
v0000026776952000_0 .net "MEM_regwrite", 0 0, v00000267769252d0_0;  alias, 1 drivers
v00000267769525a0_0 .var "WB_ALU_OUT", 31 0;
v0000026776952640_0 .var "WB_Data_mem_out", 31 0;
v0000026776951ce0_0 .var "WB_memread", 0 0;
v0000026776951560_0 .var "WB_rd_ind", 4 0;
v00000267769532c0_0 .var "WB_rd_indzero", 0 0;
v0000026776951920_0 .var "WB_regwrite", 0 0;
v00000267769528c0_0 .net "clk", 0 0, L_000002677697e4a0;  1 drivers
v00000267769514c0_0 .var "hlt", 0 0;
v0000026776953040_0 .net "rst", 0 0, v0000026776961e50_0;  alias, 1 drivers
E_00000267768bce50 .event posedge, v0000026776925370_0, v00000267769528c0_0;
S_00000267769328c0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000267763cd800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002677697e350 .functor AND 32, v0000026776952640_0, L_00000267769d7330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697e200 .functor NOT 1, v0000026776951ce0_0, C4<0>, C4<0>, C4<0>;
L_000002677697e430 .functor AND 32, v00000267769525a0_0, L_00000267769d5d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002677697e510 .functor OR 32, L_000002677697e350, L_000002677697e430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000267769516a0_0 .net "Write_Data_RegFile", 31 0, L_000002677697e510;  alias, 1 drivers
v0000026776952960_0 .net *"_ivl_0", 31 0, L_00000267769d7330;  1 drivers
v00000267769530e0_0 .net *"_ivl_2", 31 0, L_000002677697e350;  1 drivers
v0000026776953180_0 .net *"_ivl_4", 0 0, L_000002677697e200;  1 drivers
v0000026776952aa0_0 .net *"_ivl_6", 31 0, L_00000267769d5d50;  1 drivers
v0000026776953b80_0 .net *"_ivl_8", 31 0, L_000002677697e430;  1 drivers
v0000026776953c20_0 .net "alu_out", 31 0, v00000267769525a0_0;  alias, 1 drivers
v0000026776953a40_0 .net "mem_out", 31 0, v0000026776952640_0;  alias, 1 drivers
v0000026776953f40_0 .net "mem_read", 0 0, v0000026776951ce0_0;  alias, 1 drivers
LS_00000267769d7330_0_0 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_0_4 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_0_8 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_0_12 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_0_16 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_0_20 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_0_24 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_0_28 .concat [ 1 1 1 1], v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0, v0000026776951ce0_0;
LS_00000267769d7330_1_0 .concat [ 4 4 4 4], LS_00000267769d7330_0_0, LS_00000267769d7330_0_4, LS_00000267769d7330_0_8, LS_00000267769d7330_0_12;
LS_00000267769d7330_1_4 .concat [ 4 4 4 4], LS_00000267769d7330_0_16, LS_00000267769d7330_0_20, LS_00000267769d7330_0_24, LS_00000267769d7330_0_28;
L_00000267769d7330 .concat [ 16 16 0 0], LS_00000267769d7330_1_0, LS_00000267769d7330_1_4;
LS_00000267769d5d50_0_0 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_0_4 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_0_8 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_0_12 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_0_16 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_0_20 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_0_24 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_0_28 .concat [ 1 1 1 1], L_000002677697e200, L_000002677697e200, L_000002677697e200, L_000002677697e200;
LS_00000267769d5d50_1_0 .concat [ 4 4 4 4], LS_00000267769d5d50_0_0, LS_00000267769d5d50_0_4, LS_00000267769d5d50_0_8, LS_00000267769d5d50_0_12;
LS_00000267769d5d50_1_4 .concat [ 4 4 4 4], LS_00000267769d5d50_0_16, LS_00000267769d5d50_0_20, LS_00000267769d5d50_0_24, LS_00000267769d5d50_0_28;
L_00000267769d5d50 .concat [ 16 16 0 0], LS_00000267769d5d50_1_0, LS_00000267769d5d50_1_4;
    .scope S_0000026776931dd0;
T_0 ;
    %wait E_00000267768bbd10;
    %load/vec4 v000002677694ea40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002677694fa80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002677694f580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000026776951100_0;
    %assign/vec4 v000002677694fa80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026776931150;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000267769502a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000267769502a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000267769502a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %load/vec4 v00000267769502a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000267769502a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677694f300, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000026776931f60;
T_2 ;
    %wait E_00000267768bd690;
    %load/vec4 v0000026776950c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002677693f570_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002677693f4d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776950b60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002677694f080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776950f20_0, 0;
    %assign/vec4 v0000026776950ca0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026776951060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002677694f440_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002677693f570_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002677693f4d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776950b60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002677694f080_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776950f20_0, 0;
    %assign/vec4 v0000026776950ca0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000026776951060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002677694f940_0;
    %assign/vec4 v000002677693f4d0_0, 0;
    %load/vec4 v0000026776950520_0;
    %assign/vec4 v000002677693f570_0, 0;
    %load/vec4 v000002677694f940_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002677694f080_0, 0;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026776950ca0_0, 4, 5;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000026776950ca0_0, 4, 5;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002677694f940_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002677694f940_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000026776950f20_0, 0;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002677694f940_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000026776950b60_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002677694f940_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000026776950b60_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002677694f940_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000026776950b60_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026776930fc0;
T_3 ;
    %wait E_00000267768bbd10;
    %load/vec4 v000002677693d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002677693d310_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002677693d310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002677693d310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677693dc70, 0, 4;
    %load/vec4 v000002677693d310_0;
    %addi 1, 0, 32;
    %store/vec4 v000002677693d310_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002677693dbd0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002677693ddb0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002677693cb90_0;
    %load/vec4 v000002677693dbd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677693dc70, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002677693dc70, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026776930fc0;
T_4 ;
    %wait E_00000267768bbb90;
    %load/vec4 v000002677693dbd0_0;
    %load/vec4 v000002677693e170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002677693dbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002677693ddb0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002677693cb90_0;
    %assign/vec4 v000002677693d590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002677693e170_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002677693dc70, 4;
    %assign/vec4 v000002677693d590_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026776930fc0;
T_5 ;
    %wait E_00000267768bbb90;
    %load/vec4 v000002677693dbd0_0;
    %load/vec4 v000002677693d090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002677693dbd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002677693ddb0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002677693cb90_0;
    %assign/vec4 v000002677693ef30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002677693d090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002677693dc70, 4;
    %assign/vec4 v000002677693ef30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000026776930fc0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000026776931ab0;
    %jmp t_0;
    .scope S_0000026776931ab0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002677693d450_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002677693d450_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002677693d450_0;
    %ix/getv/s 4, v000002677693d450_0;
    %load/vec4a v000002677693dc70, 4;
    %ix/getv/s 4, v000002677693d450_0;
    %load/vec4a v000002677693dc70, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002677693d450_0;
    %addi 1, 0, 32;
    %store/vec4 v000002677693d450_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000026776930fc0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000267769325a0;
T_7 ;
    %wait E_00000267768bbb10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002677693a7f0_0, 0, 32;
    %load/vec4 v000002677693c410_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002677693c410_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002677693c370_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002677693a7f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002677693c410_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002677693c410_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002677693c410_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002677693c370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002677693a7f0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002677693c370_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002677693c370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002677693a7f0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026776931790;
T_8 ;
    %wait E_00000267768bbd10;
    %load/vec4 v00000267769389f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026776937eb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026776939530_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000026776939530_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000026776937eb0_0;
    %load/vec4 v0000026776937f50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026776937eb0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026776937eb0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026776937eb0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000026776937eb0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026776937eb0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026776937eb0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026776931790;
T_9 ;
    %wait E_00000267768bbd10;
    %load/vec4 v00000267769389f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776937b90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000267769395d0_0;
    %assign/vec4 v0000026776937b90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026776932410;
T_10 ;
    %wait E_00000267768bc610;
    %load/vec4 v000002677693b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002677693a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002677693c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002677693c0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026776939df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026776938db0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026776938950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000026776938b30_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000026776938f90_0;
    %load/vec4 v0000026776939c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000267769390d0_0;
    %load/vec4 v0000026776939c10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000026776939cb0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000267769384f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000026776938f90_0;
    %load/vec4 v0000026776938bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000267769390d0_0;
    %load/vec4 v0000026776938bd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002677693a430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002677693c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002677693c0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026776939df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776938db0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000026776938e50_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002677693a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002677693c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002677693c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776939df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776938db0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002677693a430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002677693c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002677693c0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776939df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776938db0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026776932be0;
T_11 ;
    %wait E_00000267768bbad0;
    %load/vec4 v00000267769334e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026776936140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776936320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936500_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769357e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776935ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776935c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776935920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936780_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769365a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776936640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776936d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000267769366e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776936be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776936960_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776935d80_0, 0;
    %assign/vec4 v00000267769368c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026776935560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026776933da0_0;
    %assign/vec4 v00000267769368c0_0, 0;
    %load/vec4 v0000026776933b20_0;
    %assign/vec4 v0000026776935d80_0, 0;
    %load/vec4 v0000026776934200_0;
    %assign/vec4 v0000026776936960_0, 0;
    %load/vec4 v0000026776933620_0;
    %assign/vec4 v0000026776936be0_0, 0;
    %load/vec4 v0000026776934d40_0;
    %assign/vec4 v00000267769366e0_0, 0;
    %load/vec4 v0000026776934160_0;
    %assign/vec4 v0000026776936d20_0, 0;
    %load/vec4 v0000026776933760_0;
    %assign/vec4 v0000026776936640_0, 0;
    %load/vec4 v0000026776934980_0;
    %assign/vec4 v00000267769365a0_0, 0;
    %load/vec4 v0000026776935240_0;
    %assign/vec4 v0000026776936780_0, 0;
    %load/vec4 v0000026776935420_0;
    %assign/vec4 v0000026776935920_0, 0;
    %load/vec4 v0000026776933bc0_0;
    %assign/vec4 v0000026776935c40_0, 0;
    %load/vec4 v00000267769352e0_0;
    %assign/vec4 v0000026776935ce0_0, 0;
    %load/vec4 v0000026776933d00_0;
    %assign/vec4 v0000026776936c80_0, 0;
    %load/vec4 v0000026776935060_0;
    %assign/vec4 v0000026776936b40_0, 0;
    %load/vec4 v0000026776933580_0;
    %assign/vec4 v00000267769357e0_0, 0;
    %load/vec4 v0000026776933c60_0;
    %assign/vec4 v0000026776936500_0, 0;
    %load/vec4 v00000267769354c0_0;
    %assign/vec4 v0000026776936460_0, 0;
    %load/vec4 v00000267769351a0_0;
    %assign/vec4 v0000026776936320_0, 0;
    %load/vec4 v0000026776933f80_0;
    %assign/vec4 v0000026776936140_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000026776936140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776936320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936500_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769357e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776935ce0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776935c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776935920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776936780_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769365a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776936640_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776936d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000267769366e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776936be0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776936960_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776935d80_0, 0;
    %assign/vec4 v00000267769368c0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000267769312e0;
T_12 ;
    %wait E_00000267768bc5d0;
    %load/vec4 v0000026776939490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026776934480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934840_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769331c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769340c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769342a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769348e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776934340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933300_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000267769345c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000267769343e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000267769333a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776934520_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000267769347a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776932fe0_0, 0;
    %assign/vec4 v0000026776933940_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000026776938ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000026776934e80_0;
    %assign/vec4 v0000026776933940_0, 0;
    %load/vec4 v00000267769356a0_0;
    %assign/vec4 v0000026776932fe0_0, 0;
    %load/vec4 v0000026776933e40_0;
    %assign/vec4 v00000267769347a0_0, 0;
    %load/vec4 v0000026776934ca0_0;
    %assign/vec4 v0000026776934520_0, 0;
    %load/vec4 v0000026776933440_0;
    %assign/vec4 v00000267769333a0_0, 0;
    %load/vec4 v0000026776934b60_0;
    %assign/vec4 v00000267769343e0_0, 0;
    %load/vec4 v0000026776935100_0;
    %assign/vec4 v0000026776934f20_0, 0;
    %load/vec4 v0000026776935740_0;
    %assign/vec4 v0000026776934fc0_0, 0;
    %load/vec4 v00000267769338a0_0;
    %assign/vec4 v00000267769345c0_0, 0;
    %load/vec4 v0000026776934020_0;
    %assign/vec4 v0000026776933300_0, 0;
    %load/vec4 v0000026776933800_0;
    %assign/vec4 v0000026776934340_0, 0;
    %load/vec4 v0000026776934de0_0;
    %assign/vec4 v0000026776933260_0, 0;
    %load/vec4 v0000026776933ee0_0;
    %assign/vec4 v00000267769348e0_0, 0;
    %load/vec4 v0000026776935600_0;
    %assign/vec4 v00000267769342a0_0, 0;
    %load/vec4 v00000267769336c0_0;
    %assign/vec4 v0000026776933080_0, 0;
    %load/vec4 v0000026776935380_0;
    %assign/vec4 v00000267769340c0_0, 0;
    %load/vec4 v0000026776933a80_0;
    %assign/vec4 v00000267769331c0_0, 0;
    %load/vec4 v0000026776934ac0_0;
    %assign/vec4 v0000026776933120_0, 0;
    %load/vec4 v00000267769339e0_0;
    %assign/vec4 v0000026776934660_0, 0;
    %load/vec4 v0000026776934700_0;
    %assign/vec4 v0000026776934840_0, 0;
    %load/vec4 v0000026776934c00_0;
    %assign/vec4 v0000026776934480_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000026776934480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934840_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933120_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769331c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769340c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933080_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769342a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769348e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776934340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776933300_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000267769345c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776934f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000267769343e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000267769333a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776934520_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000267769347a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776932fe0_0, 0;
    %assign/vec4 v0000026776933940_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002677672da30;
T_13 ;
    %wait E_00000267768bbbd0;
    %load/vec4 v0000026776929380_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000267769292e0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002677672d8a0;
T_14 ;
    %wait E_00000267768bbc90;
    %load/vec4 v0000026776927a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000026776927940_0;
    %pad/u 33;
    %load/vec4 v0000026776927bc0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000026776929740_0, 0;
    %assign/vec4 v0000026776928e80_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000026776927940_0;
    %pad/u 33;
    %load/vec4 v0000026776927bc0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000026776929740_0, 0;
    %assign/vec4 v0000026776928e80_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000026776927940_0;
    %pad/u 33;
    %load/vec4 v0000026776927bc0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000026776929740_0, 0;
    %assign/vec4 v0000026776928e80_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000026776927940_0;
    %pad/u 33;
    %load/vec4 v0000026776927bc0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000026776929740_0, 0;
    %assign/vec4 v0000026776928e80_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000026776927940_0;
    %pad/u 33;
    %load/vec4 v0000026776927bc0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000026776929740_0, 0;
    %assign/vec4 v0000026776928e80_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000026776927940_0;
    %pad/u 33;
    %load/vec4 v0000026776927bc0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000026776929740_0, 0;
    %assign/vec4 v0000026776928e80_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000026776927bc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000026776928e80_0;
    %load/vec4 v0000026776927bc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026776927940_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000026776927bc0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000026776927bc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000026776928e80_0, 0;
    %load/vec4 v0000026776927940_0;
    %ix/getv 4, v0000026776927bc0_0;
    %shiftl 4;
    %assign/vec4 v0000026776929740_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000026776927bc0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000026776928e80_0;
    %load/vec4 v0000026776927bc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000026776927940_0;
    %load/vec4 v0000026776927bc0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000026776927bc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000026776928e80_0, 0;
    %load/vec4 v0000026776927940_0;
    %ix/getv 4, v0000026776927bc0_0;
    %shiftr 4;
    %assign/vec4 v0000026776929740_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776928e80_0, 0;
    %load/vec4 v0000026776927940_0;
    %load/vec4 v0000026776927bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000026776929740_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026776928e80_0, 0;
    %load/vec4 v0000026776927bc0_0;
    %load/vec4 v0000026776927940_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000026776929740_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000267763c69c0;
T_15 ;
    %wait E_00000267768bc810;
    %load/vec4 v0000026776925370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000026776924150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769252d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776923390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776923c50_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000026776924010_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776923cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776924470_0, 0;
    %assign/vec4 v00000267769239d0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026776844c60_0;
    %assign/vec4 v00000267769239d0_0, 0;
    %load/vec4 v0000026776923430_0;
    %assign/vec4 v0000026776924470_0, 0;
    %load/vec4 v0000026776923bb0_0;
    %assign/vec4 v0000026776923cf0_0, 0;
    %load/vec4 v000002677682e670_0;
    %assign/vec4 v0000026776924010_0, 0;
    %load/vec4 v0000026776842fa0_0;
    %assign/vec4 v0000026776923c50_0, 0;
    %load/vec4 v00000267768300b0_0;
    %assign/vec4 v0000026776923390_0, 0;
    %load/vec4 v0000026776925050_0;
    %assign/vec4 v00000267769252d0_0, 0;
    %load/vec4 v0000026776923610_0;
    %assign/vec4 v0000026776924150_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000026776932280;
T_16 ;
    %wait E_00000267768bbb90;
    %load/vec4 v0000026776952e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000026776952dc0_0;
    %load/vec4 v0000026776952f00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000026776932280;
T_17 ;
    %wait E_00000267768bbb90;
    %load/vec4 v0000026776952f00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026776952280, 4;
    %assign/vec4 v0000026776951600_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026776932280;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026776952820_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000026776952820_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026776952820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %load/vec4 v0000026776952820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026776952820_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026776952280, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000026776932280;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026776952820_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000026776952820_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000026776952820_0;
    %load/vec4a v0000026776952280, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000026776952820_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026776952820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026776952820_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000026776932730;
T_20 ;
    %wait E_00000267768bce50;
    %load/vec4 v0000026776953040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000267769532c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000267769514c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776951920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026776951ce0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000026776951560_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000026776952640_0, 0;
    %assign/vec4 v00000267769525a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000026776953360_0;
    %assign/vec4 v00000267769525a0_0, 0;
    %load/vec4 v0000026776953220_0;
    %assign/vec4 v0000026776952640_0, 0;
    %load/vec4 v0000026776953860_0;
    %assign/vec4 v0000026776951ce0_0, 0;
    %load/vec4 v0000026776953900_0;
    %assign/vec4 v0000026776951560_0, 0;
    %load/vec4 v0000026776952000_0;
    %assign/vec4 v0000026776951920_0, 0;
    %load/vec4 v0000026776951f60_0;
    %assign/vec4 v00000267769532c0_0, 0;
    %load/vec4 v0000026776952a00_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000267769514c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000267763cd800;
T_21 ;
    %wait E_00000267768bc650;
    %load/vec4 v0000026776962a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026776962350_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000026776962350_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026776962350_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000267766f9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026776963610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026776961e50_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000267766f9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000026776963610_0;
    %inv;
    %assign/vec4 v0000026776963610_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000267766f9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Max&MinArray/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026776961e50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026776961e50_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000026776962ad0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
