sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
7.883267
instruction cache misses l1

  l1 cache instruction misses                                65175000

