
# 👋 Hi there, I'm Rahul Teradal!
🎯 SoC Verification Enthusiast | 💻 Digital Design | Verilog | SystemVerilog | UVM
🚀 Building my SoC verification profile with daily GitHub updates
🧠 Intern at Sion Semiconductors | 📚 100-Day SoC Verification Challenge


## 🧑‍💻 About Me
- 🔭 I’m currently building my GitHub profile with SoC verification projects
- 📖 I’m improving my skills in Verilog, SystemVerilog, and UVM
- 🌱 I’m currently learning VLSI design techniques
- 🎯 My goal: Master SoC verification and contribute to open-source

## 📅 100-Day SoC Verification Challenge Progress
- ✅ Day 1: Basic Logic Gates in Verilog
- ✅ Day 2: Full Adder Design and Simulation
- ✅ Day 3: 4-bit ALU Design
- 🚧 Day 4: Ongoing...

- ## 📫 Connect with Me
- 💼 [LinkedIn](https://www.linkedin.com/in/rahulteradal/)
- 🌐 [GitHub](https://github.com/Rahul3056)
- ✉️ Email: rahulteradal45@gmail.com
