Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Mon Jan 11 15:12:33 2021
| Host             : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.795        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.428        |
| Device Static (W)        | 0.367        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.013 |       14 |       --- |             --- |
| Slice Logic    |     0.005 |     1302 |       --- |             --- |
|   LUT as Logic |     0.004 |      522 |    433200 |            0.12 |
|   Register     |    <0.001 |      530 |    866400 |            0.06 |
|   CARRY4       |    <0.001 |       30 |    108300 |            0.03 |
|   Others       |     0.000 |       61 |       --- |             --- |
| Signals        |     0.003 |      994 |       --- |             --- |
| MMCM           |     0.196 |        2 |        20 |           10.00 |
| I/O            |     0.027 |       14 |       850 |            1.65 |
| GTH            |     0.184 |        1 |       --- |             --- |
| Static Power   |     0.367 |          |           |                 |
| Total          |     0.795 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.251 |       0.059 |      0.192 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.163 |       0.110 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.013 |       0.012 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.116 |       0.088 |      0.028 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.043 |       0.036 |      0.008 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| Clock                                                                                     | Domain                                                                          | Constraint (ns) |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/gthe2_i/RXOUTCLK | RX_TOP/RX_vc709_support_i/inst/RX_vc709_init_i/RX_vc709_i/gt0_RX_vc709_i/CLK_IN |             4.2 |
| USER_CLK_P                                                                                | USER_CLK_P                                                                      |             6.4 |
| clk_240_clk_wiz_0                                                                         | clk_wiz_0/inst/clk_240_clk_wiz_0                                                |             4.2 |
| clk_40_clk_wiz_0                                                                          | clk_wiz_0/inst/clk_40_clk_wiz_0                                                 |            25.0 |
| clk_p                                                                                     | clk_p                                                                           |             4.2 |
| clkfbout                                                                                  | RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkfbout       |             4.2 |
| clkfbout_clk_wiz_0                                                                        | clk_wiz_0/inst/clkfbout_clk_wiz_0                                               |            44.8 |
| clkout0                                                                                   | RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout0        |             8.3 |
| clkout1                                                                                   | RX_TOP/RX_vc709_support_i/inst/gt_usrclk_source/rxoutclk_mmcm0_i/clkout1        |             4.2 |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top                     |     0.428 |
|   RX_TOP                |     0.286 |
|     RX_vc709_support_i  |     0.286 |
|       inst              |     0.286 |
|   clk_wiz_0             |     0.107 |
|     inst                |     0.107 |
|   rx_fullsuma_error_top |     0.009 |
+-------------------------+-----------+


