// Seed: 1308899746
module module_0 ();
  reg id_1;
  assign module_1.id_9 = 0;
  always @(*) begin : LABEL_0
    id_1 <= 1'b0;
  end
  wire id_3, id_4;
  wire id_5;
  id_6(
      .id_0(id_3), .id_1(), .id_2()
  );
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri id_4,
    input supply0 id_5,
    output tri0 id_6,
    output tri id_7,
    input wand id_8,
    input uwire id_9,
    output uwire id_10,
    input tri0 id_11,
    output tri0 id_12
);
  wire id_14;
  nand primCall (id_1, id_11, id_14, id_2, id_3, id_5, id_8, id_9);
  module_0 modCall_1 ();
endmodule
