Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/xilinx/git/FPGA_NIGHT/uart_comms/ipcore_dir/sine_gen.vhd" into library work
Parsing entity <sine_gen>.
Parsing architecture <sine_gen_a> of entity <sine_gen>.
Parsing VHDL file "/home/xilinx/git/FPGA_NIGHT/uart_comms/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_tx_fifo.vhd" into library work
Parsing entity <serial_tx_fifo>.
Parsing architecture <Behavioral> of entity <serial_tx_fifo>.
Parsing VHDL file "/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_rx_fifo.vhd" into library work
Parsing entity <serial_rx_fifo>.
Parsing architecture <Behavioral> of entity <serial_rx_fifo>.
Parsing VHDL file "/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_master_fifo.vhd" into library work
Parsing entity <serial_master_fifo>.
Parsing architecture <Behavioral> of entity <serial_master_fifo>.
Parsing VHDL file "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" Line 15: Using initial value "00000000000000000000000000000000" for adc_clk_counter_max since it is never assigned
WARNING:HDLCompiler:871 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" Line 38: Using initial value '0' for wr_en since it is never assigned
WARNING:HDLCompiler:871 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" Line 51: Using initial value "00000000000001111" for sine_gen_data since it is never assigned
WARNING:HDLCompiler:871 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" Line 52: Using initial value '0' for sine_gen_we since it is never assigned

Elaborating entity <serial_master_fifo> (architecture <Behavioral>) from library <work>.

Elaborating entity <serial_rx_fifo> (architecture <Behavioral>) from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.

Elaborating entity <serial_tx_fifo> (architecture <Behavioral>) from library <work>.

Elaborating entity <sine_gen> (architecture <sine_gen_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" Line 37: Net <data_in[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd".
INFO:Xst:3210 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" line 74: Output port <data_out> of the instance <Inst_serial_master_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" line 74: Output port <rx_full> of the instance <Inst_serial_master_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" line 74: Output port <tx_full> of the instance <Inst_serial_master_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" line 74: Output port <rx_empty> of the instance <Inst_serial_master_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" line 74: Output port <tx_empty> of the instance <Inst_serial_master_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/xilinx/git/FPGA_NIGHT/uart_comms/top.vhd" line 91: Output port <sine> of the instance <dummy_adc> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <data_in> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <adc_clk_counter>.
    Found 1-bit register for signal <adc_clk>.
    Found 1-bit register for signal <rd_en>.
    Found 32-bit adder for signal <adc_clk_counter[31]_GND_4_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <serial_master_fifo>.
    Related source file is "/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_master_fifo.vhd".
    Summary:
	no macro.
Unit <serial_master_fifo> synthesized.

Synthesizing Unit <serial_rx_fifo>.
    Related source file is "/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_rx_fifo.vhd".
    Found 8-bit register for signal <din>.
    Found 8-bit register for signal <rx_data_buffer>.
    Found 2-bit register for signal <rx_state>.
    Found 10-bit register for signal <rx_counter>.
    Found 3-bit register for signal <rx_bit_pos>.
    Found 1-bit register for signal <wr_en>.
    Found 1-bit register for signal <rx_buffer_n>.
    Found finite state machine <FSM_0> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <rx_counter[9]_GND_6_o_add_0_OUT> created at line 1241.
    Found 3-bit adder for signal <rx_bit_pos[2]_GND_6_o_add_12_OUT> created at line 1241.
    Found 10-bit 4-to-1 multiplexer for signal <rx_state[1]_rx_counter[9]_wide_mux_29_OUT> created at line 65.
    Found 10-bit comparator greater for signal <rx_counter[9]_GND_6_o_LessThan_26_o> created at line 98
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_fifo> synthesized.

Synthesizing Unit <serial_tx_fifo>.
    Related source file is "/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_tx_fifo.vhd".
    Found 3-bit register for signal <bit_pos>.
    Found 2-bit register for signal <state>.
    Found 10-bit register for signal <counter>.
    Found 1-bit register for signal <tx_buffer_n>.
    Found 1-bit register for signal <rd_en>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <counter[9]_GND_8_o_add_0_OUT> created at line 1241.
    Found 3-bit adder for signal <bit_pos[2]_GND_8_o_add_8_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <bit_pos[2]_dout[7]_Mux_5_o> created at line 143.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 2
 3-bit adder                                           : 2
 32-bit adder                                          : 1
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 2
 3-bit register                                        : 2
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 6
 10-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/sine_gen.ngc>.
Reading core <fifo.ngc>.
Loading core <sine_gen> for timing and area information for instance <dummy_adc>.
Loading core <fifo> for timing and area information for instance <fifo_inst>.
Loading core <fifo> for timing and area information for instance <fifo_inst>.
WARNING:Xst:1293 - FF/Latch <rd_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <serial_rx_fifo>.
The following registers are absorbed into counter <rx_bit_pos>: 1 register on signal <rx_bit_pos>.
Unit <serial_rx_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx_fifo>.
The following registers are absorbed into counter <bit_pos>: 1 register on signal <bit_pos>.
Unit <serial_tx_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <adc_clk_counter>: 1 register on signal <adc_clk_counter>.
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Counters                                             : 3
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
# Registers                                            : 42
 Flip-Flops                                            : 42
# Comparators                                          : 1
 10-bit comparator greater                             : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 6
 10-bit 4-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <rd_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_serial_master_fifo/serial_rx/FSM_0> on signal <rx_state[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 start_bit   | 01
 handle_data | 11
 stop_bit    | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_serial_master_fifo/serial_tx/FSM_1> on signal <state[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 start_bit   | 01
 handle_data | 10
 stop_bit    | 11
-------------------------

Optimizing unit <top> ...

Optimizing unit <serial_rx_fifo> ...

Optimizing unit <serial_tx_fifo> ...
WARNING:Xst:1293 - FF/Latch <adc_clk_counter_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adc_clk_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_serial_master_fifo/serial_tx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Inst_serial_master_fifo/serial_rx/fifo_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop Inst_serial_master_fifo/serial_rx/rx_state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 165
#      GND                         : 6
#      INV                         : 12
#      LUT2                        : 39
#      LUT3                        : 24
#      LUT4                        : 18
#      LUT5                        : 23
#      LUT6                        : 41
#      VCC                         : 2
# FlipFlops/Latches                : 188
#      FD                          : 8
#      FDC                         : 97
#      FDCE                        : 47
#      FDE                         : 2
#      FDP                         : 28
#      FDPE                        : 6
# RAMS                             : 3
#      RAMB8BWER                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             188  out of  18224     1%  
 Number of Slice LUTs:                  157  out of   9112     1%  
    Number used as Logic:               157  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    248
   Number with an unused Flip Flop:      60  out of    248    24%  
   Number with an unused LUT:            91  out of    248    36%  
   Number of fully used LUT-FF pairs:    97  out of    248    39%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                   4  out of    232     1%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
clk                                | BUFGP                      | 190   |
adc_clk                            | NONE(dummy_adc/blk00000003)| 2     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.603ns (Maximum Frequency: 217.240MHz)
   Minimum input arrival time before clock: 4.006ns
   Maximum output required time after clock: 4.382ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.603ns (frequency: 217.240MHz)
  Total number of paths / destination ports: 1522 / 382
-------------------------------------------------------------------------
Delay:               4.603ns (Levels of Logic = 4)
  Source:            Inst_serial_master_fifo/serial_rx/rx_counter_3 (FF)
  Destination:       Inst_serial_master_fifo/serial_rx/rx_counter_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Inst_serial_master_fifo/serial_rx/rx_counter_3 to Inst_serial_master_fifo/serial_rx/rx_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.002  Inst_serial_master_fifo/serial_rx/rx_counter_3 (Inst_serial_master_fifo/serial_rx/rx_counter_3)
     LUT4:I1->O            2   0.205   0.617  Inst_serial_master_fifo/serial_rx/_n0111_inv1_SW0 (N17)
     LUT6:I5->O            4   0.205   0.788  Inst_serial_master_fifo/serial_rx/_n0111_inv1 (Inst_serial_master_fifo/serial_rx/_n0111_inv1)
     LUT5:I3->O            9   0.203   0.830  Inst_serial_master_fifo/serial_rx/Mmux_rx_state[1]_rx_counter[9]_wide_mux_29_OUT511 (Inst_serial_master_fifo/serial_rx/Mmux_rx_state[1]_rx_counter[9]_wide_mux_29_OUT51)
     LUT6:I5->O            1   0.205   0.000  Inst_serial_master_fifo/serial_rx/Mmux_rx_state[1]_rx_counter[9]_wide_mux_29_OUT91 (Inst_serial_master_fifo/serial_rx/rx_state[1]_rx_counter[9]_wide_mux_29_OUT<8>)
     FDC:D                     0.102          Inst_serial_master_fifo/serial_rx/rx_counter_8
    ----------------------------------------
    Total                      4.603ns (1.367ns logic, 3.236ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc_clk'
  Clock period: 2.166ns (frequency: 461.627MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               2.166ns (Levels of Logic = 0)
  Source:            dummy_adc/blk00000004 (DSP)
  Destination:       dummy_adc/blk00000003 (RAM)
  Source Clock:      adc_clk rising
  Destination Clock: adc_clk rising

  Data Path: dummy_adc/blk00000004 to dummy_adc/blk00000003
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P16      2   1.200   0.616  blk00000004 (sig0000000a)
     RAMB8BWER:ADDRAWRADDR10        0.350          blk00000003
    ----------------------------------------
    Total                      2.166ns (1.550ns logic, 0.616ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Offset:              4.006ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       adc_clk (FF)
  Destination Clock: clk rising

  Data Path: rst to adc_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.222   1.639  rst_IBUF (rst_IBUF)
     INV:I->O              2   0.206   0.616  _n0021_inv1_INV_0 (Inst_serial_master_fifo/serial_rx/rst_inv)
     FDE:CE                    0.322          Inst_serial_master_fifo/serial_rx/rx_buffer_n
    ----------------------------------------
    Total                      4.006ns (1.750ns logic, 2.256ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.973ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       dummy_adc/blk00000004 (DSP)
  Destination Clock: adc_clk rising

  Data Path: rst to dummy_adc/blk00000004
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.222   1.639  rst_IBUF (rst_IBUF)
     begin scope: 'dummy_adc:sclr'
     DSP48A1:RSTP              0.112          blk00000004
    ----------------------------------------
    Total                      2.973ns (1.334ns logic, 1.639ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            Inst_serial_master_fifo/serial_tx/tx_buffer_n (FF)
  Destination:       tx (PAD)
  Source Clock:      clk rising

  Data Path: Inst_serial_master_fifo/serial_tx/tx_buffer_n to tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  Inst_serial_master_fifo/serial_tx/tx_buffer_n (Inst_serial_master_fifo/serial_tx/tx_buffer_n)
     INV:I->O              1   0.206   0.579  Inst_serial_master_fifo/serial_tx/tx1_INV_0 (tx_OBUF)
     OBUF:I->O                 2.571          tx_OBUF (tx)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adc_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk        |    2.166|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.603|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.31 secs
 
--> 


Total memory usage is 491136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :   23 (   0 filtered)

