# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:12 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/controller/control_parts.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package control_parts
# End time: 16:46:12 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:12 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/controller/generic_2x1_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_2x1_mux
# -- Compiling architecture beh of generic_2x1_mux
# End time: 16:46:12 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:12 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/controller/generic_laterial_shift.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_laterial_shift
# -- Compiling architecture beh of generic_laterial_shift
# End time: 16:46:12 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:12 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/controller/generic_nzero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_nzero
# -- Compiling architecture beh of generic_nzero
# End time: 16:46:12 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:12 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/controller/machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package control_parts
# -- Compiling entity machine
# -- Compiling architecture beh of machine
# End time: 16:46:12 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:12 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/controller/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package control_parts
# -- Compiling entity controller
# -- Compiling architecture beh of controller
# End time: 16:46:12 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/program_counter/src/program_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity program_counter
# -- Compiling architecture beh of program_counter
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/program_counter/src/generic_adder_beh/src/generic_adder_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_adder_beh
# -- Compiling architecture beh of generic_adder_beh
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor/pro_parts.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package pro_parts
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package pro_parts
# -- Loading package control_parts
# -- Compiling entity processor
# -- Compiling architecture beh of processor
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/processor/pro_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package pro_parts
# -- Compiling entity pro_machine
# -- Compiling architecture beh of pro_machine
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom_data
# -- Compiling architecture SYN of rom_data
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/rom_instructions/rom_instructions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rom_instructions
# -- Compiling architecture SYN of rom_instructions
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 16:46:13 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:13 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../../src/dj_roomba_3000.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package control_parts
# -- Loading package pro_parts
# -- Compiling entity dj_roomba_3000
# -- Compiling architecture beh of dj_roomba_3000
# End time: 16:46:14 on Aug 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:46:14 on Aug 09,2023
# vcom -reportprogress 300 -93 -work work ../src/dj_roomba_3000_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dj_roomba_3000_tb
# -- Compiling architecture arch of dj_roomba_3000_tb
# ** Warning: ../src/dj_roomba_3000_tb.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:46:14 on Aug 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" dj_roomba_3000_tb 
# Start time: 16:46:14 on Aug 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dj_roomba_3000_tb(arch)
# Loading work.control_parts
# Loading work.pro_parts
# Loading work.dj_roomba_3000(beh)
# Loading work.rising_edge_synchronizer(beh)
# Loading work.controller(beh)
# Loading work.program_counter(beh)
# Loading work.generic_adder_beh(beh)
# Loading work.rom_instructions(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.generic_laterial_shift(beh)
# Loading work.machine(beh)
# Loading work.generic_nzero(beh)
# Loading work.processor(beh)
# Loading work.pro_machine(beh)
# Loading altera_mf.altera_mf_components
# Loading work.rom_data(syn)
# ** Note: ****************** TB Start ****************
#    Time: 0 ns  Iteration: 0  Instance: /dj_roomba_3000_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /dj_roomba_3000_tb/dj_roomba/head/instructions_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /dj_roomba_3000_tb/dj_roomba/head/instructions_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /dj_roomba_3000_tb/dj_roomba/head/instructions_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /dj_roomba_3000_tb/dj_roomba/head/instructions_inst/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 2  Instance: /dj_roomba_3000_tb/dj_roomba/head/instructions_inst/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 2  Instance: /dj_roomba_3000_tb/dj_roomba/head/instructions_inst/altsyncram_component
# ** Note: ****************** TB Finish ****************
#    Time: 1639800 ns  Iteration: 0  Instance: /dj_roomba_3000_tb
# End time: 16:57:28 on Aug 09,2023, Elapsed time: 0:11:14
# Errors: 0, Warnings: 6
