<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Program and storage transformations for improving memory performance</AwardTitle>
<AwardEffectiveDate>09/01/2000</AwardEffectiveDate>
<AwardExpirationDate>08/31/2004</AwardExpirationDate>
<AwardTotalIntnAmount>120348.00</AwardTotalIntnAmount>
<AwardAmount>120348</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Xiaodong Zhang</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Jagannathan Ramanujam, Louisiana State University&lt;br/&gt;&lt;br/&gt;&lt;br/&gt;The performance of programs on modern processors depends critically on&lt;br/&gt;how their memory access characteristics can be matched to the&lt;br/&gt;multi-level memory hierarchy commonly used in these processor&lt;br/&gt;architectures.  The goal of this project is derive compiler&lt;br/&gt;transformations to improve the memory performance of scientific&lt;br/&gt;computations. In particular, a combination of program restructuring&lt;br/&gt;and memory layout transformations of data will be derived to handle a&lt;br/&gt;larger class of programming constructs than perfect nests and regular&lt;br/&gt;memory accesses. This project will study several important problems,&lt;br/&gt;including: (a) strategies to integrate tiling and data shackling in&lt;br/&gt;order to effectively orchestrate the movement of data through memory&lt;br/&gt;hierarchies; (b) issues in the design of a sophisticated&lt;br/&gt;locality-enhancing compiler for regular and irregular codes; (c)&lt;br/&gt;extensive experimental evaluation of locality-enhancing&lt;br/&gt;transformations; (d) insights on the interaction between techniques&lt;br/&gt;for exploiting instruction-level parallelism and register-level reuse;&lt;br/&gt;and (e) possible insights on improvements in the design of memory&lt;br/&gt;systems for applications, including the design of application-specific&lt;br/&gt;cache architectures.  Most importantly, these compiler techniques will&lt;br/&gt;allow users to easily exploit the enormous computation power in modern&lt;br/&gt;processor architectures.&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>09/11/2000</MinAmdLetterDate>
<MaxAmdLetterDate>08/02/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0073800</AwardID>
<Investigator>
<FirstName>Jagannathan</FirstName>
<LastName>Ramanujam</LastName>
<EmailAddress>jxr@ece.lsu.edu</EmailAddress>
<StartDate>09/11/2000</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Louisiana State University</Name>
<CityName>Baton Rouge</CityName>
<ZipCode>708032701</ZipCode>
<PhoneNumber>2255782760</PhoneNumber>
<StreetAddress>202 Himes Hall</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Louisiana</StateName>
<StateCode>LA</StateCode>
</Institution>
<ProgramElement>
<Code>2876</Code>
<Text>DISTRIBUTED SYSTEMS</Text>
</ProgramElement>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
