Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Jun 03 03:51:36 2016
| Host         : DESKTOP-BGLQMM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MB_version_wrapper_timing_summary_routed.rpt -rpx MB_version_wrapper_timing_summary_routed.rpx
| Design       : MB_version_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: MB_version_i/clock_divider_0/U0/divided_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3072 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.520        0.000                      0                 7774        0.051        0.000                      0                 7774        3.000        0.000                       0                  3372  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                          ------------       ----------      --------------
MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                            {0.000 5.000}      10.000          100.000         
  clk_out1_MB_version_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
  clkfbout_MB_version_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
sys_clk_pin                                    {0.000 5.000}      10.000          100.000         
  clk_out1_MB_version_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         
  clkfbout_MB_version_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.826        0.000                      0                  242        0.107        0.000                      0                  242       15.812        0.000                       0                   253  
MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       12.783        0.000                      0                   48        0.263        0.000                      0                   48       16.166        0.000                       0                    41  
clk                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_MB_version_clk_wiz_1_0                    0.520        0.000                      0                 7482        0.125        0.000                      0                 7482        3.870        0.000                       0                  3074  
  clkfbout_MB_version_clk_wiz_1_0                                                                                                                                                                8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_MB_version_clk_wiz_1_0_1                  0.521        0.000                      0                 7482        0.125        0.000                      0                 7482        3.870        0.000                       0                  3074  
  clkfbout_MB_version_clk_wiz_1_0_1                                                                                                                                                              8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_MB_version_clk_wiz_1_0_1  clk_out1_MB_version_clk_wiz_1_0          0.520        0.000                      0                 7482        0.051        0.000                      0                 7482  
clk_out1_MB_version_clk_wiz_1_0    clk_out1_MB_version_clk_wiz_1_0_1        0.520        0.000                      0                 7482        0.051        0.000                      0                 7482  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       14.740        0.000                      0                    2        0.652        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.826ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.712ns  (logic 0.647ns (23.861%)  route 2.065ns (76.139%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.560    20.722    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.105    20.827 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.076    21.903    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y94         LUT3 (Prop_lut3_I2_O)        0.105    22.008 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.429    22.437    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X65Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    36.047    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.298    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)       -0.047    36.262    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.262    
                         arrival time                         -22.437    
  -------------------------------------------------------------------
                         slack                                 13.826    

Slack (MET) :             13.882ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.643ns (25.542%)  route 1.874ns (74.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 19.380 - 16.667 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601     1.601    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.682 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.363     3.045    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X66Y100        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.433     3.478 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg/Q
                         net (fo=16, routed)          0.949     4.427    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_block_reg_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I1_O)        0.105     4.532 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.661     5.193    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X62Y97         LUT5 (Prop_lut5_I4_O)        0.105     5.298 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.265     5.563    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    18.039    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.116 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    19.380    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.232    19.612    
                         clock uncertainty           -0.035    19.577    
    SLICE_X62Y99         FDRE (Setup_fdre_C_CE)      -0.132    19.445    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         19.445    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 13.882    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.291ns  (logic 0.647ns (28.246%)  route 1.644ns (71.754%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.560    20.722    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.105    20.827 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.083    21.911    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y94         LUT2 (Prop_lut2_I0_O)        0.105    22.016 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.016    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X64Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    36.047    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.298    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.030    36.339    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.339    
                         arrival time                         -22.016    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.147ns  (logic 0.647ns (30.128%)  route 1.500ns (69.872%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 36.033 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.806    20.968    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X65Y100        LUT5 (Prop_lut5_I2_O)        0.105    21.073 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_2/O
                         net (fo=4, routed)           0.695    21.768    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X66Y100        LUT6 (Prop_lut6_I4_O)        0.105    21.873 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.873    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X66Y100        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.250    36.033    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X66Y100        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.232    36.265    
                         clock uncertainty           -0.035    36.230    
    SLICE_X66Y100        FDCE (Setup_fdce_C_D)        0.074    36.304    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.304    
                         arrival time                         -21.873    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.445ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.133ns  (logic 0.647ns (30.326%)  route 1.486ns (69.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 36.033 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.806    20.968    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X65Y100        LUT5 (Prop_lut5_I2_O)        0.105    21.073 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]_i_2/O
                         net (fo=4, routed)           0.681    21.754    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X66Y100        LUT6 (Prop_lut6_I4_O)        0.105    21.859 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.859    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1_n_0
    SLICE_X66Y100        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.250    36.033    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X66Y100        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/C
                         clock pessimism              0.232    36.265    
                         clock uncertainty           -0.035    36.230    
    SLICE_X66Y100        FDCE (Setup_fdce_C_D)        0.074    36.304    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.304    
                         arrival time                         -21.859    
  -------------------------------------------------------------------
                         slack                                 14.445    

Slack (MET) :             14.662ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.955ns  (logic 0.647ns (33.101%)  route 1.308ns (66.899%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.560    20.722    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.105    20.827 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.748    21.575    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y94         LUT4 (Prop_lut4_I2_O)        0.105    21.680 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.680    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X64Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    36.047    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.298    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.032    36.341    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.341    
                         arrival time                         -21.680    
  -------------------------------------------------------------------
                         slack                                 14.662    

Slack (MET) :             14.665ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.949ns  (logic 0.647ns (33.201%)  route 1.302ns (66.799%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.560    20.722    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.105    20.827 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.742    21.569    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y95         LUT6 (Prop_lut6_I4_O)        0.105    21.674 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.674    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X64Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    36.047    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
                         clock pessimism              0.298    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X64Y95         FDCE (Setup_fdce_C_D)        0.030    36.339    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.339    
                         arrival time                         -21.674    
  -------------------------------------------------------------------
                         slack                                 14.665    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.949ns  (logic 0.647ns (33.191%)  route 1.302ns (66.809%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.560    20.722    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.105    20.827 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.742    21.570    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.105    21.675 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.675    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X63Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    36.047    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.317    36.364    
                         clock uncertainty           -0.035    36.328    
    SLICE_X63Y95         FDCE (Setup_fdce_C_D)        0.030    36.358    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.358    
                         arrival time                         -21.675    
  -------------------------------------------------------------------
                         slack                                 14.684    

Slack (MET) :             14.694ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.960ns  (logic 0.652ns (33.272%)  route 1.308ns (66.728%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.560    20.722    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.105    20.827 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.748    21.575    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y94         LUT5 (Prop_lut5_I3_O)        0.110    21.685 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.685    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X64Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    36.047    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.298    36.345    
                         clock uncertainty           -0.035    36.309    
    SLICE_X64Y94         FDCE (Setup_fdce_C_D)        0.069    36.378    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 14.694    

Slack (MET) :             14.702ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.970ns  (logic 0.668ns (33.903%)  route 1.302ns (66.097%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 36.047 - 33.333 ) 
    Source Clock Delay      (SCD):    3.059ns = ( 19.725 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.601    18.267    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.348 f  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.377    19.725    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X62Y99         FDRE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.437    20.162 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=2, routed)           0.560    20.722    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.105    20.827 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.742    21.570    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y95         LUT4 (Prop_lut4_I2_O)        0.126    21.696 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.696    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X63Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.373    34.706    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.783 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         1.264    36.047    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.317    36.364    
                         clock uncertainty           -0.035    36.328    
    SLICE_X63Y95         FDCE (Setup_fdce_C_D)        0.069    36.397    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -21.696    
  -------------------------------------------------------------------
                         slack                                 14.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.371%)  route 0.286ns (60.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.565     1.350    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X68Y100        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y100        FDCE (Prop_fdce_C_Q)         0.141     1.491 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[10]/Q
                         net (fo=1, routed)           0.286     1.777    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[10]
    SLICE_X68Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.822    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_2_n_0
    SLICE_X68Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.839     1.748    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]_0
    SLICE_X68Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]/C
                         clock pessimism             -0.124     1.624    
    SLICE_X68Y98         FDCE (Hold_fdce_C_D)         0.092     1.716    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.564     1.349    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X63Y104        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141     1.490 r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.545    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[26]
    SLICE_X63Y104        FDPE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.834     1.743    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X63Y104        FDPE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                         clock pessimism             -0.395     1.349    
    SLICE_X63Y104        FDPE (Hold_fdpe_C_D)         0.075     1.424    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.564     1.349    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X63Y104        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDCE (Prop_fdce_C_Q)         0.141     1.490 r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.545    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[3]
    SLICE_X63Y104        FDPE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.834     1.743    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X63Y104        FDPE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]/C
                         clock pessimism             -0.395     1.349    
    SLICE_X63Y104        FDPE (Hold_fdpe_C_D)         0.071     1.420    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.564     1.349    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X64Y104        FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDCE (Prop_fdce_C_Q)         0.141     1.490 r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.064     1.553    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[10]
    SLICE_X64Y104        FDPE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.836     1.744    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X64Y104        FDPE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]/C
                         clock pessimism             -0.396     1.349    
    SLICE_X64Y104        FDPE (Hold_fdpe_C_D)         0.075     1.424    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.240%)  route 0.325ns (69.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.553     1.338    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y78         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.325     1.804    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[9]
    SLICE_X55Y80         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.822     1.731    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y80         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]/C
                         clock pessimism             -0.129     1.602    
    SLICE_X55Y80         FDCE (Hold_fdce_C_D)         0.063     1.665    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.564     1.349    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X61Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.128     1.477 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.057     1.534    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X60Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.835     1.744    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]/C
                         clock pessimism             -0.382     1.362    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.009     1.371    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.564     1.349    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X63Y104        FDPE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.477 r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.590    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X62Y104        SRL16E                                       r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.834     1.743    MB_version_i/mdm_1/U0/MDM_Core_I1/command_reg[0]
    SLICE_X62Y104        SRL16E                                       r  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.382     1.362    
    SLICE_X62Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.425    MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.260%)  route 0.358ns (71.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.553     1.338    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y78         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.358     1.836    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[11]
    SLICE_X52Y78         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.820     1.729    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y78         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.129     1.600    
    SLICE_X52Y78         FDCE (Hold_fdce_C_D)         0.070     1.670    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.553     1.338    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y78         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.357     1.836    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[12]
    SLICE_X52Y78         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.820     1.729    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y78         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.129     1.600    
    SLICE_X52Y78         FDCE (Hold_fdce_C_D)         0.066     1.666    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.564     1.349    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Dbg_Clk
    SLICE_X59Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.100     1.590    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X60Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.880     0.880    MB_version_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.909 r  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=252, routed)         0.835     1.744    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]/C
                         clock pessimism             -0.379     1.365    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.053     1.418    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y0  MB_version_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X64Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X65Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X64Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X64Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X64Y95   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X63Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X63Y95   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X63Y95   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X51Y78   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y104  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y104  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y104  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y95   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y95   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X62Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X62Y104  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X62Y104  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X62Y104  MB_version_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X66Y101  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X66Y101  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X66Y101  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X66Y101  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X62Y95   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X62Y95   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X62Y94   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.659ns  (logic 0.888ns (24.271%)  route 2.771ns (75.729%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.809    23.612    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.258    36.229    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.337    36.566    
                         clock uncertainty           -0.035    36.531    
    SLICE_X54Y93         FDCE (Setup_fdce_C_CE)      -0.136    36.395    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                         -23.612    
  -------------------------------------------------------------------
                         slack                                 12.783    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.520ns  (logic 0.888ns (25.226%)  route 2.632ns (74.774%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.670    23.473    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.258    36.229    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.337    36.566    
                         clock uncertainty           -0.035    36.531    
    SLICE_X52Y93         FDCE (Setup_fdce_C_CE)      -0.168    36.363    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                         -23.473    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             12.890ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.520ns  (logic 0.888ns (25.226%)  route 2.632ns (74.774%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.670    23.473    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.258    36.229    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.337    36.566    
                         clock uncertainty           -0.035    36.531    
    SLICE_X52Y93         FDCE (Setup_fdce_C_CE)      -0.168    36.363    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.363    
                         arrival time                         -23.473    
  -------------------------------------------------------------------
                         slack                                 12.890    

Slack (MET) :             13.014ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.398ns  (logic 0.888ns (26.132%)  route 2.510ns (73.868%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.548    23.351    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.260    36.231    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.337    36.568    
                         clock uncertainty           -0.035    36.533    
    SLICE_X57Y93         FDCE (Setup_fdce_C_CE)      -0.168    36.365    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.365    
                         arrival time                         -23.351    
  -------------------------------------------------------------------
                         slack                                 13.014    

Slack (MET) :             13.034ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.408ns  (logic 0.888ns (26.055%)  route 2.520ns (73.945%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.558    23.361    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X54Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.258    36.229    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X54Y94         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.337    36.566    
                         clock uncertainty           -0.035    36.531    
    SLICE_X54Y94         FDCE (Setup_fdce_C_CE)      -0.136    36.395    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.395    
                         arrival time                         -23.361    
  -------------------------------------------------------------------
                         slack                                 13.034    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.398ns  (logic 0.888ns (26.132%)  route 2.510ns (73.868%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.548    23.351    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.260    36.231    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.337    36.568    
                         clock uncertainty           -0.035    36.533    
    SLICE_X56Y93         FDCE (Setup_fdce_C_CE)      -0.136    36.397    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -23.351    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.046ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.398ns  (logic 0.888ns (26.132%)  route 2.510ns (73.868%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.548    23.351    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.260    36.231    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y93         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.337    36.568    
                         clock uncertainty           -0.035    36.533    
    SLICE_X56Y93         FDCE (Setup_fdce_C_CE)      -0.136    36.397    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -23.351    
  -------------------------------------------------------------------
                         slack                                 13.046    

Slack (MET) :             13.183ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.261ns  (logic 0.888ns (27.232%)  route 2.373ns (72.768%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.714    21.051    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y97         LUT3 (Prop_lut3_I1_O)        0.116    21.167 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.679    21.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X62Y96         LUT5 (Prop_lut5_I2_O)        0.283    22.129 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9/O
                         net (fo=4, routed)           0.569    22.698    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_9_n_0
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.105    22.803 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.411    23.214    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.260    36.231    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y95         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.337    36.568    
                         clock uncertainty           -0.035    36.533    
    SLICE_X56Y95         FDCE (Setup_fdce_C_CE)      -0.136    36.397    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.397    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 13.183    

Slack (MET) :             13.470ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.186ns  (logic 0.871ns (27.335%)  route 2.315ns (72.665%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.384    20.337 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/Q
                         net (fo=10, routed)          0.926    21.262    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X64Y99         LUT6 (Prop_lut6_I0_O)        0.105    21.367 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_3/O
                         net (fo=3, routed)           0.660    22.027    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_3_n_0
    SLICE_X67Y99         LUT4 (Prop_lut4_I3_O)        0.115    22.142 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_3/O
                         net (fo=7, routed)           0.730    22.872    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_3_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I1_O)        0.267    23.139 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000    23.139    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X66Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.264    36.235    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism              0.337    36.572    
                         clock uncertainty           -0.035    36.537    
    SLICE_X66Y99         FDCE (Setup_fdce_C_D)        0.072    36.609    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         36.609    
                         arrival time                         -23.139    
  -------------------------------------------------------------------
                         slack                                 13.470    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.963ns  (logic 0.770ns (25.987%)  route 2.193ns (74.013%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDCE (Prop_fdce_C_Q)         0.384    20.337 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/Q
                         net (fo=20, routed)          0.848    21.185    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X64Y96         LUT3 (Prop_lut3_I0_O)        0.119    21.304 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=7, routed)           1.040    22.344    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X60Y96         LUT4 (Prop_lut4_I2_O)        0.267    22.611 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.305    22.916    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X60Y96         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.261    36.232    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X60Y96         FDCE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.337    36.569    
                         clock uncertainty           -0.035    36.534    
    SLICE_X60Y96         FDCE (Setup_fdce_C_CE)      -0.136    36.398    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.398    
                         arrival time                         -22.916    
  -------------------------------------------------------------------
                         slack                                 13.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.467    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.174     1.805    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered
    SLICE_X66Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.850    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1_n_0
    SLICE_X66Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017     1.017    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.046 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.839     1.884    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.417     1.467    
    SLICE_X66Y97         FDCE (Hold_fdce_C_D)         0.120     1.587    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875     0.875    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.901 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.467    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.174     1.805    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X66Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X66Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017     1.017    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.046 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.839     1.884    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.417     1.467    
    SLICE_X66Y99         FDCE (Hold_fdce_C_D)         0.120     1.587    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.488ns  (logic 0.191ns (39.127%)  route 0.297ns (60.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 18.134 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.134    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.146    18.280 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.125    18.405    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X62Y99         LUT1 (Prop_lut1_I0_O)        0.045    18.450 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_i_1/O
                         net (fo=2, routed)           0.172    18.622    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.550    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.416    18.134    
    SLICE_X63Y99         FDCE (Hold_fdce_C_D)         0.077    18.211    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.211    
                         arrival time                          18.622    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.212ns (30.970%)  route 0.473ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.291    18.590    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.635 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.816    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.839    18.551    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.172    
    SLICE_X64Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.140    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.140    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.212ns (30.970%)  route 0.473ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.291    18.590    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.635 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.816    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.839    18.551    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.172    
    SLICE_X64Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.140    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.140    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.212ns (30.970%)  route 0.473ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.291    18.590    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.635 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.816    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.839    18.551    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.172    
    SLICE_X64Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.140    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.140    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.685ns  (logic 0.212ns (30.970%)  route 0.473ns (69.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 18.551 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.291    18.590    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.635 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.816    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.839    18.551    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y98         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.172    
    SLICE_X64Y98         FDCE (Hold_fdce_C_CE)       -0.032    18.140    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.140    
                         arrival time                          18.816    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.212ns (30.663%)  route 0.479ns (69.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.291    18.590    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.635 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.188    18.823    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.550    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X63Y97         FDCE (Hold_fdce_C_CE)       -0.032    18.139    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.823    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.212ns (30.663%)  route 0.479ns (69.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.291    18.590    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.635 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.188    18.823    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.550    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X63Y97         FDCE (Hold_fdce_C_CE)       -0.032    18.139    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.823    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.212ns (30.663%)  route 0.479ns (69.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.291    18.590    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I4_O)        0.045    18.635 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.188    18.823    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X63Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.550    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y97         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X63Y97         FDCE (Hold_fdce_C_CE)       -0.032    18.139    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.139    
                         arrival time                          18.823    
  -------------------------------------------------------------------
                         slack                                  0.684    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X54Y93   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X66Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X66Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X63Y99   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X65Y99   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X66Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X65Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X62Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X54Y93   MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y99   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X63Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y99   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X62Y97   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X65Y98   MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_version_clk_wiz_1_0
  To Clock:  clk_out1_MB_version_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 2.508ns (58.304%)  route 1.794ns (41.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.329     3.529    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.804 r  MB_version_i/unroll_0/U0/data_tmp[206]_i_1/O
                         net (fo=1, routed)           0.000     3.804    MB_version_i/unroll_0/U0/data_tmp[206]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.034     4.324    MB_version_i/unroll_0/U0/data_tmp_reg[206]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[143]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[143]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.034     4.324    MB_version_i/unroll_0/U0/data_tmp_reg[143]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[15]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.036     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 2.525ns (58.920%)  route 1.760ns (41.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.220     3.513    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.788 r  MB_version_i/unroll_0/U0/data_tmp[222]_i_1/O
                         net (fo=1, routed)           0.000     3.788    MB_version_i/unroll_0/U0/data_tmp[222]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.036     4.329    MB_version_i/unroll_0/U0/data_tmp_reg[222]
  -------------------------------------------------------------------
                         required time                          4.329    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.525ns (58.934%)  route 1.759ns (41.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.219     3.512    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.787 r  MB_version_i/unroll_0/U0/data_tmp[94]_i_1/O
                         net (fo=1, routed)           0.000     3.787    MB_version_i/unroll_0/U0/data_tmp[94]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.037     4.330    MB_version_i/unroll_0/U0/data_tmp_reg[94]
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.518ns (59.959%)  route 1.682ns (40.041%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 3.965 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=8, routed)           1.321     2.948    MB_version_i/unroll_0/U0/data_in[5]
    SLICE_X64Y140        LUT4 (Prop_lut4_I0_O)        0.126     3.074 f  MB_version_i/unroll_0/U0/data_tmp[213]_i_2/O
                         net (fo=2, routed)           0.361     3.435    MB_version_i/unroll_0/U0/data_tmp[213]_i_2_n_0
    SLICE_X64Y140        LUT6 (Prop_lut6_I3_O)        0.267     3.702 r  MB_version_i/unroll_0/U0/data_tmp[85]_i_1/O
                         net (fo=1, routed)           0.000     3.702    MB_version_i/unroll_0/U0/data_tmp[85]_i_1_n_0
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.247     3.965    MB_version_i/unroll_0/U0/clk
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.364    
                         clock uncertainty           -0.074     4.289    
    SLICE_X64Y140        FDRE (Setup_fdre_C_D)        0.037     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[85]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.508ns (59.805%)  route 1.686ns (40.195%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.221     3.421    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.696 r  MB_version_i/unroll_0/U0/data_tmp[78]_i_1/O
                         net (fo=1, routed)           0.000     3.696    MB_version_i/unroll_0/U0/data_tmp[78]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.036     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[78]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 2.335ns (56.219%)  route 1.818ns (43.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.354     3.551    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.656 r  MB_version_i/unroll_0/U0/data_tmp[238]_i_1/O
                         net (fo=1, routed)           0.000     3.656    MB_version_i/unroll_0/U0/data_tmp[238]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.036     4.329    MB_version_i/unroll_0/U0/data_tmp_reg[238]
  -------------------------------------------------------------------
                         required time                          4.329    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 2.335ns (56.319%)  route 1.811ns (43.681%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.347     3.544    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.649 r  MB_version_i/unroll_0/U0/data_tmp[110]_i_1/O
                         net (fo=1, routed)           0.000     3.649    MB_version_i/unroll_0/U0/data_tmp[110]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.034     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[110]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.518ns (60.767%)  route 1.626ns (39.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=8, routed)           1.265     2.892    MB_version_i/unroll_0/U0/data_in[6]
    SLICE_X63Y142        LUT4 (Prop_lut4_I0_O)        0.126     3.018 f  MB_version_i/unroll_0/U0/data_tmp[214]_i_2/O
                         net (fo=2, routed)           0.361     3.379    MB_version_i/unroll_0/U0/data_tmp[214]_i_2_n_0
    SLICE_X63Y142        LUT6 (Prop_lut6_I3_O)        0.267     3.646 r  MB_version_i/unroll_0/U0/data_tmp[86]_i_1/O
                         net (fo=1, routed)           0.000     3.646    MB_version_i/unroll_0/U0/data_tmp[86]_i_1_n_0
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y142        FDRE (Setup_fdre_C_D)        0.037     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[86]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.566    -0.598    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/Q
                         net (fo=1, routed)           0.055    -0.402    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.837    -0.836    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.071    -0.527    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.589    -0.575    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y80         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.314    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.859    -0.814    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.562    
    SLICE_X74Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.442    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.563    -0.601    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.396    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.835    -0.838    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.075    -0.526    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.606    -0.558    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.064    -0.353    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.878    -0.795    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.558    
    SLICE_X82Y95         FDRE (Hold_fdre_C_D)         0.075    -0.483    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.255%)  route 0.124ns (46.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.558    -0.606    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X68Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/Q
                         net (fo=3, routed)           0.124    -0.342    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.827    -0.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.593    
    SLICE_X70Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.472    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.357    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.312 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.121    -0.443    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.600    -0.564    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X79Y95         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.344    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[8]
    SLICE_X78Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[7]
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.872    -0.801    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.121    -0.430    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.089%)  route 0.052ns (21.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.596    -0.568    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y98         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.375    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X73Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[15].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[15]
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.868    -0.805    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X73Y98         FDRE (Hold_fdre_C_D)         0.092    -0.463    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.311    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.564    
    SLICE_X74Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.444    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.350    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[4]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.120    -0.444    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MB_version_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y15     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y15     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X62Y82     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X62Y82     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MB_version_clk_wiz_1_0
  To Clock:  clkfbout_MB_version_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MB_version_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   MB_version_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_version_clk_wiz_1_0_1
  To Clock:  clk_out1_MB_version_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 2.508ns (58.304%)  route 1.794ns (41.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.329     3.529    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.804 r  MB_version_i/unroll_0/U0/data_tmp[206]_i_1/O
                         net (fo=1, routed)           0.000     3.804    MB_version_i/unroll_0/U0/data_tmp[206]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.291    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.034     4.325    MB_version_i/unroll_0/U0/data_tmp_reg[206]
  -------------------------------------------------------------------
                         required time                          4.325    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[143]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[143]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.291    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.034     4.325    MB_version_i/unroll_0/U0/data_tmp_reg[143]
  -------------------------------------------------------------------
                         required time                          4.325    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[15]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.291    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.036     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 2.525ns (58.920%)  route 1.760ns (41.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.220     3.513    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.788 r  MB_version_i/unroll_0/U0/data_tmp[222]_i_1/O
                         net (fo=1, routed)           0.000     3.788    MB_version_i/unroll_0/U0/data_tmp[222]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.294    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.036     4.330    MB_version_i/unroll_0/U0/data_tmp_reg[222]
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.525ns (58.934%)  route 1.759ns (41.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.219     3.512    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.787 r  MB_version_i/unroll_0/U0/data_tmp[94]_i_1/O
                         net (fo=1, routed)           0.000     3.787    MB_version_i/unroll_0/U0/data_tmp[94]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.294    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.037     4.331    MB_version_i/unroll_0/U0/data_tmp_reg[94]
  -------------------------------------------------------------------
                         required time                          4.331    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.518ns (59.959%)  route 1.682ns (40.041%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 3.965 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=8, routed)           1.321     2.948    MB_version_i/unroll_0/U0/data_in[5]
    SLICE_X64Y140        LUT4 (Prop_lut4_I0_O)        0.126     3.074 f  MB_version_i/unroll_0/U0/data_tmp[213]_i_2/O
                         net (fo=2, routed)           0.361     3.435    MB_version_i/unroll_0/U0/data_tmp[213]_i_2_n_0
    SLICE_X64Y140        LUT6 (Prop_lut6_I3_O)        0.267     3.702 r  MB_version_i/unroll_0/U0/data_tmp[85]_i_1/O
                         net (fo=1, routed)           0.000     3.702    MB_version_i/unroll_0/U0/data_tmp[85]_i_1_n_0
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.247     3.965    MB_version_i/unroll_0/U0/clk
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.364    
                         clock uncertainty           -0.074     4.290    
    SLICE_X64Y140        FDRE (Setup_fdre_C_D)        0.037     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[85]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.508ns (59.805%)  route 1.686ns (40.195%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.221     3.421    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.696 r  MB_version_i/unroll_0/U0/data_tmp[78]_i_1/O
                         net (fo=1, routed)           0.000     3.696    MB_version_i/unroll_0/U0/data_tmp[78]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.291    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.036     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[78]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 2.335ns (56.219%)  route 1.818ns (43.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.354     3.551    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.656 r  MB_version_i/unroll_0/U0/data_tmp[238]_i_1/O
                         net (fo=1, routed)           0.000     3.656    MB_version_i/unroll_0/U0/data_tmp[238]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.294    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.036     4.330    MB_version_i/unroll_0/U0/data_tmp_reg[238]
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 2.335ns (56.319%)  route 1.811ns (43.681%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.347     3.544    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.649 r  MB_version_i/unroll_0/U0/data_tmp[110]_i_1/O
                         net (fo=1, routed)           0.000     3.649    MB_version_i/unroll_0/U0/data_tmp[110]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.294    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.034     4.328    MB_version_i/unroll_0/U0/data_tmp_reg[110]
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.518ns (60.767%)  route 1.626ns (39.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=8, routed)           1.265     2.892    MB_version_i/unroll_0/U0/data_in[6]
    SLICE_X63Y142        LUT4 (Prop_lut4_I0_O)        0.126     3.018 f  MB_version_i/unroll_0/U0/data_tmp[214]_i_2/O
                         net (fo=2, routed)           0.361     3.379    MB_version_i/unroll_0/U0/data_tmp[214]_i_2_n_0
    SLICE_X63Y142        LUT6 (Prop_lut6_I3_O)        0.267     3.646 r  MB_version_i/unroll_0/U0/data_tmp[86]_i_1/O
                         net (fo=1, routed)           0.000     3.646    MB_version_i/unroll_0/U0/data_tmp[86]_i_1_n_0
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.291    
    SLICE_X63Y142        FDRE (Setup_fdre_C_D)        0.037     4.328    MB_version_i/unroll_0/U0/data_tmp_reg[86]
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  0.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.566    -0.598    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/Q
                         net (fo=1, routed)           0.055    -0.402    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.837    -0.836    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.071    -0.527    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.589    -0.575    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y80         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.314    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.859    -0.814    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.562    
    SLICE_X74Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.442    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.563    -0.601    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.396    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.835    -0.838    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.075    -0.526    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.606    -0.558    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.064    -0.353    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.878    -0.795    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.558    
    SLICE_X82Y95         FDRE (Hold_fdre_C_D)         0.075    -0.483    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.255%)  route 0.124ns (46.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.558    -0.606    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X68Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/Q
                         net (fo=3, routed)           0.124    -0.342    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.827    -0.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.593    
    SLICE_X70Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.472    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.357    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.312 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.121    -0.443    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.600    -0.564    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X79Y95         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.344    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[8]
    SLICE_X78Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[7]
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.872    -0.801    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.121    -0.430    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.089%)  route 0.052ns (21.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.596    -0.568    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y98         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.375    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X73Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[15].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[15]
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.868    -0.805    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X73Y98         FDRE (Hold_fdre_C_D)         0.092    -0.463    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.311    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.564    
    SLICE_X74Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.444    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.350    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[4]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism              0.252    -0.564    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.120    -0.444    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MB_version_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y15     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y15     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y14     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y13     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y78     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X74Y80     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X62Y82     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X62Y82     MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MB_version_clk_wiz_1_0_1
  To Clock:  clkfbout_MB_version_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MB_version_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   MB_version_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_version_clk_wiz_1_0_1
  To Clock:  clk_out1_MB_version_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 2.508ns (58.304%)  route 1.794ns (41.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.329     3.529    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.804 r  MB_version_i/unroll_0/U0/data_tmp[206]_i_1/O
                         net (fo=1, routed)           0.000     3.804    MB_version_i/unroll_0/U0/data_tmp[206]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.034     4.324    MB_version_i/unroll_0/U0/data_tmp_reg[206]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[143]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[143]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.034     4.324    MB_version_i/unroll_0/U0/data_tmp_reg[143]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[15]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.036     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 2.525ns (58.920%)  route 1.760ns (41.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.220     3.513    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.788 r  MB_version_i/unroll_0/U0/data_tmp[222]_i_1/O
                         net (fo=1, routed)           0.000     3.788    MB_version_i/unroll_0/U0/data_tmp[222]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.036     4.329    MB_version_i/unroll_0/U0/data_tmp_reg[222]
  -------------------------------------------------------------------
                         required time                          4.329    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.525ns (58.934%)  route 1.759ns (41.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.219     3.512    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.787 r  MB_version_i/unroll_0/U0/data_tmp[94]_i_1/O
                         net (fo=1, routed)           0.000     3.787    MB_version_i/unroll_0/U0/data_tmp[94]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.037     4.330    MB_version_i/unroll_0/U0/data_tmp_reg[94]
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.518ns (59.959%)  route 1.682ns (40.041%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 3.965 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=8, routed)           1.321     2.948    MB_version_i/unroll_0/U0/data_in[5]
    SLICE_X64Y140        LUT4 (Prop_lut4_I0_O)        0.126     3.074 f  MB_version_i/unroll_0/U0/data_tmp[213]_i_2/O
                         net (fo=2, routed)           0.361     3.435    MB_version_i/unroll_0/U0/data_tmp[213]_i_2_n_0
    SLICE_X64Y140        LUT6 (Prop_lut6_I3_O)        0.267     3.702 r  MB_version_i/unroll_0/U0/data_tmp[85]_i_1/O
                         net (fo=1, routed)           0.000     3.702    MB_version_i/unroll_0/U0/data_tmp[85]_i_1_n_0
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.247     3.965    MB_version_i/unroll_0/U0/clk
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.364    
                         clock uncertainty           -0.074     4.289    
    SLICE_X64Y140        FDRE (Setup_fdre_C_D)        0.037     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[85]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.508ns (59.805%)  route 1.686ns (40.195%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.221     3.421    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.696 r  MB_version_i/unroll_0/U0/data_tmp[78]_i_1/O
                         net (fo=1, routed)           0.000     3.696    MB_version_i/unroll_0/U0/data_tmp[78]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.036     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[78]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 2.335ns (56.219%)  route 1.818ns (43.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.354     3.551    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.656 r  MB_version_i/unroll_0/U0/data_tmp[238]_i_1/O
                         net (fo=1, routed)           0.000     3.656    MB_version_i/unroll_0/U0/data_tmp[238]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.036     4.329    MB_version_i/unroll_0/U0/data_tmp_reg[238]
  -------------------------------------------------------------------
                         required time                          4.329    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 2.335ns (56.319%)  route 1.811ns (43.681%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.347     3.544    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.649 r  MB_version_i/unroll_0/U0/data_tmp[110]_i_1/O
                         net (fo=1, routed)           0.000     3.649    MB_version_i/unroll_0/U0/data_tmp[110]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.034     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[110]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.518ns (60.767%)  route 1.626ns (39.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=8, routed)           1.265     2.892    MB_version_i/unroll_0/U0/data_in[6]
    SLICE_X63Y142        LUT4 (Prop_lut4_I0_O)        0.126     3.018 f  MB_version_i/unroll_0/U0/data_tmp[214]_i_2/O
                         net (fo=2, routed)           0.361     3.379    MB_version_i/unroll_0/U0/data_tmp[214]_i_2_n_0
    SLICE_X63Y142        LUT6 (Prop_lut6_I3_O)        0.267     3.646 r  MB_version_i/unroll_0/U0/data_tmp[86]_i_1/O
                         net (fo=1, routed)           0.000     3.646    MB_version_i/unroll_0/U0/data_tmp[86]_i_1_n_0
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y142        FDRE (Setup_fdre_C_D)        0.037     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[86]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.566    -0.598    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/Q
                         net (fo=1, routed)           0.055    -0.402    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.837    -0.836    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.071    -0.453    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.589    -0.575    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y80         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.314    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.859    -0.814    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X74Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.368    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.563    -0.601    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.396    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.835    -0.838    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.075    -0.452    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.606    -0.558    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.064    -0.353    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.878    -0.795    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X82Y95         FDRE (Hold_fdre_C_D)         0.075    -0.409    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.255%)  route 0.124ns (46.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.558    -0.606    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X68Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/Q
                         net (fo=3, routed)           0.124    -0.342    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.827    -0.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X70Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.398    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.357    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.312 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.121    -0.369    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.600    -0.564    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X79Y95         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.344    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[8]
    SLICE_X78Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[7]
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.872    -0.801    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.121    -0.356    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.089%)  route 0.052ns (21.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.596    -0.568    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y98         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.375    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X73Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[15].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[15]
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.868    -0.805    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X73Y98         FDRE (Hold_fdre_C_D)         0.092    -0.389    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.311    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X74Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.370    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.350    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[4]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.120    -0.370    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MB_version_clk_wiz_1_0
  To Clock:  clk_out1_MB_version_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 2.508ns (58.304%)  route 1.794ns (41.696%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.329     3.529    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.804 r  MB_version_i/unroll_0/U0/data_tmp[206]_i_1/O
                         net (fo=1, routed)           0.000     3.804    MB_version_i/unroll_0/U0/data_tmp[206]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[206]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.034     4.324    MB_version_i/unroll_0/U0/data_tmp_reg[206]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[143]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[143]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[143]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.034     4.324    MB_version_i/unroll_0/U0/data_tmp_reg[143]
  -------------------------------------------------------------------
                         required time                          4.324    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 2.522ns (58.788%)  route 1.768ns (41.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[15]
                         net (fo=8, routed)           1.411     3.038    MB_version_i/unroll_0/U0/data_in[15]
    SLICE_X63Y143        LUT4 (Prop_lut4_I2_O)        0.123     3.161 f  MB_version_i/unroll_0/U0/data_tmp[143]_i_2/O
                         net (fo=2, routed)           0.357     3.519    MB_version_i/unroll_0/U0/data_tmp[143]_i_2_n_0
    SLICE_X63Y143        LUT6 (Prop_lut6_I3_O)        0.274     3.793 r  MB_version_i/unroll_0/U0/data_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     3.793    MB_version_i/unroll_0/U0/data_tmp[15]_i_1_n_0
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y143        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y143        FDRE (Setup_fdre_C_D)        0.036     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.793    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 2.525ns (58.920%)  route 1.760ns (41.080%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.220     3.513    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.788 r  MB_version_i/unroll_0/U0/data_tmp[222]_i_1/O
                         net (fo=1, routed)           0.000     3.788    MB_version_i/unroll_0/U0/data_tmp[222]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[222]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.036     4.329    MB_version_i/unroll_0/U0/data_tmp_reg[222]
  -------------------------------------------------------------------
                         required time                          4.329    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.525ns (58.934%)  route 1.759ns (41.066%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.540     3.168    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X69Y145        LUT4 (Prop_lut4_I0_O)        0.125     3.293 f  MB_version_i/unroll_0/U0/data_tmp[222]_i_2/O
                         net (fo=2, routed)           0.219     3.512    MB_version_i/unroll_0/U0/data_tmp[222]_i_2_n_0
    SLICE_X69Y145        LUT6 (Prop_lut6_I3_O)        0.275     3.787 r  MB_version_i/unroll_0/U0/data_tmp[94]_i_1/O
                         net (fo=1, routed)           0.000     3.787    MB_version_i/unroll_0/U0/data_tmp[94]_i_1_n_0
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X69Y145        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[94]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X69Y145        FDRE (Setup_fdre_C_D)        0.037     4.330    MB_version_i/unroll_0/U0/data_tmp_reg[94]
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 2.518ns (59.959%)  route 1.682ns (40.041%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 3.965 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=8, routed)           1.321     2.948    MB_version_i/unroll_0/U0/data_in[5]
    SLICE_X64Y140        LUT4 (Prop_lut4_I0_O)        0.126     3.074 f  MB_version_i/unroll_0/U0/data_tmp[213]_i_2/O
                         net (fo=2, routed)           0.361     3.435    MB_version_i/unroll_0/U0/data_tmp[213]_i_2_n_0
    SLICE_X64Y140        LUT6 (Prop_lut6_I3_O)        0.267     3.702 r  MB_version_i/unroll_0/U0/data_tmp[85]_i_1/O
                         net (fo=1, routed)           0.000     3.702    MB_version_i/unroll_0/U0/data_tmp[85]_i_1_n_0
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.247     3.965    MB_version_i/unroll_0/U0/clk
    SLICE_X64Y140        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[85]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.364    
                         clock uncertainty           -0.074     4.289    
    SLICE_X64Y140        FDRE (Setup_fdre_C_D)        0.037     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[85]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 2.508ns (59.805%)  route 1.686ns (40.195%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I1_O)        0.108     3.200 f  MB_version_i/unroll_0/U0/data_tmp[206]_i_2/O
                         net (fo=2, routed)           0.221     3.421    MB_version_i/unroll_0/U0/data_tmp[206]_i_2_n_0
    SLICE_X67Y144        LUT6 (Prop_lut6_I3_O)        0.275     3.696 r  MB_version_i/unroll_0/U0/data_tmp[78]_i_1/O
                         net (fo=1, routed)           0.000     3.696    MB_version_i/unroll_0/U0/data_tmp[78]_i_1_n_0
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X67Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[78]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X67Y144        FDRE (Setup_fdre_C_D)        0.036     4.326    MB_version_i/unroll_0/U0/data_tmp_reg[78]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 2.335ns (56.219%)  route 1.818ns (43.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.354     3.551    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.656 r  MB_version_i/unroll_0/U0/data_tmp[238]_i_1/O
                         net (fo=1, routed)           0.000     3.656    MB_version_i/unroll_0/U0/data_tmp[238]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[238]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.036     4.329    MB_version_i/unroll_0/U0/data_tmp_reg[238]
  -------------------------------------------------------------------
                         required time                          4.329    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 2.335ns (56.319%)  route 1.811ns (43.681%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 3.969 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[14]
                         net (fo=8, routed)           1.464     3.092    MB_version_i/unroll_0/U0/data_in[14]
    SLICE_X67Y144        LUT4 (Prop_lut4_I2_O)        0.105     3.197 f  MB_version_i/unroll_0/U0/data_tmp[238]_i_2/O
                         net (fo=2, routed)           0.347     3.544    MB_version_i/unroll_0/U0/data_tmp[238]_i_2_n_0
    SLICE_X68Y144        LUT6 (Prop_lut6_I3_O)        0.105     3.649 r  MB_version_i/unroll_0/U0/data_tmp[110]_i_1/O
                         net (fo=1, routed)           0.000     3.649    MB_version_i/unroll_0/U0/data_tmp[110]_i_1_n_0
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.251     3.969    MB_version_i/unroll_0/U0/clk
    SLICE_X68Y144        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[110]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.368    
                         clock uncertainty           -0.074     4.293    
    SLICE_X68Y144        FDRE (Setup_fdre_C_D)        0.034     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[110]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 fall@5.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.518ns (60.767%)  route 1.626ns (39.233%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 3.966 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.478    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.741    -3.263 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    -2.029    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.451    -0.497    MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y50         RAMB18E1                                     r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.125     1.628 r  MB_version_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=8, routed)           1.265     2.892    MB_version_i/unroll_0/U0/data_in[6]
    SLICE_X63Y142        LUT4 (Prop_lut4_I0_O)        0.126     3.018 f  MB_version_i/unroll_0/U0/data_tmp[214]_i_2/O
                         net (fo=2, routed)           0.361     3.379    MB_version_i/unroll_0/U0/data_tmp[214]_i_2_n_0
    SLICE_X63Y142        LUT6 (Prop_lut6_I3_O)        0.267     3.646 r  MB_version_i/unroll_0/U0/data_tmp[86]_i_1/O
                         net (fo=1, routed)           0.000     3.646    MB_version_i/unroll_0/U0/data_tmp[86]_i_1_n_0
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 f  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     7.351    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.884     1.467 f  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.174     2.640    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.717 f  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        1.248     3.966    MB_version_i/unroll_0/U0/clk
    SLICE_X63Y142        FDRE                                         r  MB_version_i/unroll_0/U0/data_tmp_reg[86]/C  (IS_INVERTED)
                         clock pessimism              0.399     4.365    
                         clock uncertainty           -0.074     4.290    
    SLICE_X63Y142        FDRE (Setup_fdre_C_D)        0.037     4.327    MB_version_i/unroll_0/U0/data_tmp_reg[86]
  -------------------------------------------------------------------
                         required time                          4.327    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.566    -0.598    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_reg/Q
                         net (fo=1, routed)           0.055    -0.402    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.837    -0.836    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X61Y96         FDRE                                         r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.071    -0.453    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/read_register_MSR_1_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.019%)  route 0.120ns (45.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.589    -0.575    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y80         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[1]/Q
                         net (fo=3, routed)           0.120    -0.314    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.859    -0.814    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y79         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X74Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.368    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.563    -0.601    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.064    -0.396    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.835    -0.838    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X68Y102        FDRE                                         r  MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X68Y102        FDRE (Hold_fdre_C_D)         0.075    -0.452    MB_version_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.606    -0.558    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.064    -0.353    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2_n_0
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.878    -0.795    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X82Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X82Y95         FDRE (Hold_fdre_C_D)         0.075    -0.409    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.255%)  route 0.124ns (46.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.558    -0.606    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X68Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[0]/Q
                         net (fo=3, routed)           0.124    -0.342    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.827    -0.846    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X70Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X70Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.398    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.357    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.312 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.312    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.121    -0.369    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.600    -0.564    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X79Y95         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/Q
                         net (fo=1, routed)           0.079    -0.344    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[8]
    SLICE_X78Y95         LUT6 (Prop_lut6_I0_O)        0.045    -0.299 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[7].GPIO2_DBus_i[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[7]
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.872    -0.801    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X78Y95         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.121    -0.356    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[7].GPIO2_DBus_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.089%)  route 0.052ns (21.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.596    -0.568    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y98         FDSE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y98         FDSE (Prop_fdse_C_Q)         0.141    -0.427 r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.375    MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[4]
    SLICE_X73Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  MB_version_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[15].GPIO_DBus_i[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    MB_version_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[15]
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.868    -0.805    MB_version_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y98         FDRE                                         r  MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X73Y98         FDRE (Hold_fdre_C_D)         0.092    -0.389    MB_version_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X75Y77         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[15]/Q
                         net (fo=3, routed)           0.126    -0.311    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X74Y77         RAMD32                                       r  MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X74Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.370    MB_version_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem/Retarget/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MB_version_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MB_version_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MB_version_clk_wiz_1_0_1 rise@0.000ns - clk_out1_MB_version_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MB_version_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.190    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.587    -0.577    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X77Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.350    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[4]
    SLICE_X76Y72         LUT5 (Prop_lut5_I2_O)        0.045    -0.305 r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[4]_i_1__0_n_0
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MB_version_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MB_version_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MB_version_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    MB_version_i/clk_wiz_1/inst/clk_in1_MB_version_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  MB_version_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    MB_version_i/clk_wiz_1/inst/clk_out1_MB_version_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  MB_version_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3072, routed)        0.857    -0.816    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X76Y72         FDRE                                         r  MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism              0.252    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X76Y72         FDRE (Hold_fdre_C_D)         0.120    -0.370    MB_version_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.740ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.513ns  (logic 0.489ns (32.325%)  route 1.024ns (67.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.286ns = ( 19.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.377    19.953    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.384    20.337 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.732    21.069    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.105    21.174 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.291    21.466    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X65Y99         FDCE                                         f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    34.895    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.972 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.264    36.235    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.337    36.572    
                         clock uncertainty           -0.035    36.537    
    SLICE_X65Y99         FDCE (Recov_fdce_C_CLR)     -0.331    36.206    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.206    
                         arrival time                         -21.466    
  -------------------------------------------------------------------
                         slack                                 14.740    

Slack (MET) :             31.206ns  (required time - arrival time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.722ns  (logic 0.542ns (31.474%)  route 1.180ns (68.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 52.902 - 50.000 ) 
    Source Clock Delay      (SCD):    3.282ns = ( 19.949 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.829    18.495    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.576 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.373    19.949    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.437    20.386 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.779    21.165    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X63Y99         LUT5 (Prop_lut5_I3_O)        0.105    21.270 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.401    21.671    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X63Y99         FDCE                                         f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.562    51.561    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    51.638 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.264    52.902    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.337    53.239    
                         clock uncertainty           -0.035    53.204    
    SLICE_X63Y99         FDCE (Recov_fdce_C_CLR)     -0.327    52.877    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         52.877    
                         arrival time                         -21.671    
  -------------------------------------------------------------------
                         slack                                 31.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.606ns  (logic 0.212ns (34.980%)  route 0.394ns (65.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 18.550 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.132 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.565    18.132    MB_version_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.167    18.299 f  MB_version_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.225    18.524    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X63Y99         LUT5 (Prop_lut5_I4_O)        0.045    18.569 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.169    18.738    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X63Y99         FDCE                                         f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017    17.683    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.712 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.550    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.171    
    SLICE_X63Y99         FDCE (Remov_fdce_C_CLR)     -0.085    18.086    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.086    
                         arrival time                          18.738    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             17.336ns  (arrival time - required time)
  Source:                 MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.651ns  (logic 0.191ns (29.350%)  route 0.460ns (70.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.467ns = ( 18.134 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.875    17.541    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.567 f  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.134    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X63Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDCE (Prop_fdce_C_Q)         0.146    18.280 r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=19, routed)          0.343    18.623    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X65Y99         LUT2 (Prop_lut2_I1_O)        0.045    18.668 f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.116    18.784    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X65Y99         FDCE                                         f  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MB_version_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.017     1.017    MB_version_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.046 r  MB_version_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.839     1.884    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y99         FDCE                                         r  MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.379     1.505    
                         clock uncertainty            0.035     1.541    
    SLICE_X65Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    MB_version_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                          18.785    
  -------------------------------------------------------------------
                         slack                                 17.336    





