# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do asyn_flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_2_3_1/RTL {E:/FPGA/Lab_2_3_1/RTL/asyn_flip_flop.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:15:07 on Oct 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_2_3_1/RTL" E:/FPGA/Lab_2_3_1/RTL/asyn_flip_flop.v 
# -- Compiling module asyn_flip_flop
# 
# Top level modules:
# 	asyn_flip_flop
# End time: 23:15:08 on Oct 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_2_3_1/Quartus_prj/../Sim {E:/FPGA/Lab_2_3_1/Quartus_prj/../Sim/tb_asyn_flip_flop.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 23:15:08 on Oct 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_2_3_1/Quartus_prj/../Sim" E:/FPGA/Lab_2_3_1/Quartus_prj/../Sim/tb_asyn_flip_flop.v 
# -- Compiling module tb_asyn_flip_flop
# 
# Top level modules:
# 	tb_asyn_flip_flop
# End time: 23:15:08 on Oct 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_asyn_flip_flop
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_asyn_flip_flop 
# Start time: 23:15:09 on Oct 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_asyn_flip_flop(fast)
# Loading work.asyn_flip_flop(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# Time=0 : sys_rst_n=0, D=0, Q=0
# Time=10 : sys_rst_n=1, D=0, Q=0
# Time=20 : sys_rst_n=1, D=1, Q=0
# Time=25 : sys_rst_n=1, D=1, Q=1
# Time=30 : sys_rst_n=1, D=0, Q=1
# Time=35 : sys_rst_n=1, D=0, Q=0
# Time=40 : sys_rst_n=0, D=1, Q=0
# Time=60 : sys_rst_n=0, D=0, Q=0
# Time=80 : sys_rst_n=0, D=1, Q=0
# Time=100 : sys_rst_n=0, D=0, Q=0
# ** Note: $finish    : E:/FPGA/Lab_2_3_1/Quartus_prj/../Sim/tb_asyn_flip_flop.v(45)
#    Time: 120 ns  Iteration: 0  Instance: /tb_asyn_flip_flop
# End time: 00:04:11 on Oct 30,2024, Elapsed time: 0:49:02
# Errors: 0, Warnings: 1
