strict digraph "compose( ,  )" {
	node [label="\N"];
	"743:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f908abe4950>",
		fillcolor=lightcyan,
		label="743:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"744:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abe4ed0>",
		fillcolor=turquoise,
		label="744:BL
raddr_a <= { LUT_ADDR_WIDTH{ 1'b0 } };
raddr_b <= { LUT_ADDR_WIDTH{ 1'b0 } };
raddr_c <= { LUT_ADDR_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abe4b90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908abe4e50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abef0d0>]",
		style=filled,
		typ=Block];
	"743:CA" -> "744:BL"	 [cond="[]",
		lineno=None];
	"697:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abd7d50>",
		fillcolor=turquoise,
		label="697:BL
waddr <= { LUT_ADDR_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abd7cd0>]",
		style=filled,
		typ=Block];
	"Leaf_695:AL"	 [def_var="['waddr']",
		label="Leaf_695:AL"];
	"697:BL" -> "Leaf_695:AL"	 [cond="[]",
		lineno=None];
	"696:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abd79d0>",
		fillcolor=turquoise,
		label="696:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"697:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f908abd7d10>",
		fillcolor=springgreen,
		label="697:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"696:BL" -> "697:IF"	 [cond="[]",
		lineno=None];
	"737:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abe46d0>",
		fillcolor=turquoise,
		label="737:BL
raddr_b <= raddr_b - window_column_counter;
raddr_a <= raddr_a - window_column_counter;
raddr_c <= raddr_c + 1'b1;
window_\
line_counter = 2'b00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abe4350>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908abe4550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abe4710>, <pyverilog.vparser.ast.BlockingSubstitution \
object at 0x7f908abe4890>]",
		style=filled,
		typ=Block];
	"Leaf_704:AL"	 [def_var="['window_line_counter', 'valid', 'raddr_a', 'raddr_c', 'raddr_b', 'window_column_counter']",
		label="Leaf_704:AL"];
	"737:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"736:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f908abe4150>",
		fillcolor=lightcyan,
		label="736:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"736:CA" -> "737:BL"	 [cond="[]",
		lineno=None];
	"730:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abe3dd0>",
		fillcolor=turquoise,
		label="730:BL
raddr_b <= raddr_b + 1'b1;
raddr_a <= raddr_a - window_column_counter;
raddr_c <= raddr_c - window_column_counter;
window_\
line_counter = window_line_counter + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abe39d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908abe3c10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abe3e10>, <pyverilog.vparser.ast.BlockingSubstitution \
object at 0x7f908abe4090>]",
		style=filled,
		typ=Block];
	"730:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"713:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f908abc6ad0>",
		fillcolor=springgreen,
		label="713:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"719:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abc6cd0>",
		fillcolor=turquoise,
		label="719:BL
window_column_counter <= 10'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abc6c50>]",
		style=filled,
		typ=Block];
	"713:IF" -> "719:BL"	 [cond="['window_column_counter', 'IMG_WIDTH']",
		label="!((window_column_counter != IMG_WIDTH / 4 - 1))",
		lineno=713];
	"713:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abc6850>",
		fillcolor=turquoise,
		label="713:BL
window_column_counter <= window_column_counter + 1'b1;
valid <= 1'b1;
raddr_a <= raddr_a + 1'b1;
raddr_b <= raddr_b + 1'b1;
\
raddr_c <= raddr_c + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abc6390>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908abc6510>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abc66d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f908abc6890>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abc6a50>]",
		style=filled,
		typ=Block];
	"713:IF" -> "713:BL"	 [cond="['window_column_counter', 'IMG_WIDTH']",
		label="(window_column_counter != IMG_WIDTH / 4 - 1)",
		lineno=713];
	"721:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f908abe48d0>",
		fillcolor=linen,
		label="721:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"721:CS" -> "743:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"721:CS" -> "736:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"722:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f908abc6e90>",
		fillcolor=lightcyan,
		label="722:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"721:CS" -> "722:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"729:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f908abe3810>",
		fillcolor=lightcyan,
		label="729:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"721:CS" -> "729:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"699:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f908abd7e50>",
		fillcolor=springgreen,
		label="699:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"699:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abdb050>",
		fillcolor=turquoise,
		label="699:BL
waddr <= waddr + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abdb090>]",
		style=filled,
		typ=Block];
	"699:IF" -> "699:BL"	 [cond="['valid']",
		label=valid,
		lineno=699];
	"723:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abe3490>",
		fillcolor=turquoise,
		label="723:BL
raddr_a <= raddr_a + 1'b1;
raddr_b <= raddr_b - window_column_counter;
raddr_c <= raddr_c - window_column_counter;
window_\
line_counter = window_line_counter + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abe3090>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908abe32d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abe34d0>, <pyverilog.vparser.ast.BlockingSubstitution \
object at 0x7f908abe3710>]",
		style=filled,
		typ=Block];
	"722:CA" -> "723:BL"	 [cond="[]",
		lineno=None];
	"697:IF" -> "697:BL"	 [cond="['rst_n']",
		label="(~rst_n)",
		lineno=697];
	"697:IF" -> "699:IF"	 [cond="['rst_n']",
		label="!((~rst_n))",
		lineno=697];
	"706:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f908abdbdd0>",
		fillcolor=springgreen,
		label="706:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"712:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abdbe50>",
		fillcolor=turquoise,
		label="712:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"706:IF" -> "712:BL"	 [cond="['rst_n']",
		label="!((~rst_n))",
		lineno=706];
	"706:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abdbb90>",
		fillcolor=turquoise,
		label="706:BL
window_column_counter <= 10'd0;
window_line_counter <= 2'b00;
raddr_a <= { LUT_ADDR_WIDTH{ 1'b0 } };
raddr_b <= { LUT_ADDR_\
WIDTH{ 1'b0 } };
raddr_c <= { LUT_ADDR_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abdb4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f908abdb650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abdb890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f908abdbb10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f908abdbd90>]",
		style=filled,
		typ=Block];
	"706:IF" -> "706:BL"	 [cond="['rst_n']",
		label="(~rst_n)",
		lineno=706];
	"705:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f908abdb290>",
		fillcolor=turquoise,
		label="705:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"705:BL" -> "706:IF"	 [cond="[]",
		lineno=None];
	"695:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f908abd7910>",
		clk_sens=False,
		fillcolor=gold,
		label="695:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'valid', 'waddr']"];
	"695:AL" -> "696:BL"	 [cond="[]",
		lineno=None];
	"699:BL" -> "Leaf_695:AL"	 [cond="[]",
		lineno=None];
	"Leaf_695:AL" -> "695:AL";
	"Leaf_704:AL" -> "695:AL";
	"704:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f908abdb1d0>",
		clk_sens=False,
		fillcolor=gold,
		label="704:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'raddr_b', 'IMG_WIDTH', 'raddr_a', 'raddr_c', 'window_line_counter', 'window_column_counter']"];
	"Leaf_704:AL" -> "704:AL";
	"712:BL" -> "713:IF"	 [cond="[]",
		lineno=None];
	"719:BL" -> "721:CS"	 [cond="[]",
		lineno=None];
	"713:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"744:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"706:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"723:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"704:AL" -> "705:BL"	 [cond="[]",
		lineno=None];
	"729:CA" -> "730:BL"	 [cond="[]",
		lineno=None];
}
