#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ada7fe2510 .scope module, "control_unit" "control_unit" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 3 "alu_control";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "alu_src";
v000001ada7ff0f80_0 .var "alu_control", 2 0;
v000001ada7fefea0_0 .var "alu_src", 0 0;
v000001ada7fef9a0_0 .var "branch", 0 0;
v000001ada7ff0260_0 .var "mem_read", 0 0;
v000001ada7ff0a80_0 .var "mem_write", 0 0;
o000001ada8002828 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v000001ada7fef360_0 .net "opcode", 6 0, o000001ada8002828;  0 drivers
E_000001ada7ffa160 .event anyedge, v000001ada7fef360_0;
S_000001ada7fe26a0 .scope module, "tb_riscv_hw" "tb_riscv_hw" 3 3;
 .timescale 0 0;
v000001ada805d020_0 .var "clk", 0 0;
v000001ada805d0c0_0 .var "data_in", 31 0;
v000001ada805dd40_0 .net "data_out", 31 0, v000001ada8059cc0_0;  1 drivers
v000001ada805c3a0_0 .var/i "f", 31 0;
v000001ada805d660_0 .var/i "i", 31 0;
v000001ada805d840_0 .var "instruction", 31 0;
v000001ada805c1c0_0 .var/i "num_inst", 31 0;
v000001ada805cee0_0 .net "pc", 31 0, v000001ada805ada0_0;  1 drivers
v000001ada805d160 .array "programa", 15 0, 31 0;
v000001ada805cbc0_0 .var "reset", 0 0;
S_000001ada7fdf7e0 .scope module, "uut" "datapath" 3 11, 4 1 0, S_000001ada7fe26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 32 "pc";
L_000001ada80703a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada7ff09e0_0 .net *"_ivl_101", 1 0, L_000001ada80703a0;  1 drivers
v000001ada7ff0120_0 .net *"_ivl_106", 6 0, L_000001ada80c94f0;  1 drivers
L_000001ada80703e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada7ff01c0_0 .net *"_ivl_109", 1 0, L_000001ada80703e8;  1 drivers
L_000001ada8070430 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ada7ff0300_0 .net/2u *"_ivl_110", 19 0, L_000001ada8070430;  1 drivers
v000001ada7ff0440_0 .net *"_ivl_116", 6 0, L_000001ada80c8d70;  1 drivers
L_000001ada8070478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada7ff04e0_0 .net *"_ivl_119", 1 0, L_000001ada8070478;  1 drivers
v000001ada7ff0620_0 .net *"_ivl_122", 6 0, L_000001ada80c8ff0;  1 drivers
L_000001ada80704c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada7ff0760_0 .net *"_ivl_125", 1 0, L_000001ada80704c0;  1 drivers
v000001ada8059860_0 .net *"_ivl_15", 6 0, L_000001ada805dac0;  1 drivers
v000001ada805b520_0 .net *"_ivl_17", 4 0, L_000001ada805d3e0;  1 drivers
v000001ada8059d60_0 .net *"_ivl_21", 0 0, L_000001ada805ca80;  1 drivers
v000001ada805a080_0 .net *"_ivl_23", 0 0, L_000001ada805db60;  1 drivers
v000001ada805af80_0 .net *"_ivl_25", 5 0, L_000001ada805cb20;  1 drivers
v000001ada805b0c0_0 .net *"_ivl_27", 3 0, L_000001ada805dc00;  1 drivers
L_000001ada8070088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ada805aa80_0 .net/2u *"_ivl_28", 0 0, L_000001ada8070088;  1 drivers
v000001ada805b3e0_0 .net *"_ivl_34", 31 0, L_000001ada805c300;  1 drivers
v000001ada805a620_0 .net *"_ivl_36", 6 0, L_000001ada805d480;  1 drivers
L_000001ada80700d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada8059fe0_0 .net *"_ivl_39", 1 0, L_000001ada80700d0;  1 drivers
v000001ada805b020_0 .net *"_ivl_40", 31 0, L_000001ada805c440;  1 drivers
L_000001ada8070118 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ada805a120_0 .net *"_ivl_43", 19 0, L_000001ada8070118;  1 drivers
v000001ada805b160_0 .net *"_ivl_44", 31 0, L_000001ada805c620;  1 drivers
v000001ada805b5c0_0 .net *"_ivl_48", 6 0, L_000001ada805cd00;  1 drivers
L_000001ada8070160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada805a6c0_0 .net *"_ivl_51", 1 0, L_000001ada8070160;  1 drivers
v000001ada805a4e0_0 .net *"_ivl_54", 6 0, L_000001ada805d2a0;  1 drivers
L_000001ada80701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada805a9e0_0 .net *"_ivl_57", 1 0, L_000001ada80701a8;  1 drivers
v000001ada8059ae0_0 .net *"_ivl_60", 6 0, L_000001ada805cf80;  1 drivers
L_000001ada80701f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada8059a40_0 .net *"_ivl_63", 1 0, L_000001ada80701f0;  1 drivers
v000001ada805b700_0 .net *"_ivl_68", 6 0, L_000001ada805d5c0;  1 drivers
L_000001ada8070238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada805b2a0_0 .net *"_ivl_71", 1 0, L_000001ada8070238;  1 drivers
v000001ada805ab20_0 .net *"_ivl_74", 6 0, L_000001ada80c9f90;  1 drivers
L_000001ada8070280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada8059900_0 .net *"_ivl_77", 1 0, L_000001ada8070280;  1 drivers
v000001ada805a8a0_0 .net *"_ivl_80", 6 0, L_000001ada80c89b0;  1 drivers
L_000001ada80702c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada805a940_0 .net *"_ivl_83", 1 0, L_000001ada80702c8;  1 drivers
v000001ada80599a0_0 .net *"_ivl_86", 6 0, L_000001ada80c8eb0;  1 drivers
L_000001ada8070310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada805ad00_0 .net *"_ivl_89", 1 0, L_000001ada8070310;  1 drivers
v000001ada805b340_0 .net *"_ivl_92", 6 0, L_000001ada80c8a50;  1 drivers
L_000001ada8070358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ada805a580_0 .net *"_ivl_95", 1 0, L_000001ada8070358;  1 drivers
v000001ada805a1c0_0 .net *"_ivl_96", 31 0, L_000001ada80c8cd0;  1 drivers
v000001ada8059e00_0 .net *"_ivl_98", 6 0, L_000001ada80c85f0;  1 drivers
v000001ada805a260_0 .net "add_sub_result", 31 0, L_000001ada805ce40;  1 drivers
v000001ada805a300_0 .net "and_result", 31 0, L_000001ada7fb0370;  1 drivers
v000001ada8059c20_0 .net "beq_branch", 0 0, L_000001ada80c93b0;  1 drivers
v000001ada805ac60_0 .net "clk", 0 0, v000001ada805d020_0;  1 drivers
v000001ada8059b80_0 .net "data_in", 31 0, v000001ada805d0c0_0;  1 drivers
v000001ada8059cc0_0 .var "data_out", 31 0;
v000001ada805b200_0 .net "funct3", 2 0, L_000001ada805c080;  1 drivers
v000001ada8059ea0_0 .net "funct7", 6 0, L_000001ada805c9e0;  1 drivers
v000001ada805ae40_0 .var/i "i", 31 0;
v000001ada805a3a0_0 .net "imm_b", 12 0, L_000001ada805c580;  1 drivers
v000001ada805a440_0 .net "imm_i", 11 0, L_000001ada805da20;  1 drivers
v000001ada8059f40_0 .net "imm_s", 11 0, L_000001ada805c260;  1 drivers
v000001ada805b480_0 .net "instruction", 31 0, v000001ada805d840_0;  1 drivers
v000001ada805a760_0 .net "lb_result", 31 0, L_000001ada7fb0290;  1 drivers
v000001ada805b660 .array "memory", 4095 0, 31 0;
v000001ada805aee0_0 .net "opcode", 6 0, L_000001ada805dde0;  1 drivers
v000001ada805a800_0 .net "or_result", 31 0, L_000001ada7fb03e0;  1 drivers
v000001ada805abc0_0 .net "ori_result", 31 0, L_000001ada7faf570;  1 drivers
v000001ada805ada0_0 .var "pc", 31 0;
v000001ada805d8e0_0 .net "rd", 4 0, L_000001ada805de80;  1 drivers
v000001ada805dca0 .array "registers", 31 0, 31 0;
v000001ada805c8a0_0 .net "reset", 0 0, v000001ada805cbc0_0;  1 drivers
v000001ada805c4e0_0 .net "rs1", 4 0, L_000001ada805df20;  1 drivers
v000001ada805d980_0 .net "rs2", 4 0, L_000001ada805c6c0;  1 drivers
v000001ada805c120_0 .net "sb_result", 31 0, L_000001ada7fb0450;  1 drivers
v000001ada805c800_0 .net "srl_result", 31 0, L_000001ada80c82d0;  1 drivers
E_000001ada7ffaae0 .event posedge, v000001ada805c8a0_0, v000001ada805ac60_0;
L_000001ada805dde0 .part v000001ada805d840_0, 0, 7;
L_000001ada805de80 .part v000001ada805d840_0, 7, 5;
L_000001ada805c080 .part v000001ada805d840_0, 12, 3;
L_000001ada805df20 .part v000001ada805d840_0, 15, 5;
L_000001ada805c6c0 .part v000001ada805d840_0, 20, 5;
L_000001ada805c9e0 .part v000001ada805d840_0, 25, 7;
L_000001ada805da20 .part v000001ada805d840_0, 20, 12;
L_000001ada805dac0 .part v000001ada805d840_0, 25, 7;
L_000001ada805d3e0 .part v000001ada805d840_0, 7, 5;
L_000001ada805c260 .concat [ 5 7 0 0], L_000001ada805d3e0, L_000001ada805dac0;
L_000001ada805ca80 .part v000001ada805d840_0, 31, 1;
L_000001ada805db60 .part v000001ada805d840_0, 7, 1;
L_000001ada805cb20 .part v000001ada805d840_0, 25, 6;
L_000001ada805dc00 .part v000001ada805d840_0, 8, 4;
LS_000001ada805c580_0_0 .concat [ 1 4 6 1], L_000001ada8070088, L_000001ada805dc00, L_000001ada805cb20, L_000001ada805db60;
LS_000001ada805c580_0_4 .concat [ 1 0 0 0], L_000001ada805ca80;
L_000001ada805c580 .concat [ 12 1 0 0], LS_000001ada805c580_0_0, LS_000001ada805c580_0_4;
L_000001ada805cc60 .array/port v000001ada805b660, L_000001ada805c620;
L_000001ada805c300 .array/port v000001ada805dca0, L_000001ada805d480;
L_000001ada805d480 .concat [ 5 2 0 0], L_000001ada805df20, L_000001ada80700d0;
L_000001ada805c440 .concat [ 12 20 0 0], L_000001ada805da20, L_000001ada8070118;
L_000001ada805c620 .arith/sum 32, L_000001ada805c300, L_000001ada805c440;
L_000001ada805d200 .array/port v000001ada805dca0, L_000001ada805cd00;
L_000001ada805cd00 .concat [ 5 2 0 0], L_000001ada805c6c0, L_000001ada8070160;
L_000001ada805c760 .array/port v000001ada805dca0, L_000001ada805d2a0;
L_000001ada805d2a0 .concat [ 5 2 0 0], L_000001ada805df20, L_000001ada80701a8;
L_000001ada805d700 .array/port v000001ada805dca0, L_000001ada805cf80;
L_000001ada805cf80 .concat [ 5 2 0 0], L_000001ada805c6c0, L_000001ada80701f0;
L_000001ada805d340 .part L_000001ada805c9e0, 5, 1;
L_000001ada805d520 .array/port v000001ada805dca0, L_000001ada805d5c0;
L_000001ada805d5c0 .concat [ 5 2 0 0], L_000001ada805df20, L_000001ada8070238;
L_000001ada805d7a0 .array/port v000001ada805dca0, L_000001ada80c9f90;
L_000001ada80c9f90 .concat [ 5 2 0 0], L_000001ada805c6c0, L_000001ada8070280;
L_000001ada80c8f50 .array/port v000001ada805dca0, L_000001ada80c89b0;
L_000001ada80c89b0 .concat [ 5 2 0 0], L_000001ada805df20, L_000001ada80702c8;
L_000001ada80c9e50 .array/port v000001ada805dca0, L_000001ada80c8eb0;
L_000001ada80c8eb0 .concat [ 5 2 0 0], L_000001ada805c6c0, L_000001ada8070310;
L_000001ada80c96d0 .array/port v000001ada805dca0, L_000001ada80c8a50;
L_000001ada80c8a50 .concat [ 5 2 0 0], L_000001ada805df20, L_000001ada8070358;
L_000001ada80c8cd0 .array/port v000001ada805dca0, L_000001ada80c85f0;
L_000001ada80c85f0 .concat [ 5 2 0 0], L_000001ada805c6c0, L_000001ada80703a0;
L_000001ada80c8af0 .part L_000001ada80c8cd0, 0, 5;
L_000001ada80c80f0 .array/port v000001ada805dca0, L_000001ada80c94f0;
L_000001ada80c94f0 .concat [ 5 2 0 0], L_000001ada805df20, L_000001ada80703e8;
L_000001ada80c9950 .concat [ 12 20 0 0], L_000001ada805da20, L_000001ada8070430;
L_000001ada80c91d0 .array/port v000001ada805dca0, L_000001ada80c8d70;
L_000001ada80c8d70 .concat [ 5 2 0 0], L_000001ada805df20, L_000001ada8070478;
L_000001ada80c8b90 .array/port v000001ada805dca0, L_000001ada80c8ff0;
L_000001ada80c8ff0 .concat [ 5 2 0 0], L_000001ada805c6c0, L_000001ada80704c0;
S_000001ada7fdf970 .scope module, "add_sub_inst" "add_sub_operation" 4 65, 5 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "add_sub_flag";
    .port_info 3 /OUTPUT 32 "result";
v000001ada7ff08a0_0 .net *"_ivl_0", 31 0, L_000001ada805cda0;  1 drivers
v000001ada7fef7c0_0 .net *"_ivl_2", 31 0, L_000001ada805c940;  1 drivers
v000001ada7ff1160_0 .net "a", 31 0, L_000001ada805c760;  1 drivers
v000001ada7ff0d00_0 .net "add_sub_flag", 0 0, L_000001ada805d340;  1 drivers
v000001ada7ff1020_0 .net "b", 31 0, L_000001ada805d700;  1 drivers
v000001ada7ff10c0_0 .net "result", 31 0, L_000001ada805ce40;  alias, 1 drivers
L_000001ada805cda0 .arith/sum 32, L_000001ada805c760, L_000001ada805d700;
L_000001ada805c940 .arith/sub 32, L_000001ada805c760, L_000001ada805d700;
L_000001ada805ce40 .functor MUXZ 32, L_000001ada805c940, L_000001ada805cda0, L_000001ada805d340, C4<>;
S_000001ada7fdf2b0 .scope module, "and_inst" "and_operation" 4 71, 6 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_000001ada7fb0370 .functor AND 32, L_000001ada805d520, L_000001ada805d7a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001ada7fef2c0_0 .net "a", 31 0, L_000001ada805d520;  1 drivers
v000001ada7ff0c60_0 .net "b", 31 0, L_000001ada805d7a0;  1 drivers
v000001ada7fef680_0 .net "result", 31 0, L_000001ada7fb0370;  alias, 1 drivers
S_000001ada7fdf440 .scope module, "beq_inst" "beq_operation" 4 91, 7 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "branch";
v000001ada7fef400_0 .net "a", 31 0, L_000001ada80c91d0;  1 drivers
v000001ada7fef4a0_0 .net "b", 31 0, L_000001ada80c8b90;  1 drivers
v000001ada7fef540_0 .net "branch", 0 0, L_000001ada80c93b0;  alias, 1 drivers
L_000001ada80c93b0 .cmp/eq 32, L_000001ada80c91d0, L_000001ada80c8b90;
S_000001ada7fdc160 .scope module, "lb_inst" "lb_operation" 4 57, 8 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_data";
    .port_info 1 /OUTPUT 32 "result";
L_000001ada7fb0290 .functor BUFZ 32, L_000001ada805cc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ada7ff0b20_0 .net "mem_data", 31 0, L_000001ada805cc60;  1 drivers
v000001ada7ff0bc0_0 .net "result", 31 0, L_000001ada7fb0290;  alias, 1 drivers
S_000001ada7fdc2f0 .scope module, "or_inst" "or_operation" 4 76, 9 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_000001ada7fb03e0 .functor OR 32, L_000001ada80c8f50, L_000001ada80c9e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ada7fef5e0_0 .net "a", 31 0, L_000001ada80c8f50;  1 drivers
v000001ada7ff0080_0 .net "b", 31 0, L_000001ada80c9e50;  1 drivers
v000001ada7feff40_0 .net "result", 31 0, L_000001ada7fb03e0;  alias, 1 drivers
S_000001ada7fc7180 .scope module, "ori_inst" "ori_operation" 4 86, 10 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "result";
L_000001ada7faf570 .functor OR 32, L_000001ada80c80f0, L_000001ada80c9950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ada7fef860_0 .net "a", 31 0, L_000001ada80c80f0;  1 drivers
v000001ada7fef900_0 .net "imm", 31 0, L_000001ada80c9950;  1 drivers
v000001ada7fefa40_0 .net "result", 31 0, L_000001ada7faf570;  alias, 1 drivers
S_000001ada7fc7310 .scope module, "sb_inst" "sb_operation" 4 61, 11 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data";
    .port_info 1 /OUTPUT 32 "mem_data_out";
L_000001ada7fb0450 .functor BUFZ 32, L_000001ada805d200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ada7ff03a0_0 .net "mem_data_out", 31 0, L_000001ada7fb0450;  alias, 1 drivers
v000001ada7fefae0_0 .net "reg_data", 31 0, L_000001ada805d200;  1 drivers
S_000001ada7fbfb40 .scope module, "srl_inst" "srl_operation" 4 81, 12 2 0, S_000001ada7fdf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /OUTPUT 32 "result";
v000001ada7ff0580_0 .net "a", 31 0, L_000001ada80c96d0;  1 drivers
v000001ada7ff0940_0 .net "result", 31 0, L_000001ada80c82d0;  alias, 1 drivers
v000001ada7feffe0_0 .net "shamt", 4 0, L_000001ada80c8af0;  1 drivers
L_000001ada80c82d0 .shift/r 32, L_000001ada80c96d0, L_000001ada80c8af0;
    .scope S_000001ada7fe2510;
T_0 ;
    %wait E_000001ada7ffa160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fef9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fefea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ada7ff0f80_0, 0, 3;
    %load/vec4 v000001ada7fef360_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ada7ff0f80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fef9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fefea0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ada7ff0f80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fef9a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ada7ff0260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ada7fefea0_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001ada7ff0f80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fef9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ada7ff0a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ada7fefea0_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ada7ff0f80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fef9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fefea0_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ada7ff0f80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ada7fef9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7ff0a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada7fefea0_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ada7fdf7e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805ae40_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001ada805ae40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ada805ae40_0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %load/vec4 v000001ada805ae40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ada805ae40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805ae40_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001ada805ae40_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ada805ae40_0;
    %store/vec4a v000001ada805b660, 4, 0;
    %load/vec4 v000001ada805ae40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ada805ae40_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 255, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 240, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 128, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 123, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 123, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805dca0, 4, 0;
    %pushi/vec4 171, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805b660, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001ada805b660, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001ada7fdf7e0;
T_2 ;
    %wait E_000001ada7ffaae0;
    %load/vec4 v000001ada805c8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ada805ada0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 4 102 "$display", "Executando: opcode=%b funct3=%b funct7=%b rs1=%d rs2=%d rd=%d imm_i=%d", v000001ada805aee0_0, v000001ada805b200_0, v000001ada8059ea0_0, v000001ada805c4e0_0, v000001ada805d980_0, v000001ada805d8e0_0, v000001ada805a440_0 {0 0 0};
    %load/vec4 v000001ada805aee0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %load/vec4 v000001ada805ada0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ada805ada0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v000001ada805a760_0;
    %load/vec4 v000001ada805d8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805dca0, 0, 4;
    %load/vec4 v000001ada805a760_0;
    %assign/vec4 v000001ada8059cc0_0, 0;
    %load/vec4 v000001ada805ada0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ada805ada0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v000001ada805c120_0;
    %load/vec4 v000001ada805c4e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ada805dca0, 4;
    %load/vec4 v000001ada8059f40_0;
    %pad/u 32;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805b660, 0, 4;
    %load/vec4 v000001ada805ada0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ada805ada0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v000001ada805b200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001ada805d8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805dca0, 0, 4;
    %jmp T_2.14;
T_2.9 ;
    %load/vec4 v000001ada805a260_0;
    %load/vec4 v000001ada805d8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805dca0, 0, 4;
    %jmp T_2.14;
T_2.10 ;
    %load/vec4 v000001ada805a300_0;
    %load/vec4 v000001ada805d8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805dca0, 0, 4;
    %jmp T_2.14;
T_2.11 ;
    %load/vec4 v000001ada805a800_0;
    %load/vec4 v000001ada805d8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805dca0, 0, 4;
    %jmp T_2.14;
T_2.12 ;
    %load/vec4 v000001ada805c800_0;
    %load/vec4 v000001ada805d8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805dca0, 0, 4;
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %load/vec4 v000001ada805ada0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ada805ada0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v000001ada8059c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v000001ada805ada0_0;
    %load/vec4 v000001ada805a3a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v000001ada805ada0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001ada805ada0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ada805ada0_0, 0;
T_2.16 ;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v000001ada805abc0_0;
    %load/vec4 v000001ada805d8e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ada805dca0, 0, 4;
    %load/vec4 v000001ada805ada0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ada805ada0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ada7fe26a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805c1c0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000001ada7fe26a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada805d020_0, 0, 1;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001ada805d020_0;
    %inv;
    %store/vec4 v000001ada805d020_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001ada7fe26a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805c1c0_0, 0, 32;
    %vpi_call 3 33 "$readmemb", "riscv_datapath/bin/programa.bin", v000001ada805d160 {0 0 0};
T_5.0 ;
    %ix/getv/s 4, v000001ada805c1c0_0;
    %load/vec4a v000001ada805d160, 4;
    %cmpi/ne 4294967295, 4294967295, 32;
    %flag_get/vec4 6;
    %jmp/0 T_5.2, 6;
    %load/vec4 v000001ada805c1c0_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz T_5.1, 8;
    %load/vec4 v000001ada805c1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ada805c1c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ada805cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805d840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805d0c0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ada805cbc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805d660_0, 0, 32;
T_5.3 ;
    %load/vec4 v000001ada805d660_0;
    %load/vec4 v000001ada805c1c0_0;
    %cmp/s;
    %jmp/0xz T_5.4, 5;
    %ix/getv/s 4, v000001ada805d660_0;
    %load/vec4a v000001ada805d160, 4;
    %store/vec4 v000001ada805d840_0, 0, 32;
    %delay 10, 0;
    %load/vec4 v000001ada805d660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ada805d660_0, 0, 32;
    %jmp T_5.3;
T_5.4 ;
    %vpi_call 3 50 "$display", "\012Conte\303\272do dos registradores:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805d660_0, 0, 32;
T_5.5 ;
    %load/vec4 v000001ada805d660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.6, 5;
    %vpi_call 3 52 "$display", "Register [%0d]: %h", v000001ada805d660_0, &A<v000001ada805dca0, v000001ada805d660_0 > {0 0 0};
    %load/vec4 v000001ada805d660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ada805d660_0, 0, 32;
    %jmp T_5.5;
T_5.6 ;
    %vpi_call 3 53 "$display", "Mem\303\263ria[0] = %h", &A<v000001ada805b660, 0> {0 0 0};
    %vpi_func 3 56 "$fopen" 32, "riscv_datapath/bin/estado.memoria.txt", "w" {0 0 0};
    %store/vec4 v000001ada805c3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ada805d660_0, 0, 32;
T_5.7 ;
    %load/vec4 v000001ada805d660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.8, 5;
    %vpi_call 3 58 "$fdisplay", v000001ada805c3a0_0, "%08x: %08x", v000001ada805d660_0, &A<v000001ada805b660, v000001ada805d660_0 > {0 0 0};
    %load/vec4 v000001ada805d660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ada805d660_0, 0, 32;
    %jmp T_5.7;
T_5.8 ;
    %vpi_call 3 60 "$fclose", v000001ada805c3a0_0 {0 0 0};
    %vpi_call 3 61 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "riscv_datapath/src/control_unit.v";
    "riscv_datapath/testbench/tb_riscv_hw.v";
    "riscv_datapath/src/datapath.v";
    "riscv_datapath/src/add_sub.v";
    "riscv_datapath/src/and.v";
    "riscv_datapath/src/beq.v";
    "riscv_datapath/src/lb.v";
    "riscv_datapath/src/or.v";
    "riscv_datapath/src/ori.v";
    "riscv_datapath/src/sb.v";
    "riscv_datapath/src/srl.v";
