
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003548                       # Number of seconds simulated
sim_ticks                                  3548156256                       # Number of ticks simulated
final_tick                               531558935556                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156363                       # Simulator instruction rate (inst/s)
host_op_rate                                   197613                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 274202                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889828                       # Number of bytes of host memory used
host_seconds                                 12939.92                       # Real time elapsed on the host
sim_insts                                  2023330573                       # Number of instructions simulated
sim_ops                                    2557099051                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       109440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        84352                       # Number of bytes read from this memory
system.physmem.bytes_read::total               203904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       114048                       # Number of bytes written to this memory
system.physmem.bytes_written::total            114048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          855                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          659                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1593                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             891                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  891                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1515153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30844188                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1334778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23773474                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57467593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1515153                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1334778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2849931                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32142891                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32142891                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32142891                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1515153                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30844188                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1334778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23773474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               89610484                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8508769                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3193565                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2600426                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211385                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1325949                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242642                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340406                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9394                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3285814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17438768                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3193565                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583048                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3653534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1138334                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        496315                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1612330                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8359583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.583806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.372561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4706049     56.30%     56.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254649      3.05%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265630      3.18%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419083      5.01%     67.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          198274      2.37%     69.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282303      3.38%     73.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189104      2.26%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          138784      1.66%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1905707     22.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8359583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.375326                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.049505                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3460638                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       451264                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3495519                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29291                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922860                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542859                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1055                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20826767                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4084                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922860                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3635393                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         100959                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       124493                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3348226                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       227642                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20075252                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           60                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        131811                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28102105                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93600005                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93600005                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10941654                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3451                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1762                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           595453                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865108                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10165                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       290527                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18817301                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14954633                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27340                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6476173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19981331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8359583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.932943                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2897524     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1822242     21.80%     56.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1168990     13.98%     70.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       793991      9.50%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       739692      8.85%     88.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       406869      4.87%     93.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       370455      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81965      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77855      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8359583                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112953     78.06%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15797     10.92%     88.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15959     11.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12478710     83.44%     83.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198693      1.33%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1482515      9.91%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       793027      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14954633                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.757555                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144709                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009677                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38440893                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25297057                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14525725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15099342                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21066                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742033                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       254993                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922860                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59451                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12313                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18820772                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47266                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865108                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965805                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1754                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       246013                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14681659                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1383642                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       272969                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2146096                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2087524                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            762454                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.725474                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14536579                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14525725                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9532134                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27103592                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.707148                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6508430                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213293                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7436723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655616                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2842081     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2107149     28.33%     66.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838829     11.28%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       422048      5.68%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       386255      5.19%     88.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       176411      2.37%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189729      2.55%     93.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        97807      1.32%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       376414      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7436723                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       376414                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25880931                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38565488                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3595                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 149186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.850877                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.850877                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175258                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175258                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65921344                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20137928                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19181720                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8508769                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3147005                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2563391                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212775                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1292253                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1228910                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332462                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9503                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3300069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17165789                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3147005                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1561372                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3809020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1093159                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        491544                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1616413                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8479100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.504780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4670080     55.08%     55.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          393850      4.64%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          394874      4.66%     64.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          490137      5.78%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153786      1.81%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          191621      2.26%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159775      1.88%     76.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          147448      1.74%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1877529     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8479100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369854                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017423                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3460730                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       464365                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3642006                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33875                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        878123                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533043                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20472304                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        878123                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3616583                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          48504                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       235167                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3517753                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       182964                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19772133                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113209                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49659                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27746975                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92134164                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92134164                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17263812                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10483157                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3693                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1977                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           502611                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1833718                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       950745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8895                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       292571                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18591986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14984136                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31269                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6182320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18665498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8479100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767185                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3019381     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1759313     20.75%     56.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1176919     13.88%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       817731      9.64%     79.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       813090      9.59%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391713      4.62%     94.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       370388      4.37%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59981      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70584      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8479100                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95470     75.67%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15863     12.57%     88.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14836     11.76%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12522523     83.57%     83.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187791      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1712      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1482789      9.90%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       789321      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14984136                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761023                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126169                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008420                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38604810                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24778129                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14566533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15110305                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18516                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       706735                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235147                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        878123                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25814                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4341                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18595696                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39913                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1833718                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       950745                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1959                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120178                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248516                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14726012                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1384612                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258124                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2147795                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2103495                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            763183                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730687                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14583481                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14566533                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9460570                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26693112                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711944                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354420                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10042442                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12379404                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6216335                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3505                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214325                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7600977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628660                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.162027                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2999537     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2072622     27.27%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842987     11.09%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       458416      6.03%     83.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       402264      5.29%     89.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163121      2.15%     91.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183583      2.42%     93.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       108175      1.42%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370272      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7600977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10042442                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12379404                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1842579                       # Number of memory references committed
system.switch_cpus1.commit.loads              1126982                       # Number of loads committed
system.switch_cpus1.commit.membars               1741                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1796418                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11143995                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255882                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370272                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25826262                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38070433                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10042442                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12379404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10042442                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847281                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847281                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180246                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180246                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66101572                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20242683                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18908403                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3500                       # number of misc regfile writes
system.l20.replacements                           898                       # number of replacements
system.l20.tagsinuse                      4093.853050                       # Cycle average of tags in use
system.l20.total_refs                          293709                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4990                       # Sample count of references to valid blocks.
system.l20.avg_refs                         58.859519                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           90.568468                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    37.507163                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   393.623187                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3572.154231                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022111                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009157                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.096099                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.872108                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999476                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3483                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3485                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1053                       # number of Writeback hits
system.l20.Writeback_hits::total                 1053                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3535                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3537                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3535                       # number of overall hits
system.l20.overall_hits::total                   3537                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          855                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  897                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          855                       # number of demand (read+write) misses
system.l20.demand_misses::total                   897                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          855                       # number of overall misses
system.l20.overall_misses::total                  897                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4447342                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     77957806                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       82405148                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4447342                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     77957806                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        82405148                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4447342                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     77957806                       # number of overall miss cycles
system.l20.overall_miss_latency::total       82405148                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4338                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4382                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1053                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1053                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4390                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4434                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4390                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4434                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.197095                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.204701                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.194761                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.202300                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.954545                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.194761                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.202300                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 105889.095238                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91178.720468                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 91867.500557                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 105889.095238                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91178.720468                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 91867.500557                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 105889.095238                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91178.720468                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 91867.500557                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 484                       # number of writebacks
system.l20.writebacks::total                      484                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          855                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             897                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          855                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              897                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          855                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             897                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4137437                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     71598648                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     75736085                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4137437                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     71598648                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     75736085                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4137437                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     71598648                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     75736085                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.197095                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.204701                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.194761                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.202300                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.954545                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.194761                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.202300                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98510.404762                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83741.108772                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84432.647715                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 98510.404762                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83741.108772                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84432.647715                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 98510.404762                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83741.108772                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84432.647715                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           694                       # number of replacements
system.l21.tagsinuse                      4094.527254                       # Cycle average of tags in use
system.l21.total_refs                          279200                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4789                       # Sample count of references to valid blocks.
system.l21.avg_refs                         58.300271                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          115.464623                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    34.003800                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   331.999068                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3613.059762                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028190                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008302                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.081054                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.882095                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3237                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3238                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1004                       # number of Writeback hits
system.l21.Writeback_hits::total                 1004                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3279                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3280                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3279                       # number of overall hits
system.l21.overall_hits::total                   3280                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          659                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  696                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          659                       # number of demand (read+write) misses
system.l21.demand_misses::total                   696                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          659                       # number of overall misses
system.l21.overall_misses::total                  696                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5110464                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     57340896                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       62451360                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5110464                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     57340896                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        62451360                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5110464                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     57340896                       # number of overall miss cycles
system.l21.overall_miss_latency::total       62451360                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3896                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3934                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1004                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1004                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3938                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3976                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3938                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3976                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.169148                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176919                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.167344                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.175050                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.167344                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.175050                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 138120.648649                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 87011.981791                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 89728.965517                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 138120.648649                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 87011.981791                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 89728.965517                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 138120.648649                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 87011.981791                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 89728.965517                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 407                       # number of writebacks
system.l21.writebacks::total                      407                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          659                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             696                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          659                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              696                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          659                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             696                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4824061                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     52227655                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     57051716                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4824061                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     52227655                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     57051716                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4824061                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     52227655                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     57051716                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.169148                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176919                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.167344                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.175050                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.167344                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.175050                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130380.027027                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79252.890744                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 81970.856322                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130380.027027                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 79252.890744                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 81970.856322                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130380.027027                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 79252.890744                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 81970.856322                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.365616                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001621090                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1979488.320158                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.365616                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063086                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.803471                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1612275                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1612275                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1612275                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1612275                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1612275                       # number of overall hits
system.cpu0.icache.overall_hits::total        1612275                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6077723                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6077723                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6077723                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6077723                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6077723                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6077723                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1612330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1612330                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1612330                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1612330                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1612330                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1612330                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 110504.054545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 110504.054545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 110504.054545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 110504.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 110504.054545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 110504.054545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4676336                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4676336                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4676336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4676336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4676336                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4676336                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 106280.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 106280.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 106280.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4390                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341073                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4646                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33004.966207                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   222.730688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    33.269312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.870042                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.129958                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083498                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083498                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707196                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790694                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790694                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790694                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790694                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10805                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10805                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          167                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10972                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10972                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10972                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10972                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    471134897                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    471134897                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5378476                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5378476                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    476513373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    476513373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    476513373                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    476513373                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801666                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801666                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801666                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801666                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009874                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006090                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006090                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006090                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006090                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43603.414808                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43603.414808                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32206.443114                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32206.443114                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 43429.946500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43429.946500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 43429.946500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 43429.946500                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1053                       # number of writebacks
system.cpu0.dcache.writebacks::total             1053                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6467                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6582                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6582                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6582                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4338                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4338                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4390                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4390                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4390                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4390                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    106444455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    106444455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1170518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1170518                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    107614973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    107614973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    107614973                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    107614973                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003964                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002437                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002437                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002437                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002437                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24537.679806                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24537.679806                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22509.961538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22509.961538                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24513.661276                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24513.661276                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24513.661276                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24513.661276                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.109840                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004913262                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1985994.588933                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.109840                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056266                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.806266                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1616361                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1616361                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1616361                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1616361                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1616361                       # number of overall hits
system.cpu1.icache.overall_hits::total        1616361                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6716184                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6716184                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6716184                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6716184                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6716184                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6716184                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1616413                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1616413                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1616413                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1616413                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1616413                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1616413                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 129157.384615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 129157.384615                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 129157.384615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 129157.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 129157.384615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 129157.384615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5293517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5293517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5293517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5293517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5293517                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5293517                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 139303.078947                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 139303.078947                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 139303.078947                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 139303.078947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 139303.078947                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 139303.078947                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3938                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148411043                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4194                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35386.514783                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.614478                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.385522                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865682                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134318                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1085225                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1085225                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711809                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1897                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1897                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1750                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1797034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1797034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1797034                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1797034                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7627                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7627                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7799                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7799                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7799                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7799                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    250413121                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    250413121                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5946825                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5946825                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    256359946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    256359946                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    256359946                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    256359946                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1092852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1092852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711981                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1750                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1804833                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1804833                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1804833                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1804833                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006979                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006979                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000242                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004321                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004321                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004321                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004321                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 32832.453258                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32832.453258                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34574.563953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34574.563953                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32870.873958                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32870.873958                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32870.873958                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32870.873958                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1004                       # number of writebacks
system.cpu1.dcache.writebacks::total             1004                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3731                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          130                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3861                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3861                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3896                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3896                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3938                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3938                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3938                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3938                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     87190593                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     87190593                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1044934                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1044934                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     88235527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     88235527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     88235527                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     88235527                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003565                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002182                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002182                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002182                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002182                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22379.515657                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22379.515657                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24879.380952                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24879.380952                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22406.177501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22406.177501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22406.177501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22406.177501                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
