{
  "Top": "FFT",
  "RtlTop": "FFT",
  "RtlPrefix": "",
  "RtlSubPrefix": "FFT_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_IN": {
      "index": "0",
      "direction": "in",
      "srcType": "complex<ap_fixed<16, 8, AP_TRN, AP_WRAP, 0> >*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_IN",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_OUT": {
      "index": "1",
      "direction": "out",
      "srcType": "complex<ap_fixed<16, 8, AP_TRN, AP_WRAP, 0> >*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_OUT",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FFT"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "303",
    "Latency": "302"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FFT",
    "Version": "1.0",
    "DisplayName": "Fft",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FFT_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/vhls\/fixed\/fft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FFT_FFT0_1.vhd",
      "impl\/vhdl\/FFT_FFT0_1_Pipeline_FFT_label1.vhd",
      "impl\/vhdl\/FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/FFT_FFT_Pipeline_bitreversal_label1.vhd",
      "impl\/vhdl\/FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/FFT_FFT_Pipeline_FFT_label1.vhd",
      "impl\/vhdl\/FFT_FFT_Pipeline_VITIS_LOOP_58_1.vhd",
      "impl\/vhdl\/FFT_FFT_Pipeline_VITIS_LOOP_68_2.vhd",
      "impl\/vhdl\/FFT_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/FFT_mac_muladd_16s_9s_24s_24_4_1.vhd",
      "impl\/vhdl\/FFT_mac_mulsub_16s_9s_24s_24_4_1.vhd",
      "impl\/vhdl\/FFT_mul_mul_16s_10s_24_4_1.vhd",
      "impl\/vhdl\/FFT_regslice_both.vhd",
      "impl\/vhdl\/FFT_xin_M_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FFT_xout_M_real_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FFT.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FFT_data_OUT0_M_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FFT_FFT0_1.v",
      "impl\/verilog\/FFT_FFT0_1_Pipeline_FFT_label1.v",
      "impl\/verilog\/FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/FFT_FFT0_1_Pipeline_FFT_label1_W_M_imag_V_ROM_AUTO_1R.v",
      "impl\/verilog\/FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/FFT_FFT0_1_Pipeline_FFT_label1_W_M_real_V_ROM_AUTO_1R.v",
      "impl\/verilog\/FFT_FFT_Pipeline_bitreversal_label1.v",
      "impl\/verilog\/FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R.dat",
      "impl\/verilog\/FFT_FFT_Pipeline_bitreversal_label1_rev_32_ROM_AUTO_1R.v",
      "impl\/verilog\/FFT_FFT_Pipeline_FFT_label1.v",
      "impl\/verilog\/FFT_FFT_Pipeline_VITIS_LOOP_58_1.v",
      "impl\/verilog\/FFT_FFT_Pipeline_VITIS_LOOP_68_2.v",
      "impl\/verilog\/FFT_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/FFT_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/FFT_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/FFT_mac_muladd_16s_9s_24s_24_4_1.v",
      "impl\/verilog\/FFT_mac_mulsub_16s_9s_24s_24_4_1.v",
      "impl\/verilog\/FFT_mul_mul_16s_10s_24_4_1.v",
      "impl\/verilog\/FFT_regslice_both.v",
      "impl\/verilog\/FFT_xin_M_real_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FFT_xin_M_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FFT_xout_M_real_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FFT_xout_M_real_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FFT.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FFT.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "data_IN:data_OUT",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_IN": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "data_IN_",
      "ports": [
        "data_IN_TDATA",
        "data_IN_TREADY",
        "data_IN_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_IN"
        }]
    },
    "data_OUT": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "data_OUT_",
      "ports": [
        "data_OUT_TDATA",
        "data_OUT_TREADY",
        "data_OUT_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "data_OUT"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_IN_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "data_IN_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "data_IN_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "data_OUT_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "data_OUT_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "data_OUT_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FFT",
      "Instances": [
        {
          "ModuleName": "FFT_Pipeline_VITIS_LOOP_58_1",
          "InstanceName": "grp_FFT_Pipeline_VITIS_LOOP_58_1_fu_86"
        },
        {
          "ModuleName": "FFT_Pipeline_bitreversal_label1",
          "InstanceName": "grp_FFT_Pipeline_bitreversal_label1_fu_96"
        },
        {
          "ModuleName": "FFT0_1",
          "InstanceName": "grp_FFT0_1_fu_110",
          "Instances": [{
              "ModuleName": "FFT0_1_Pipeline_FFT_label1",
              "InstanceName": "grp_FFT0_1_Pipeline_FFT_label1_fu_52"
            }]
        },
        {
          "ModuleName": "FFT_Pipeline_FFT_label1",
          "InstanceName": "grp_FFT_Pipeline_FFT_label1_fu_158"
        },
        {
          "ModuleName": "FFT_Pipeline_VITIS_LOOP_68_2",
          "InstanceName": "grp_FFT_Pipeline_VITIS_LOOP_68_2_fu_174"
        }
      ]
    },
    "Info": {
      "FFT_Pipeline_VITIS_LOOP_58_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Pipeline_bitreversal_label1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT0_1_Pipeline_FFT_label1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT0_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Pipeline_FFT_label1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT_Pipeline_VITIS_LOOP_68_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FFT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FFT_Pipeline_VITIS_LOOP_58_1": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.748"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_58_1",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Pipeline_bitreversal_label1": {
        "Latency": {
          "LatencyBest": "35",
          "LatencyAvg": "35",
          "LatencyWorst": "35",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "bitreversal_label1",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "FF": "28",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT0_1_Pipeline_FFT_label1": {
        "Latency": {
          "LatencyBest": "39",
          "LatencyAvg": "39",
          "LatencyWorst": "39",
          "PipelineII": "39",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.771"
        },
        "Loops": [{
            "Name": "FFT_label1",
            "TripCount": "16",
            "Latency": "37",
            "PipelineII": "2",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "5",
          "FF": "367",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1",
          "LUT": "605",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT0_1": {
        "Latency": {
          "LatencyBest": "40",
          "LatencyAvg": "40",
          "LatencyWorst": "40",
          "PipelineII": "40",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.771"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "5",
          "FF": "378",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1",
          "LUT": "645",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Pipeline_FFT_label1": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.721"
        },
        "Loops": [{
            "Name": "FFT_label1",
            "TripCount": "16",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "5",
          "FF": "249",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "321",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT_Pipeline_VITIS_LOOP_68_2": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_2",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "FFT": {
        "Latency": {
          "LatencyBest": "302",
          "LatencyAvg": "302",
          "LatencyWorst": "302",
          "PipelineII": "303",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.771"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "8",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "10",
          "FF": "1162",
          "AVAIL_FF": "35200",
          "UTIL_FF": "3",
          "LUT": "2280",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-02-04 04:02:06 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
