{
    "77": {
        "title": "Long Mode CALLF or JMPF May Fail To Signal GP When Callgate Descriptor is Beyond GDT/LDT Limit",
        "problem": "If the target selector of a far call or far jump (CALLF or JMPF) instruction references a 16-byte long mode system descriptor where any of the last 8 bytes are beyond the GDT or LDT limit, the processor fails to report a General Protection fault.",
        "implication": "None expected, since the operating system typically aligns the GDT/LDT limit such that all descriptors are legal. However, in the case of erroneous operating system software, the above described GP fault will not be signaled, resulting in unpredictable system failure.",
        "workaround": "None required, it is anticipated that long mode operating system software will ensure the GDT and LDT limits are set high enough to cover the larger (16-byte) long mode system descriptors.",
        "status": "No"
    },
    "230": {
        "title": "Misaligned I/O Reads That Span CFCh Incorrectly Generate a Downstream I/O Request",
        "problem": "When configuration space is enabled, IOCF8[31] is 1b, an I/O read to address CFCh should result in a configuration request to the address specified in register IOCF8. However, when a misaligned downstream double word I/O read spans address CFCh the northbridge (NB) correctly sends an I/O read requests to CF8h with appropriate byte enables to the device attached to the I/O link, but incorrectly sends an I/O read request to CFCh instead of the configuration request.",
        "implication": "None expected.",
        "workaround": "Software should not issue misaligned read requests to I/O addresses that span address CFCh.",
        "status": "No"
    },
    "250": {
        "title": "I/O Reads That Span 3BBh May Be Positively Decoded When They Should Not Be Positively Decoded",
        "problem": "The northbridge enables positive decode within the first 64 KB of I/O space mapped by the I/O base/limit registers (D18F1xC0 and D18F1xC4) for the legacy VGA registers when D18F1xC0[4] (VE) is 1b and D18F1xF4[0] (VE) is 0b, i.e. accesses in which address bits[9:0] range from 3B0h to 3BBh or 3C0h to 3DFh and address bits[24:16] are all 0. However, if an I/O read spans address 3BBh, the northbridge will positively decode the entire access including the addresses outside the legacy VGA register space (i.e. 3B[C:E]h).",
        "implication": "A downstream request to I/O addresses 3B[C:E]h may not properly set the Compat bit. This may result in the packet not being forwarded to the compatibility bus.",
        "workaround": "None required.",
        "status": "No"
    },
    "361": {
        "title": "Breakpoint Due to an Instruction That Has an Interrupt Shadow May Be Lost",
        "problem": "A #DB exception occurring in guest mode may be discarded under the following conditions: \u2022 A trap-type #DB exception is generated in guest mode during execution of an instruction with an interrupt shadow, and \u2022 The instruction that generated the exception is immediately followed by an instruction resulting in #VMEXIT.",
        "implication": "None expected under normal conditions. Debug exceptions may not be received for programs running under a hypervisor.",
        "workaround": "None.",
        "status": "No"
    },
    "366": {
        "title": "Improper DIMM On-Die Termination Signaling May Occur",
        "problem": "Certain memory configurations may cause improper DIMM on-die termination (ODT) signaling when the AMD recommended settings for DCT ODT Control (D18F2xF4_x180 and D18F2xF4_x182) are not used. The AMD recommended values for D18F2xF4_x180 and D18F2xF4_x182 are provided in the BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 14h Models 00h-0Fh Processors, order# 43170.",
        "implication": "Unreliable DRAM signaling.",
        "workaround": "D18F2xF4_x180 and D18F2xF4_x182 should remain at the AMD recommended values.",
        "status": "No"
    },
    "432": {
        "title": "DEV Error May Be Erroneously Logged After a Warm Reset",
        "problem": "An uncorrectable DMA Exclusion Vector (DEV) table walk error may erroneously be logged if a warm reset is initiated while a DEV table walk is in progress.",
        "implication": "A false uncorrectable error may be reported to system software.",
        "workaround": "None required.",
        "status": "No"
    },
    "433": {
        "title": "Performance Counters Do Not Accurately Count Memory Turnaround Time",
        "problem": "Write-to-read and read-to-write memory controller turnaround events are not accurately counted by PMCx0E3 (Memory Controller Turnarounds).",
        "implication": "Performance monitoring software will not be able to accurately itemize the DRAM bandwidth used for turnaround events.",
        "workaround": "None.",
        "status": "No"
    },
    "434": {
        "title": "Processor May Violate Twr for Precharge Commands",
        "problem": "The processor may violate Twr for precharge commands when self-refresh commands are pending.",
        "implication": "Unpredictable system behavior.",
        "workaround": "When converting the DIMM timing parameter for Twr to the encoded Twr value in the DRAM MRS Register[Twr] (D18F2x84[6:4], BIOS should add one MEMCLK to the number of clocks required.",
        "status": "No"
    },
    "435": {
        "title": "Precharge Failure After Self Refresh Exit",
        "problem": "Under a highly specific and detailed set of internal timing conditions, a processor may open a DRAM page that is already open. This may occur if a northbridge P-state transition occurs shortly after a self- refresh exit, and results in inconsistent memory controller state.",
        "implication": "Unpredictable system behavior, usually leading to a system hang.",
        "workaround": "BIOS should clear DRAM Configuration High[PowerDownMode] (D18F2x94[16]) to 0b.",
        "status": "No"
    },
    "441": {
        "title": "Move from Stack Pointer to Debug or Control Register May Result in Incorrect Value",
        "problem": "A move from the stack pointer to a debug register or a control register may store a value that does not include one or more updates based on completed pushes, pops, near calls or returns. This erratum does not occur if the instruction encoding uses the standard encoding of ModRM[7:6]=11b to indicate a register-to-register move.",
        "implication": "None expected based on the ModRM[7:6] normally being 11b.",
        "workaround": "Always encode ModRM[7:6]=11b when performing a move into a debug or control register.",
        "status": "No"
    },
    "455": {
        "title": "Certain GPU and Northbridge Clock Combinations May Result in Unpredictable System Behavior",
        "problem": "The processor may violate internal timing requirements at certain clock combinations of LCLK and NCLK. No violation occurs at boot and will not occur until both LCLK and NCLK exceed 200 MHz.",
        "implication": "Unpredictable system behavior.",
        "workaround": "Contact your AMD representative for information on a BIOS update.",
        "status": "No"
    },
    "461": {
        "title": "CLFLUSH Instruction to I/O Address May Cause System Hang",
        "problem": "Under a highly specific and detailed set of conditions, a CLFLUSH instruction to an I/O address may not properly deallocate an internal buffer used for cache operations.",
        "implication": "System hang may occur after repetitive occurrences.",
        "workaround": "Contact your AMD representative for information on a BIOS update.",
        "status": "No"
    },
    "465": {
        "title": "First MRS Command After DRAM Initialization May Time-out",
        "problem": "The first DIMM Mode Register Set (MRS) command after DRAM Initialization Register[EnDramInit] (D18F2x7C[31]) is set may take up to 2.5 ms to complete.",
        "implication": "BIOS time-out may occur resulting in a boot failure.",
        "workaround": "BIOS must use a time-out value greater than 2.5 ms for the MRS command sequence.",
        "status": "No"
    },
    "470": {
        "title": "Warm Reset May Cause System Hang",
        "problem": "The processor may hang if a warm reset occurs while a register access to any of the PCI Express\u00ae controllers' internal registers is in progress. The processor may perform register accesses for internal management purposes that are transparent to software.",
        "implication": "System hang.",
        "workaround": "System BIOS should set D0F0xE4_x0130_8063 bits 4, 5, 12, 13 and 14 to 1b. This must be done early in the BIOS boot sequence to minimize the possibility of a hang due to a warm reset during the boot sequence. During a link reconfigure operation, system BIOS must perform the following steps: 1. Clear D0F0xE4_x0130_8063 bits 4, 5, 12, 13 and 14 to 0b. 2. Perform the link reconfigure operation. 3. Set D0F0xE4_x0130_8063 bits 4, 5, 12, 13 and 14 to 1b.",
        "status": "No"
    },
    "473": {
        "title": "Low Power Drive Strength May Use Improper Calibration Code",
        "problem": "During a self-refresh operation, a simultaneous DDR calibration code update may latch incorrect data used to calibrate the low power drive strength.",
        "implication": "The DRAM may incorrectly sense a CKE transition during self-refresh mode. This causes the DRAM to prematurely exit from self-refresh mode, leading to the loss of memory contents.",
        "workaround": "BIOS normally programs the Phy Calibration Configuration Register[DisAutoComp] (D18F2x9C_x0D0F_E003[14]) to 1b when performing the Phy Compensation Initialization sequence as described in the BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 14h Models 00h- 0Fh Processors, order# 43170. As a workaround to this erratum, BIOS should not re-enable the auto- compensation after this sequence and should keep DisAutoComp=1.",
        "status": "No"
    },
    "474": {
        "title": "Memory Clear Feature May Use Non-Zero Pattern",
        "problem": "During a memory clear function (DRAM Controller Select Low Register[MemClrInit], D18F2x110[3]), the processor may not use zeros as the write pattern.",
        "implication": "Memory is not cleared to zeros. This may lead to boot failure if BIOS assumes that unused memory is cleared.",
        "workaround": "Before performing the memory clear function, BIOS should use the continuous pattern generator to perform a cache line write of zeros, followed by a read of the cache line. Consult the read and write pattern generation algorithms in the BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 14h Models 00h-0Fh Processors, order# 43170.",
        "status": "No"
    },
    "484": {
        "title": "Northbridge Instruction-Based Sampling Fields Are Not Sampled for Write-Combining Operations",
        "problem": "The IBS Op Data 2 Register (MSRC001_1036) does not provide valid status when an access to write- combining (WC) memory is tagged (IBS Op Data 3 Register[IbsDcWcMemAcc], MSRC001_1037[13], is 1b).",
        "implication": "Inaccuracies in performance monitoring software may be experienced.",
        "workaround": "None.",
        "status": "No"
    },
    "530": {
        "title": "Potential Violation of Read Ordering Rules Between Semaphore Operation and Subsequent Load Operations",
        "problem": "Under a highly specific and detailed set of internal timing conditions, the memory read ordering between a semaphore operation and a subsequent load operation may be incorrect and allow the load operation to operate on the memory location ahead of the completion of the semaphore operation.",
        "implication": "In the unlikely event that the condition described above occurs, the load operation (in the critical section) may operate on data that existed prior to the semaphore operation.",
        "workaround": "BIOS should set MSRC001_1020[36].",
        "status": "No"
    },
    "541": {
        "title": "IBS Registers May Be Unpredictable After CC6 State",
        "problem": "The following Instruction-Based Sampling (IBS) registers may be unpredictable after the processor core exits the core C6 (CC6) state: \u2022 Read-only bits MSRC001_1030 IBS Fetch Control Register \u2022 MSRC001_1031 IBS Fetch Linear Address Register \u2022 MSRC001_1032 IBS Fetch Physical Address Register \u2022 MSRC001_1034 IBS Op Logical Address Register \u2022 MSRC001_1035 IBS Op Data Register \u2022 MSRC001_1036 IBS Op Data 2 Register \u2022 MSRC001_1037 IBS Op Data 3 Register \u2022 MSRC001_1038 IBS DC Linear Address Register \u2022 MSRC001_1039 IBS DC Physical Address Register \u2022 MSRC001_103B IBS Branch Target Address Register When IBS is not enabled at the time that the processor core enters CC6 state, the erratum conditions do not apply.",
        "implication": "In cases where the performance monitoring software fetches the IBS sampled data and the processor core has entered the CC6 state since this sample, the performance monitoring software may observe unpredictable values and may generate inaccurate results. The performance monitoring software would normally consume the sampled IBS data before a CC6 entry occurs, resulting in no observed effect under normal conditions.",
        "workaround": "Performance monitoring software should avoid entering ACPI sleep states (C1/HALT or C2) prior to accessing the IBS registers.",
        "status": "No"
    },
    "551": {
        "title": "Processor May Not Forward Data From Store to a Page Crossing Read-Modify-Write Operation",
        "problem": "A read-modify-write operation that crosses a page boundary may not see the results of a previous store.",
        "implication": "Unpredictable system behavior.",
        "workaround": "BIOS should set MSRC001_1020[25].",
        "status": "No"
    },
    "560": {
        "title": "Processor May Incorrectly Forward Data with Non-cacheable Floating-Point 128-bit SSE Operation",
        "problem": "Under a highly specific and detailed set of internal timing conditions, the processor may perform a non-cacheable floating-point 128-bit SSE instruction and forward the data from this instruction to a nearby unrelated non-cacheable load.",
        "implication": "No effect is expected under normal system operation, as software that performs floating-point 128-bit SSE instructions to non-cacheable memory types (CD, UC, or WC) is not anticipated. Under the highly unlikely circumstances that this software exists, unpredictable system behavior may occur due to the incorrect forwarding of data.",
        "workaround": "BIOS should set MSRC001_1020[18].",
        "status": "No"
    },
    "561": {
        "title": "Processor May Incorrectly Walk Page Tables in I/O or Non- Cacheable Memory",
        "problem": "When HWCR[TlbCacheDis] (MSRC001_0015[3]) is 1b and the page tables reside in I/O or DRAM that is marked non-cacheable, the processor may incorrectly perform page table walks.",
        "implication": "Unpredictable system behavior.",
        "workaround": "None required. No operating system places page tables in memory that is not marked as WB DRAM, and therefore HWCR[TlbCacheDis] can always be at its reset state of 0b.",
        "status": "No"
    },
    "562": {
        "title": "Processor Executing VMRUN to Interrupt Shadow Instruction May Lose a Breakpoint",
        "problem": "The processor may not recognize a code breakpoint #DB exception when all of the following conditions are true: \u2022 The hypervisor is executing a VMRUN instruction with the interrupt shadow field set (VMCB offset 068h bit 0), specifying that the first guest instruction that is to be executed is in an interrupt shadow. \u2022 The code breakpoint is on this first instruction (the instruction that is in the guest interrupt shadow). \u2022 The global interrupt flag (GIF) for the guest virtual machine is set. \u2022 The global interrupt flag (GIF) for the host is not set.",
        "implication": "None expected under normal conditions. Debug exceptions may not be received for programs running under a hypervisor.",
        "workaround": "None.",
        "status": "No"
    },
    "563": {
        "title": "Processor May Store Incorrect Resume Flag in VMCB",
        "problem": "A processor core may incorrectly store rFLAGS.RF = 1 in the VMCB when the processor is performing an SVM interception on a CLI instruction, including an intercept on an exception that occurred during execution of the CLI instruction.",
        "implication": "None expected under normal conditions. Instruction breakpoints on CLI instructions may not be received for programs running under a hypervisor.",
        "workaround": "None required.",
        "status": "No"
    },
    "564": {
        "title": "Processor May Fail to Set Auto-Halt Restart in SMM Save State",
        "problem": "The processor core may not set the auto-halt restart flag (offset FEC9h of the SMM save state area) when a HLT instruction causes the processor core to enter the core C6 (CC6) state and is then interrupted by an SMI. After the SMM code executes the RSM instruction, the processor core does not re-enter the HLT or CC6 state due to this incorrect auto-halt restart flag.",
        "implication": "The processor may continue execution after the HLT instruction, resulting in unpredictable system behavior. The operating system is not required to have a valid instruction after a HLT instruction when rFLAGS.IF = 1.",
        "workaround": "Contact your AMD representative for information on a BIOS update.",
        "status": "No"
    },
    "565": {
        "title": "Processor Cores Observe Separate IBS Control Registers",
        "problem": "The processor implements the IBS Control Register as multiple registers, one per processor core. A read of this register using either MSRC001_103A or D18F3x1CC from one processor core may not observe a write to D18F3x1CC that has been performed by another processor core.",
        "implication": "Performance monitoring software using Instruction-Based Sampling (IBS) may incorrectly detect that no Local Vector Table (LVT) has been assigned to the IBS interrupt.",
        "workaround": "BIOS should write D18F3x1CC to the same value using all enabled processor cores. System software is not expected to modify the BIOS value, although in the event that system software writes D18F3x1CC, it must also write D18F3x1CC using all processor cores.",
        "status": "No"
    },
    "578": {
        "title": "Branch Prediction May Cause Incorrect Processor Behavior",
        "problem": "Under a highly specific and detailed set of internal timing conditions involving multiple events occurring within a small window of time, the processor branch prediction logic may cause the processor core to decode incorrect instruction bytes.",
        "implication": "Unpredictable program behavior, generally leading to a program exception.",
        "workaround": "None.",
        "status": "Yes"
    },
    "579": {
        "title": "Processor May Generate #GP Exception on CLFLUSH to Execute-Only Code Segment",
        "problem": "The processor generates a #GP exception while executing a CLFLUSH instruction to an execute-only code segment (CS descriptor with Readable attribute bit = 0b, bit 9 of descriptor byte 4). This erratum affects only legacy and compatibility modes, as the readable attribute is deprecated in 64-bit mode.",
        "implication": "Unexpected program (#GP) exception.",
        "workaround": "None expected. CLFLUSH instructions to an execute-only code segment are not normally performed in commercially available software.",
        "status": "No"
    },
    "580": {
        "title": "Instruction-Based Sampling May Bias Execution Samples",
        "problem": "The Instruction-Based Sampling (IBS) execution samples may be biased and not match expected results: \u2022 The processor execution sample engine may select some instructions at a higher probability than other instructions that have a similar execution frequency. This error may be significant, espe- cially when the code includes floating-point double operations. \u2022 The processor may not perform an IBS sample after the specified number of clock cycles expires (IBS Execution Control[IbsOpCntCtl], MSRC001_1033[19] = 0b). When this occurs, the counter rolls over and the current sample is delayed for some multiple of the counter. This issue has no impact on the more common case of counting dispatched operations instead of clock cycles.",
        "implication": "Inaccuracies in performance monitoring software may be experienced.",
        "workaround": "None. This erratum may prevent the software from obtaining statistically accurate data from IBS execution sampling.",
        "status": "No"
    },
    "581": {
        "title": "Processor May Perform Incorrect Large Granularity TSS Limit Checking",
        "problem": "After resuming from System Management Mode (SMM), the processor may not scale Task-State Segment (TSS) limits when the TSS descriptor granularity bit (bit 23 of descriptor byte 4) is 1b. The granularity (G) bit, when set, indicates that the segment-limit field should be scaled by 4096 bytes.",
        "implication": "Unexpected #GP exception, leading to system crash. This has not been observed with any commercially available operating system.",
        "workaround": "Operating system software must use G=0 for all TSS descriptors. The largest possible size of a TSS descriptor does not require G=1.",
        "status": "No"
    },
    "594": {
        "title": "Move to CR3 May Cause Unexpected #GP Exception in PAE Mode",
        "problem": "Under highly intermittent internal timing conditions, the processor may incorrectly sense that a reserved bit is set in the Page Directory Pointer Table entries (PDPE), even when no reserved bits are set. The PDPE is checked for reserved bits during a move to CR3 (MOV CR3) instruction. This error is intermittent and observable only when all of the following conditions are met: \u2022 The processor is in legacy mode with physical address extension (PAE) enabled (CR4.PAE = 1). \u2022 The MOV CR3 is the first MOV CR3 instruction executed after a reset or CC6 exit.",
        "implication": "Unexpected #GP exception during a MOV CR3 instruction, leading to a kernel panic or system crash.",
        "workaround": "Contact your AMD representative for information on a BIOS update.",
        "status": "No"
    },
    "595": {
        "title": "Load Effective Address with Stack Pointer May Result in Incorrect Value",
        "problem": "Uncommon usages of the Load Effective Address (LEA) instruction, where the stack pointer is added to one of {R8 .. R15} without a displacement and without a scale applied to that register, may utilize the stack pointer with a value that does not include one or more updates based on completed pushes, pops, near calls or returns. This erratum can occur only when the processor is in 64-bit mode. The following is a complete list of instructions that may observe this incorrect behavior: \u2022 LEA <any destination>, [RSP + R8] \u2022 LEA <any destination>, [RSP + R9] \u2022 LEA <any destination>, [RSP + R10] \u2022 LEA <any destination>, [RSP + R11] \u2022 LEA <any destination>, [RSP + R12] \u2022 LEA <any destination>, [RSP + R13] \u2022 LEA <any destination>, [RSP + R14] \u2022 LEA <any destination>, [RSP + R15]",
        "implication": "Unpredictable system behavior.",
        "workaround": "Contact your AMD representative for information on a BIOS update.",
        "status": "Yes"
    },
    "596": {
        "title": "Northbridge Clock Gating May Lead to Invalid Prefetched Data",
        "problem": "Under a highly specific and detailed set of internal timing conditions, the northbridge may gate the clock (NCLK) to the In-Flight Queue (IFQ) while a DRAM prefetch caused by a CPU fetch is still outstanding. This may result in the prefetch buffer being marked valid but with unpredictable data. IFQ clock gating is performed only when no cores are in C0 state.",
        "implication": "Unpredictable system behavior. This has not been observed with any commercially available software.",
        "workaround": "BIOS should not set Clock Power/Timing Control 2 Register[NbClockGateEn] (D18F3xDC[30]) and leave this bit at its reset value of 0b.",
        "status": "No"
    },
    "629": {
        "title": "Processor May Install Duplicate Entries in L1 TLB",
        "problem": "Under a highly specific and detailed set of internal timing conditions, the processor may move an entry from the L2 TLB to the L1 TLB that has already been installed in the L1 TLB.",
        "implication": "Uncorrectable machine check exception (MC#) for an L1 TLB Multimatch error. The MC0_STATUS register (MSR0000_0401) is B6000000_00010015h. Bit 62 (error overflow) of MC0_STATUS may or may not be set.",
        "workaround": "BIOS should set MC0_CTL_MASK[6] (MSRC001_0044[6]) = 1b.",
        "status": "No"
    },
    "632": {
        "title": "LDT or GDT Segment Descriptor Wrapping at 4GB Boundary Causes Incorrect Operation",
        "problem": "In 32-bit protected mode, a segment load using a Local Descriptor Table (LDT) or Global Descriptor Table (GDT) system-segment descriptor with a base/limit that wraps around the 4GB boundary may cause an unexpected page fault.",
        "implication": "None expected, since the operating system typically aligns the GDT/LDT limit such that no descriptors wrap. In the unlikely event that software creates the conditions described, the processor may generate an unexpected page fault (#PF). The address reported in CR2 is zero.",
        "workaround": "None.",
        "status": "No"
    },
    "634": {
        "title": "Invalid Guest Address in CR3 May Cause System Hang",
        "problem": "The processor may hang when all of the following conditions are met: \u2022 Secure Virtual Machine (SVM) mode is enabled. \u2022 The host is not in long mode (host EFER.LMA is 1). \u2022 The host executes a VMRUN instruction with nested paging enabled (VMCB offset 090h[0], NP_ENABLE, is 1b) and enters a guest that is allowed to go into long mode. \u2022 The guest loads a Page-Map Level-4 Table Base Address into CR3 that is above 4GB. Since the host is not in long mode, the guest's address space is already limited to 4GB (the maximum size of the virtual address allowed in the host). Therefore, the guest is loading an illegal address into CR3.",
        "implication": "System hang. This has not been observed with any commercially available hypervisor.",
        "workaround": "Hypervisors that allow long mode guests must also operate in long mode or take steps to avoid the above erratum conditions, such as intercepting all modifications of CR3 to validate the register.",
        "status": "No"
    },
    "639": {
        "title": "Processor May Have Incorrect Instruction Pointer Following a Specific CALL Instruction Encoding",
        "problem": "Under a highly specific and detailed set of internal timing conditions where the processor has performed at least 100 pushes, pops, near-calls and/or near-returns without executing any other operation that uses the stack pointer, the processor may incorrectly execute the following instruction: \u2022 CALL RSP without any offset (instruction encoding FFD4h). Under the above conditions, the processor does not execute the CALL instruction and instead may treat this instruction as if it is a NOP (no operation) instruction. The processor incorrectly updates the rIP to the address following the CALL. This CALL RSP instruction should transfer instruction execution to the stack (i.e. it changes the rIP to the value that was in the rSP prior to the execution of the instruction). If the stack address is marked with a no-execute attribute (the NX bit is set in the page table), this generates a #GP exception. The stack is commonly marked with a no-execute attribute. As a result, the use of this instruction encoding is uncommon in applications.",
        "implication": "Unpredictable program behavior after incorrectly updating the instruction pointer (rIP). This behavior has not been observed with any commercially available software.",
        "workaround": "Contact your AMD representative for information on a BIOS workaround.",
        "status": "No"
    },
    "651": {
        "title": "CLTS or LMSW Instruction Executed in Real Mode May Cause Unpredictable Behavior",
        "problem": "Under a highly specific and detailed set of conditions that include operation in real mode (CR0.PE = 0b) or System-Management Mode (SMM), the processor may incorrectly perform a nearby segment load while executing a CLTS instruction or an LMSW instruction that does not change CR0 bits.",
        "implication": "Unpredictable system behavior. This erratum is not expected to occur with any commercially available operating systems or system-management code.",
        "workaround": "None required.",
        "status": "No"
    },
    "662": {
        "title": "Processor May Hang While Performing Voltage Transitions Overlapping with C-state Requests",
        "problem": "A processor may hang while performing overlapping voltage transitions and C-state requests. The hang may result when one of the following conditions occurs: \u2022 The processor performs a core performance boost (CPB) transition that requires a voltage transi- tion just prior to a core entering C1 state (HLT instruction or I/O C-state based). Prior to this volt- age transition completing, the processor core transitions from C1 to C0 state and another C-state is requested by software. This new C-state flushes the processor caches and performs core C6 (CC6) clock gating. \u2022 The processor performs a hardware thermal control (HTC) transition that requires a voltage tran- sition just prior to a core entering C1 state (HLT instruction or I/O C-state based). Prior to this voltage transition completing, the processor core recognizes a second HTC transition and the pro- cessor core transitions from C1 to C0 state and another C-state is requested by software. This new C-state flushes the processor caches and performs core C6 (CC6) clock gating. The hang is possible only if the initial voltage transition has not completed by the time the CC6 clock gating occurs.",
        "implication": "Processor core hang.",
        "workaround": "Contact your AMD representative for information on a BIOS update.",
        "status": "No"
    },
    "686": {
        "title": "Processor Does Not Implement MSRC001_0055",
        "problem": "The processor does not properly allow writes to MSRC001_0055 (Interrupt Pending Register). A write to MSRC001_0055 is ignored and a read to the register returns zero.",
        "implication": "BIOS is unable to program this register.",
        "workaround": "Contact your AMD representative for information on a BIOS update",
        "status": "No"
    },
    "688": {
        "title": "Processor May Cause Unpredictable Program Behavior Under Highly Specific Branch Conditions",
        "problem": "Under a highly specific and detailed set of internal timing conditions, the processor may incorrectly update the branch status when a taken branch occurs where the first or second instruction after the branch is an indirect call or jump. This may cause the processor to update the rIP (the instruction pointer register) after a not-taken branch that ends on the last byte of an aligned quad-word such that it appears the processor skips, and does not execute, one or more instructions. The new updated rIP due to this erratum may not be at an instruction boundary.",
        "implication": "Unpredictable program behavior, possibly leading to a program error or system error. It is also possible that the processor may hang or recognize an exception (for example, a #GP or #UD exception), however AMD has not observed this effect.",
        "workaround": "BIOS should set MSRC001_1021[14] = 1b and MSRC001_1021[3] = 1b. This workaround is required only when bit 2 of Fixed Errata Status Register (D18F4x164[2]) = 0b.",
        "status": "Yes"
    },
    "700": {
        "title": "LAR and LSL Instructions Do Not Check Invalid Long Mode Descriptor Types",
        "problem": "The architecture specifies that the processor checks for invalid descriptor types when a Load Access Rights Byte (LAR) instruction or a Load Segment Limit (LSL) instruction is executed in long mode. An invalid descriptor type should cause the processor to clear the zero flag (ZF) and complete the instruction without modifying the destination register. However, the processor does not perform this check and loads the attribute (LAR) or segment limit (LSL) as if the descriptor type was valid. The invalid descriptor types for LAR are 1 (available 16-bit TSS), 3 (busy 16-bit TSS), 4 (16-bit call gate) or 5 (task gate). The invalid descriptor types for a LSL instruction are types 1 (available 16-bit TSS) or 3 (busy 16-bit TSS).",
        "implication": "None expected, since the operating system code would typically only provide legal descriptors. However, in the case of erroneous software, the above described check would not be performed, resulting in unpredictable system failure. AMD has not observed this erratum with any commercially available software.",
        "workaround": "None required, it is anticipated that long mode operating system code ensures that the descriptor type is legal when executing LAR and LSL instructions.",
        "status": "No"
    },
    "725": {
        "title": "Incorrect APIC Remote Read Behavior",
        "problem": "The processor may provide incorrect APIC register data on an APIC remote register read. A remote read is performed using Interrupt Command Register Low[MsgType] of 011b (APIC300[10:8]). The processor may, but does not always, provide an error indication in the remote read status field (APIC300[17:16]). This erratum does not impact the use of remote APIC reads by BIOS during early power-on-self-test (POST) when the remote read is performed for addresses APIC300-APIC3F0.",
        "implication": "None expected, as it is anticipated that no software other than BIOS uses remote APIC reads.",
        "workaround": "Software should not use remote APIC reads.",
        "status": "No"
    },
    "737": {
        "title": "Processor Does Not Check 128-bit Canonical Address Boundary Case on Logical Address",
        "problem": "The processor core may not detect a #GP exception if the processor is in 64-bit mode and the logical address of a 128-bit operation (for example, a octal-word SSE instruction) is canonical on the first byte, but whose final byte crosses over the canonical address boundary. The processor does check the linear address and signals a #GP exception if the linear address is not canonical (for all eight bytes of the operation). Therefore, this erratum can only occur if the segment register is non-zero and causes a wrap in the logical address space only. In the unlikely event that software causes this wrap, the processor core will execute the 128-bit operation as if the second part of the misaligned access starts at linear address equal to zero.",
        "implication": "None expected, as the normal usage of segment registers and segment limits does not expose this erratum.",
        "workaround": "None required.",
        "status": "No"
    },
    "738": {
        "title": "Debug Exception Concurrent with Unintercepted SMI May Store Incorrect Stack Pointer in VMCB",
        "problem": "During processing of a RSM instruction to return from a system management interrupt (SMI) that occurred while in secure virtual machine (SVM) mode and without the SMI being intercepted, the processor core may not restore the guest stack pointer prior to presenting a debug exception (#DB) on the resumed guest instruction. In the event that this #DB is intercepted (or some other exception during the #DB processing is intercepted), the stack pointer from system management mode (SMM) may be saved into the virtual machine control block (VMCB offset 1D8h). There is no error if an interception does not occur during the #DB.",
        "implication": "Unpredictable program behavior when debug exceptions are enabled for a virtual machine, likely observed as a program or guest operating system crash. AMD has not observed this erratum with any commercially available software.",
        "workaround": "None required.",
        "status": "No"
    },
    "747": {
        "title": "Spurious Debug Exception May Be Observed",
        "problem": "Under a highly specific and detailed set of internal timing requirements, the processor may report a debug exception (#DB) on an address that has a data write breakpoint while executing instructions that do not actually write to the address. The exception is misreported due to a branch misprediction that occurs for the monitored address.",
        "implication": "Debug engineers or debug programs may observe a #DB exception when no write occurs.",
        "workaround": "None.",
        "status": "No"
    },
    "770": {
        "title": "Processor Incorrectly Restores Guest Privilege Level after Unintercepted I/O C-state Request",
        "problem": "Following an unintercepted guest access to an I/O address that causes an entry to a C-state, the processor may enter core C6 (CC6) state and incorrectly clear the guest current privilege level (CPL) to zero.",
        "implication": "Unpredictable system behavior. AMD has not observed this erratum with any commercially available software.",
        "workaround": "Hypervisors should intercept any guest accesses to the I/O registers associated with I/O C-states, to avoid the possibility that a guest operating system has allowed a non-privileged application to request I/O C-states. To intercept these accesses, hypervisors should program the virtual machine control block (VMCB) I/O interception bits as follows: \u2022 VMCB offset 00Ch bit 27 (IOIO_PROT) should be 1b. \u2022 The I/O protection map should indicate interception on a read to the eight consecutive I/O addresses starting with the address specified at C-state Base Address Register[CstateAddr] (MSRC001_1073[15:0]). The physical address of the I/O protection map is at VMCB offset 040h.",
        "status": "No"
    },
    "780": {
        "title": "Processor May Cache Guest Write Combining Memory Type",
        "problem": "The processor may incorrectly cache reads performed to memory regions that are defined as WC+ memory type. The processor may incorrectly cache this memory type based on speculative read operations. The program does not need to retire a load instruction in order for the caching to occur. This incorrectly cached data is removed from the cache if there is any write to this address from this processor core, from another processor core, or from a device that probes all cores during the write. The WC+ memory type is only used when all of the following conditions apply: \u2022 An SVM guest with nested paging enabled is currently executing. \u2022 The guest page table maps the memory to WC as the guest PAT memory type. \u2022 The host page table maps the memory to WP, WT or WB as the host PAT memory type. \u2022 The MTRR memory type is either WP, WT, or WB.",
        "implication": "Under most conditions, except as specified below, the incorrect caching has no effect as this WC+ memory type is still probed by processor and I/O accesses. As a result, these transactions still observe and maintain the most current copy of the data even in the presence of incorrect caching. Incorrect caching may have an effect when one of these conditions occurs: \u2022 An SVM guest program observes inconsistent \u201cstale\u201d data for a write-combining MMIO address due to the program observing cached data that is inconsistent with the current device state. In order for this to occur, the SVM guest must have direct mapped access to the MMIO address region for an I/O device that is capable of write-combining. However, the MTRR for the device\u2019s MMIO region would also normally be mapped as WC, and the erratum would not apply in this case. \u2022 An SVM guest program observes inconsistent \u201cstale\u201d data when it has DRAM pages marked as WC in the guest PAT tables and is using this memory as a buffer that a non-coherent device may also write (a non-coherent device is one that does not probe processor caches when it reads or writes the system memory). One possible example of a device that does not probe processor caches during the upstream writes to memory is a graphics engine (GPU) writing into a DRAM mapped buffer or a PCI Express\u00ae device that is using the No Snoop attribute in its upstream transactions.",
        "workaround": "A workaround is not recommended. System developers may disable the ability for an I/O device to perform upstream writes without probing memory by setting D18F3x88[22] = 1b.",
        "status": "No"
    },
    "784": {
        "title": "Processor May Incorrectly Provide Control Register Data as the Result of a Load Operation",
        "problem": "Under a highly specific and detailed set of internal timing conditions, the processor core may provide control register data as the result of an instruction that is performing a load from memory. In order to observe this incorrect data, the processor must be at the highest privilege level (CPL 0) and be speculatively or non-speculatively executing certain invalid opcodes.",
        "implication": "Data corruption causing unpredictable system behavior.",
        "workaround": "Contact your AMD representative for information on an update.",
        "status": "No"
    }
}