Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_aes_top -prj aes.prj --lib ieee_proposed=./ieee_proposed -s aes 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-165] Analyzing Verilog file "aes.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_aes_top
INFO: [VRFC 10-165] Analyzing Verilog file "aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_autobus_m_mm2s_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_m_mm2s_ctl
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_autobus_m_s2mm_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_m_s2mm_ctl
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_s_s_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_s_in_V
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_s_s_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_s_out_V
INFO: [VRFC 10-165] Analyzing Verilog file "aestest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aestest
INFO: [VRFC 10-165] Analyzing Verilog file "aestest_sboxes_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aestest_sboxes_0_rom
INFO: [VRFC 10-311] analyzing module aestest_sboxes_0
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aestest_sboxes_0_rom
Compiling module xil_defaultlib.aestest_sboxes_0(DataWidth=8,Add...
Compiling module xil_defaultlib.aestest
Compiling module xil_defaultlib.aes
Compiling module xil_defaultlib.AESL_autobus_m_mm2s_ctl
Compiling module xil_defaultlib.AESL_autobus_m_s2mm_ctl
Compiling module xil_defaultlib.AESL_axi_s_s_in_V
Compiling module xil_defaultlib.AESL_axi_s_s_out_V
Compiling module xil_defaultlib.apatb_aes_top
Built simulation snapshot aes
