// Copyright © 2025 Apple Inc.

#include <metal_simdgroup>
#include <metal_stdlib>

#include "mlx/backend/metal/kernels/fp4.h"
#include "mlx/backend/metal/kernels/fp8.h"

constant bool align_M [[function_constant(200)]];
constant bool align_N [[function_constant(201)]];
constant bool align_K [[function_constant(202)]];
// Set by gather_qmm_rhs_nax when DARKBLOOM_PREFILL_GATHER_RUNSKIP selects this
// dispatch. Default OFF: the host always supplies it, and when false the kernel
// is byte-for-byte the upstream algorithm.
constant bool gather_run_skip [[function_constant(203)]];

// DARKBLOOM staging levers for fp_gather_qmm_rhs_nax. All default OFF: an
// undefined bool function constant reads as false, exactly as the kernel
// behaves today. Each is resolved once per process on the host side, so no
// tunable magnitude ever enters the pipeline specialization key.
constant bool stage_widest [[function_constant(204)]];
constant bool stage_wideld [[function_constant(205)]];
constant bool stage_runbar [[function_constant(206)]];
constant bool stage_novol [[function_constant(207)]];

using namespace metal;

#define MLX_MTL_CONST static constant constexpr const

MLX_MTL_CONST int SIMD_SIZE = 32;
MLX_MTL_CONST int QUAD_SIZE = 4;

template <int wsize = 8, int bits>
inline constexpr short get_pack_factor() {
  return wsize / bits;
}

template <int wsize = 8>
inline constexpr short get_bytes_per_pack() {
  return wsize / 8;
}

template <typename T, int group_size>
static inline T dequantize_scale(uint8_t s) {
  if constexpr (group_size == 16) {
    // Use nv scale
    return T(*(thread fp8_e4m3*)(&s));
  } else {
    return T(*(thread fp8_e8m0*)(&s));
  }
}

template <int bits>
struct Quantize {
  uint8_t operator()(float x) {
    if (bits == 8) {
      return fp8_e4m3(x).bits;
    } else {
      return fp4_e2m1(x).bits;
    }
  }
};

template <int bits, typename U = float>
struct Dequantize {
  U operator()(uint8_t x) {
    if constexpr (bits == 8) {
      return U(*(thread fp8_e4m3*)(&x));
    } else {
      return U(*(thread fp4_e2m1*)(&x));
    }
  }
};

template <typename U, int bits>
inline void dequantize(uint8_t w, U scale, threadgroup U* w_local) {
  if constexpr (bits == 4) {
    w_local[0] = scale * Dequantize<4, U>{}(w);
    w_local[1] = scale * Dequantize<4, U>{}(w >> 4);
  } else {
    w_local[0] = scale * Dequantize<8, U>{}(w);
  }
}

///////////////////////////////////////////////////////////////////////////////
// NVFP4 block-loader staging fast path.
//
// Two bit-exact rewrites of the fp4 staging chain QuantizedBlockLoader runs
// (the qmm / gather-qmm prefill kernels). Both rest on one observation about
// `fp4_e2m1::operator float16_t()`:
//
//     half converted = as_type<half>(ushort((bits & 7) << 9));
//     converted *= 16384.0;                        // 2^14
//     return bits & 8 ? -converted : converted;
//
// The 3-bit magnitude field is *bit-embedded* into a half -- fp4's 2-bit
// exponent lands in the low two bits of half's 5-bit exponent field and fp4's
// single mantissa bit lands in half mantissa bit 9 -- so the reinterpreted
// half is already the right number up to a fixed power of two: exactly
// {0, .5, 1, 1.5, 2, 3, 4, 6} * 2^-14. The `* 16384.0` is a pure
// renormalization, never a rounding step. (0.5 * 2^-14 == 2^-15 is a half
// subnormal, and its bit pattern is precisely the one we started from, so
// nothing rounds there either.)
//
// CHANGE 1 -- hoist the 2^14 out of the per-value converts into the one
// per-group scale. The loader stores `scale * value`, so with
//     s = the e4m3 group scale (at most 4 significant bits, |s| in
//         [2^-9, 448] or NaN)
//     m = an fp4 magnitude in {0, .5, 1, 1.5, 2, 3, 4, 6}
// today's chain rounds `s * (m * 2^-14 * 2^14)` once and the folded chain
// rounds `(s * 2^14) * (m * 2^-14)` once. Every factor is exact in binary FP:
//   * s * 2^14 only shifts an exponent -- no rounding -- and can neither
//     overflow (448 * 2^14 = 7340032, far inside float) nor underflow
//     (2^-9 * 2^14 = 2^5),
//   * m * 2^-14 is exactly representable in half, bfloat and float,
//   * so both orderings are the SAME real number rounded once to the same
//     destination type: identical bits.
// The per-value multiply count drops from `n_reads * pack_factor` to one.
// This is the loader-side sibling of the 2^22 fold `laguna_nvfp4_scale`
// already carries in the decode custom kernels.
//
// Restricted to group_size == 16, the e4m3 (NVFP4) scale. mxfp4's e8m0 scales
// (group_size 32) reach 2^127, where s * 2^14 would overflow to inf, so those
// instantiations keep the original chain byte for byte.
//
// CHANGE 2 -- spread eight nibbles per uint32 instead of two per byte. The
// byte-at-a-time chain costs AND + SHL + half multiply + AND + compare +
// select per nibble plus a SHR per byte (~104 scalar ops per thread per
// k-iteration at 16 values). The uint-at-a-time spread is four masked-
// shift-OR groups, 19 integer ops per uint32, each producing a half2 whose
// two lanes are two nibbles with the sign folded into the same OR. Ported
// from `laguna_nvfp4_qdot_16` in the decode custom kernels. The half bit
// patterns it builds are exactly the ones fp4_e2m1 builds one lane at a time,
// so the staged values are unchanged.
//
// Verified by exhaustive GPU enumeration against the byte-at-a-time chain for
// bfloat16_t, float16_t and float: all 256 scale bytes x all 256 packed
// bytes, and all 256 scale bytes x all 65536 four-nibble codes -- 0 bit
// mismatches out of 404,226,048 staged values.
///////////////////////////////////////////////////////////////////////////////

// Per-group NVFP4 scale with fp4's 2^14 renormalization folded in (Change 1).
static inline float fp4nv_scale_x16384(uint8_t s) {
  if (s < 16u) {
    return float(uint(s) << 5);
  }
  return float(*(thread fp8_e4m3*)(&s)) * 16384.0f;
}

// Four packed bytes -> one uint32 in little-endian nibble order. Read through
// packed_uchar4, whose alignment is 1, so widening the access adds no address
// precondition the byte-at-a-time loop did not already satisfy.
static inline uint32_t fp4nv_pack4(const device uint8_t* p) {
  return as_type<uint32_t>(uchar4(*(const device packed_uchar4*)p));
}
static inline uint32_t fp4nv_pack4(const thread uint8_t* p) {
  return as_type<uint32_t>(uchar4(p[0], p[1], p[2], p[3]));
}

// Decode the eight fp4 nibbles packed in `c` and apply the folded scale
// (Change 2). `out[k]` is nibble k -- byte k/2's low half for even k, high
// half for odd k -- which is exactly the order `dequantize<U, 4>` produces
// when walking those four bytes.
template <typename T>
static inline void fp4nv_decode8(uint32_t c, float scale, thread T* out) {
  // Split-nibble decode: identical half bit patterns to stock with fewer
  // integer ops and fewer live constant registers. See fp_quantized.cpp
  // qdot() for the bit-exactness argument.
  const uint32_t xe = c & 0x0F0F0F0Fu;
  const uint32_t ge = xe | (xe << 3);
  const uint32_t yo = c & 0xF0F0F0F0u;
  const uint32_t go = yo | (yo >> 3);
  const float2 v0 =
      float2(as_type<half2>((ge << 9) & 0x8E008E00u)) * scale;
  const float2 v1 =
      float2(as_type<half2>((go << 8) & 0x8E008E00u)) * scale;
  const float2 v2 =
      float2(as_type<half2>((ge << 1) & 0x8E008E00u)) * scale;
  const float2 v3 = float2(as_type<half2>(go & 0x8E008E00u)) * scale;
  out[0] = T(v0.x);
  out[1] = T(v1.x);
  out[2] = T(v2.x);
  out[3] = T(v3.x);
  out[4] = T(v0.y);
  out[5] = T(v1.y);
  out[6] = T(v2.y);
  out[7] = T(v3.y);
}

// 16B-aligned chunk used to give the Ws staging buffer a guaranteed 16B base
// address. Metal gives no alignas on a threadgroup array of scalars, and MSL
// has no pointer-to-integer cast for threadgroup addresses, so the alignment
// has to come from the element type. Declaring Ws as an array of these and
// reinterpreting to Wtype* changes nothing about the buffer's size, element
// count, layout, or contents -- it only pins the base address.
template <typename T>
struct alignas(16) NAXWsChunk16 {
  T v[16 / sizeof(T)];
};

template <
    typename T,
    short BROWS,
    short BCOLS,
    short dst_ld,
    short reduction_dim,
    short tgp_size,
    short group_size,
    short bits>
struct QuantizedBlockLoader {
  MLX_MTL_CONST short pack_factor = get_pack_factor<8, bits>();
  MLX_MTL_CONST short bytes_per_pack = get_bytes_per_pack();
  MLX_MTL_CONST short BCOLS_PACKED = BCOLS / pack_factor;
  MLX_MTL_CONST short n_reads =
      (BCOLS_PACKED * BROWS < tgp_size) ? 1 : (BCOLS_PACKED * BROWS) / tgp_size;

  MLX_MTL_CONST short n_reads_per_scale = (n_reads * pack_factor) <= group_size
      ? n_reads
      : (group_size / pack_factor);
  MLX_MTL_CONST short n_steps_per_read = n_reads / n_reads_per_scale;

  MLX_MTL_CONST short n_groups = BCOLS / group_size;

  const int src_ld;
  const int tile_stride;
  const int group_stride;

  const short thread_idx;
  const short bi;
  const short bj;

  const short group_id;

  threadgroup T* dst;
  const device uint8_t* src;
  const device uint8_t* scales;

  QuantizedBlockLoader(
      const device uint8_t* src_,
      const device uint8_t* scales_,
      const int src_ld_,
      threadgroup T* dst_,
      ushort simd_group_id [[simdgroup_index_in_threadgroup]],
      ushort simd_lane_id [[thread_index_in_simdgroup]])
      : src_ld(src_ld_),
        tile_stride(
            reduction_dim ? BCOLS_PACKED * bytes_per_pack
                          : BROWS * src_ld * bytes_per_pack / pack_factor),
        group_stride(BROWS * src_ld / group_size),
        thread_idx(simd_group_id * 32 + simd_lane_id),
        bi(n_reads * thread_idx / BCOLS_PACKED),
        bj((n_reads * thread_idx) % BCOLS_PACKED),
        group_id((bj * pack_factor) / group_size),
        dst(dst_ + bi * dst_ld + bj * pack_factor),
        src(src_ + bi * src_ld * bytes_per_pack / pack_factor +
            bj * bytes_per_pack),
        scales(scales_ + bi * src_ld / group_size + group_id) {}

  // The NVFP4 staging fast path applies when the packing is one byte per two
  // values, the scale is e4m3, and the byte run governed by ONE scale splits
  // evenly into uint32s (so a uint32 never straddles a scale boundary). Every
  // fp4 instantiation here qualifies: n_reads = 16 with n_reads_per_scale = 8.
  // mxfp8 (bits 8) and mxfp4 (e8m0 scales) keep the original scalar chain.
  MLX_MTL_CONST bool fp4nv_fast = (bits == 4) && (group_size == 16) &&
      (bytes_per_pack == 1) && (n_reads_per_scale >= 4) &&
      ((n_reads_per_scale % 4) == 0);

  // Stage this thread's n_reads packed bytes into `dst`. Identical values at
  // identical addresses on both paths; see the note above dequantize().
  void stage() const {
    if constexpr (fp4nv_fast) {
      int k = 0;
      for (int i = 0; i < n_steps_per_read; i++) {
        const float scale = fp4nv_scale_x16384(scales[i]);
        for (int j = 0; j < n_reads_per_scale / 4; j++) {
          T vals[8];
          fp4nv_decode8<T>(fp4nv_pack4(src + k), scale, vals);
          for (int e = 0; e < 8; e++) {
            dst[k * pack_factor + e] = vals[e];
          }
          k += 4;
        }
      }
    } else {
      int k = 0;
      for (int i = 0; i < n_steps_per_read; i++) {
        T scale = dequantize_scale<T, group_size>(scales[i]);
        for (int j = 0; j < n_reads_per_scale; j++) {
          dequantize<T, bits>(
              src[k * bytes_per_pack], scale, dst + k * pack_factor);
          k++;
        }
      }
    }
  }

  void load_unsafe() const {
    if (BCOLS_PACKED * BROWS < tgp_size && bi >= BROWS) {
      return;
    }

    stage();
  }

  // DARKBLOOM_STAGE_WIDEST / DARKBLOOM_STAGE_WIDELD.
  //
  // BIT-EXACTNESS. This writes exactly the same values to exactly the same
  // threadgroup addresses as load_unsafe(), decoded from exactly the same
  // source bytes with exactly the same scale for every element. NO FLOAT
  // ARITHMETIC IS TOUCHED AT ALL -- only the *width* of the device loads and
  // the threadgroup stores changes. The per-element expression is character
  // for character the one in dequantize<T, 4>:
  //     scale * Dequantize<4, T>{}(byte)        (low nibble)
  //     scale * Dequantize<4, T>{}(byte >> 4)   (high nibble)
  // so this is a strictly stronger exactness class than a barrier removal:
  // there is no reassociation, no accumulation-order change, and no rounding
  // boundary anywhere in the diff.
  //
  // ALIGNMENT IS A CORRECTNESS PRECONDITION, NOT AN ASSUMPTION. A misaligned
  // wide access is silent corruption, not a fault, so the preconditions are
  // split between the two places that can actually see them:
  //   * the HOST checks what only it knows -- the weight buffer's own byte
  //     offset, the per-expert stride, and the tile column base (see
  //     darkbloom_stage_wide_load_ok in quantized.cpp),
  //   * this loader checks what only it knows -- each thread's own offset
  //     within the tile, below, using integer arithmetic on the same
  //     expressions the constructor used (no pointer-to-integer casts, which
  //     MSL does not provide for threadgroup addresses).
  // If any precondition fails the thread runs the untouched scalar path, so
  // an unexpected shape degrades to today's code rather than corrupting.

  // Elements per 16B threadgroup store, and how many such stores cover the
  // 32 contiguous elements this thread owns.
  MLX_MTL_CONST short kWideElems = 16 / sizeof(T);
  MLX_MTL_CONST short kElemsPerThread = n_reads * pack_factor;
  MLX_MTL_CONST short kWideChunks = kElemsPerThread / kWideElems;
  MLX_MTL_CONST short kSrcBytesPerChunk = kWideElems / pack_factor;
  // Total packed source bytes this thread reads per k-iteration.
  MLX_MTL_CONST short kSrcBytes = n_reads * bytes_per_pack;

  // Shape preconditions that depend only on the instantiation.
  MLX_MTL_CONST bool kWidenShapeOk = (bits == 4) && (bytes_per_pack == 1) &&
      (kWideChunks >= 1) && (kWideChunks * kWideElems == kElemsPerThread) &&
      (kSrcBytesPerChunk * pack_factor == kWideElems) &&
      // Every chunk must fall inside a single scale group, so that one scale
      // covers it exactly as the scalar loop's `i` would.
      ((n_reads_per_scale % kSrcBytesPerChunk) == 0) &&
      (BCOLS_PACKED * BROWS >= tgp_size);
  // A single 16B device load covers this thread's whole source run.
  MLX_MTL_CONST bool kWideLoadShapeOk = kWidenShapeOk && (kSrcBytes == 16);
  // A single 8B device load covers it instead (the 256-thread expert-aligned
  // geometry: n_reads 8, one packed byte each). Same exactness class as the
  // 16B form -- the same bytes reach the same sb[] slots -- and the host
  // certification for 16B bases is strictly stronger than the 8B one, so it
  // is reused unchanged; only the per-thread offset check relaxes to 8B.
  MLX_MTL_CONST bool kWideLoad8ShapeOk = kWidenShapeOk && (kSrcBytes == 8);

  struct alignas(16) WideChunk {
    T v[kWideElems];
  };
  // Sized by kSrcBytes rather than a literal 16 so the copy loop below stays
  // in bounds for every instantiation, including the 8-bit ones where
  // kSrcBytes is 32 and the wide-load path is statically disabled.
  struct alignas(16) WideSrc {
    uint8_t b[kSrcBytes];
  };
  struct alignas(8) WideSrc8 {
    uint8_t b[kSrcBytes];
  };

  // Byte offset of this thread's threadgroup destination, relative to the Ws
  // base -- the same expression the constructor used for `dst`. Ws itself is
  // 16B aligned by construction (see the NAXWsChunk16 backing store), so this
  // offset alone decides whether a 16B store is legal.
  short dst_byte_off() const {
    return short((bi * dst_ld + bj * pack_factor) * sizeof(T));
  }

  // Byte offset of this thread's device source, relative to the per-expert
  // tile base the constructor was handed. The host certifies that base.
  int src_byte_off() const {
    return bi * src_ld * bytes_per_pack / pack_factor + bj * bytes_per_pack;
  }

  // Exact thread-space twin of dequantize<T, bits> for bits == 4.
  static void dequantize_pair(uint8_t w, T scale, thread T* out) {
    out[0] = scale * Dequantize<4, T>{}(w);
    out[1] = scale * Dequantize<4, T>{}(w >> 4);
  }

  template <bool wide_store, bool wide_load>
  void load_unsafe_wide() const {
    if (BCOLS_PACKED * BROWS < tgp_size && bi >= BROWS) {
      return;
    }

    const bool store_ok =
        wide_store && kWidenShapeOk && ((dst_byte_off() & 15) == 0);
    const bool load_ok = wide_load &&
        ((kWideLoadShapeOk && ((src_byte_off() & 15) == 0)) ||
         (kWideLoad8ShapeOk && ((src_byte_off() & 7) == 0)));

    // Nothing widened for this thread: run the untouched scalar path.
    if (!store_ok && !load_ok) {
      load_unsafe();
      return;
    }

    uint8_t sb[kSrcBytes];
    // if constexpr: on instantiations where a single 16B load cannot cover
    // this thread's source run the wide-load branch is not just unreachable,
    // it is not emitted at all.
    bool took_wide_load = false;
    if constexpr (kWideLoadShapeOk) {
      if (load_ok) {
        WideSrc packed = *((const device WideSrc*)src);
        STEEL_PRAGMA_UNROLL
        for (short b = 0; b < kSrcBytes; b++) {
          sb[b] = packed.b[b];
        }
        took_wide_load = true;
      }
    }
    if constexpr (kWideLoad8ShapeOk) {
      if (load_ok) {
        WideSrc8 packed = *((const device WideSrc8*)src);
        STEEL_PRAGMA_UNROLL
        for (short b = 0; b < kSrcBytes; b++) {
          sb[b] = packed.b[b];
        }
        took_wide_load = true;
      }
    }
    if (!took_wide_load) {
      STEEL_PRAGMA_UNROLL
      for (short b = 0; b < kSrcBytes; b++) {
        sb[b] = src[b * bytes_per_pack];
      }
    }

    STEEL_PRAGMA_UNROLL
    for (short c = 0; c < kWideChunks; c++) {
      const short e0 = c * kWideElems;
      const short k0 = c * kSrcBytesPerChunk;
      // Same scale the scalar loop selects for every k in this chunk:
      // i = k / n_reads_per_scale, constant across the chunk because
      // kSrcBytesPerChunk divides n_reads_per_scale.
      WideChunk out;
      // The NVFP4 spread needs 4 source bytes per call, so it is used only
      // when a 16B chunk covers a whole multiple of them (kSrcBytesPerChunk
      // is 4 for bfloat/half staging, 2 for float). Same values either way.
      if constexpr (fp4nv_fast && (kSrcBytesPerChunk % 4) == 0) {
        const float scale =
            fp4nv_scale_x16384(scales[k0 / n_reads_per_scale]);
        STEEL_PRAGMA_UNROLL
        for (short b = 0; b < kSrcBytesPerChunk / 4; b++) {
          fp4nv_decode8<T>(fp4nv_pack4(sb + k0 + b * 4), scale, &out.v[b * 8]);
        }
      } else {
        T scale =
            dequantize_scale<T, group_size>(scales[k0 / n_reads_per_scale]);
        STEEL_PRAGMA_UNROLL
        for (short b = 0; b < kSrcBytesPerChunk; b++) {
          dequantize_pair(sb[k0 + b], scale, &out.v[b * pack_factor]);
        }
      }

      if (store_ok) {
        *((threadgroup WideChunk*)(dst + e0)) = out;
      } else {
        STEEL_PRAGMA_UNROLL
        for (short j = 0; j < kWideElems; j++) {
          dst[e0 + j] = out.v[j];
        }
      }
    }
  }

  // DARKBLOOM_STAGE2_GATHER: register-staged twin of load_unsafe(), split in
  // two so fp_gather_qmm_rhs_expert_nax can issue tile k+1's device fetch
  // BEFORE the MMAs that consume tile k. fetch_stage2 reads exactly the bytes
  // stage() reads -- this thread's n_reads packed bytes and its
  // n_steps_per_read scale bytes -- into thread registers; store_stage2 then
  // runs the identical decode chain (same expressions, same single rounding
  // per element, same destination addresses) from those registers. Values and
  // addresses are unchanged on every path; only WHEN the device reads issue
  // moves. fp4nv_pack4 has a thread-space overload with identical
  // little-endian assembly, so the fp4nv fast path stays bit-identical too.
#ifdef DARKBLOOM_STAGE2_GATHER
  void fetch_stage2(
      thread uint8_t (&sb)[kSrcBytes],
      thread uint8_t (&ss)[n_steps_per_read]) const {
    if (BCOLS_PACKED * BROWS < tgp_size && bi >= BROWS) {
      return;
    }
    STEEL_PRAGMA_UNROLL
    for (short i = 0; i < n_steps_per_read; i++) {
      ss[i] = scales[i];
    }
    STEEL_PRAGMA_UNROLL
    for (short b = 0; b < kSrcBytes; b++) {
      sb[b] = src[b];
    }
  }

  void store_stage2(
      const thread uint8_t (&sb)[kSrcBytes],
      const thread uint8_t (&ss)[n_steps_per_read]) const {
    if (BCOLS_PACKED * BROWS < tgp_size && bi >= BROWS) {
      return;
    }
    if constexpr (fp4nv_fast) {
      int k = 0;
      for (int i = 0; i < n_steps_per_read; i++) {
        const float scale = fp4nv_scale_x16384(ss[i]);
        for (int j = 0; j < n_reads_per_scale / 4; j++) {
          T vals[8];
          fp4nv_decode8<T>(fp4nv_pack4(sb + k), scale, vals);
          for (int e = 0; e < 8; e++) {
            dst[k * pack_factor + e] = vals[e];
          }
          k += 4;
        }
      }
    } else {
      int k = 0;
      for (int i = 0; i < n_steps_per_read; i++) {
        T scale = dequantize_scale<T, group_size>(ss[i]);
        for (int j = 0; j < n_reads_per_scale; j++) {
          dequantize<T, bits>(
              sb[k * bytes_per_pack], scale, dst + k * pack_factor);
          k++;
        }
      }
    }
  }
#endif // DARKBLOOM_STAGE2_GATHER

  void load_safe(short2 src_tile_dim) const {
    if (BCOLS_PACKED * BROWS < tgp_size && bi >= BROWS) {
      return;
    }

    if (reduction_dim == 1 && bi >= src_tile_dim.x) {
      for (int i = 0; i < n_reads * pack_factor; i++) {
        dst[i] = T(0);
      }
      return;
    }

    if (reduction_dim == 0 && bi >= src_tile_dim.y) {
      for (int i = 0; i < n_reads * pack_factor; i++) {
        dst[i] = T(0);
      }
      return;
    }

    stage();
  }

  void next() {
    src += tile_stride;
    if (reduction_dim == 1) {
      scales += n_groups;
    } else {
      scales += n_groups * group_stride;
    }
  }
};

using namespace mlx::steel;

template <
    typename T,
    const int group_size,
    const int bits,
    const bool aligned_N,
    const int BM = 64,
    const int BK = 64,
    const int BN = 64,
    const int WM = 2,
    const int WN = 2,
    typename Wtype = bfloat,
    const int fixed_K = 0,
    const int fixed_N = 0,
    const bool aligned_M = false>
METAL_FUNC void fp_qmm_t_impl(
    const device uint32_t* w,
    const device uint8_t* scales,
    const device T* x,
    device T* y,
    threadgroup Wtype* Ws,
    const constant int& K,
    const constant int& N,
    const constant int& M,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  static_assert(BK >= SIMD_SIZE, "BK should be larger than SIMD_SIZE");
  static_assert(BK % SIMD_SIZE == 0, "BK should be divisible by SIMD_SIZE");

  (void)lid;

  constexpr int pack_factor = get_pack_factor<8, bits>();
  constexpr int bytes_per_pack = get_bytes_per_pack();
  const int kernel_K = fixed_K > 0 ? fixed_K : K;
  const int kernel_N = fixed_N > 0 ? fixed_N : N;

  constexpr int BK_padded = (BK + 16 / sizeof(Wtype));

  // Instantiate Loader
  using loader_w_t = QuantizedBlockLoader<
      Wtype,
      BN,
      BK,
      BK_padded,
      1,
      WM * WN * SIMD_SIZE,
      group_size,
      bits>;

  // Set the block
  const int K_w = kernel_K * bytes_per_pack / pack_factor;
  const int K_g = kernel_K / group_size;
  const int y_row = tid.y * BM;
  const int y_col = tid.x * BN;

  auto wl = (const device uint8_t*)w;

  x += y_row * static_cast<int64_t>(kernel_K);
  wl += y_col * K_w;
  scales += y_col * K_g;
  y += y_row * static_cast<int64_t>(kernel_N) + y_col;

  // Make the weight loader
  loader_w_t loader_w(wl, scales, kernel_K, Ws, simd_gid, simd_lid);

  constexpr short SM = BM / WM;
  constexpr short SN = BN / WN;
  constexpr short SK = 32;
  static_assert(SK == 32, "dense NAX fragment width");
  static_assert(SK % 16 == 0, "dense NAX fragment divisibility");

  constexpr short TM = SM / 16;
  constexpr short TN = SN / 16;
  constexpr short TK = SK / 16;

  const short tm = SM * (simd_gid / WN);
  const short tn = SN * (simd_gid % WN);

  constexpr bool transpose_a = false;
  constexpr bool transpose_b = true;

  const short sgp_sm =
      aligned_M ? SM : min(int(SM), M - (y_row + tm));
  const bool is_unaligned_sm = aligned_M ? false : (sgp_sm != SM);

  const short sgp_sn =
      aligned_N ? SN : min(int(SN), kernel_N - (y_col + tn));

  const short tgp_bn =
      aligned_N ? BN : min(BN, int(kernel_N - y_col));
  const bool is_unaligned_bn = aligned_N ? false : (tgp_bn != BN);

  using AccumType = float;

  NAXTile<AccumType, TM, TN> Dtile;
  Dtile.clear();

  x += tm * kernel_K;

  dispatch_bool(aligned_M || !is_unaligned_sm, [&](auto kAlignedM) {
    dispatch_bool(aligned_N || !is_unaligned_bn, [&](auto kAlignedN) {
      for (int k = 0; k < kernel_K; k += BK) {
        threadgroup_barrier(mem_flags::mem_threadgroup);
        if constexpr (kAlignedN.value) {
          loader_w.load_unsafe();
        } else {
          loader_w.load_safe(short2(BK, tgp_bn));
        }

        threadgroup_barrier(mem_flags::mem_threadgroup);

        STEEL_PRAGMA_NO_UNROLL
        for (int kk1 = 0; kk1 < BK; kk1 += SK) {
          NAXTile<T, TM, TK> Atile;
          NAXTile<Wtype, TN, TK> Btile;

          volatile int compiler_barrier;

          if constexpr (kAlignedM.value) {
            Atile.load(x + kk1, kernel_K);
          } else {
            Atile.load_safe(
                x + kk1, kernel_K, short2(SK, sgp_sm));
          }

          Btile.template load<Wtype, BK_padded, 1>(Ws + tn * BK_padded + kk1);

          tile_matmad_nax(
              Dtile,
              Atile,
              metal::bool_constant<transpose_a>{},
              Btile,
              metal::bool_constant<transpose_b>{});

          (void)compiler_barrier;
        }

        x += BK;
        loader_w.next();
      }

      // Store results to device memory
      threadgroup_barrier(mem_flags::mem_threadgroup);

      if constexpr (kAlignedM.value && kAlignedN.value) {
        Dtile.store(y + tm * kernel_N + tn, kernel_N);
      } else if (kAlignedM.value && sgp_sn == SN) {
        Dtile.store(y + tm * kernel_N + tn, kernel_N);
      } else {
        Dtile.store_safe(
            y + tm * kernel_N + tn,
            kernel_N,
            short2(sgp_sn, sgp_sm));
      }
    });
  });
}

template <
    typename T,
    const int group_size,
    const int bits,
    const int BM = 64,
    const int BK = 64,
    const int BN = 64,
    const int WM = 2,
    const int WN = 2,
    typename Wtype = bfloat>
METAL_FUNC void fp_qmm_n_impl(
    const device uint32_t* w,
    const device uint8_t* scales,
    const device T* x,
    device T* y,
    threadgroup T* Ws,
    const constant int& K,
    const constant int& N,
    const constant int& M,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  static_assert(BK >= SIMD_SIZE, "BK should be larger than SIMD_SIZE");
  static_assert(BK % SIMD_SIZE == 0, "BK should be divisible by SIMD_SIZE");

  (void)lid;
  (void)M;

  constexpr int pack_factor = get_pack_factor<8, bits>();
  constexpr int bytes_per_pack = get_bytes_per_pack();

  constexpr int BN_padded = (BN + 16 / sizeof(T));

  using loader_w_t = QuantizedBlockLoader<
      T,
      BK,
      BN,
      BN_padded,
      0,
      WM * WN * SIMD_SIZE,
      group_size,
      bits>;

  // Set the block
  const int K_w = K * bytes_per_pack / pack_factor;
  const int K_g = K / group_size;
  const int y_row = tid.y * BM;
  const int y_col = tid.x * BN;

  auto wl = (const device uint8_t*)w;

  x += y_row * static_cast<int64_t>(K);
  wl += y_col * K_w;
  scales += y_col * K_g;
  y += y_row * static_cast<int64_t>(N) + y_col;

  // Make the x loader and mma operation
  // const short num_els = min(BM, M - y_row);
  // const short num_outs = min(BN, N - y_col);
  loader_w_t loader_w(wl, scales, K, Ws, simd_gid, simd_lid);

  constexpr short SM = BM / WM;
  constexpr short SN = BN / WN;
  constexpr short SK = 32;

  constexpr short TM = SM / 16;
  constexpr short TN = SN / 16;
  constexpr short TK = SK / 16;

  const short tm = SM * (simd_gid / WN);
  const short tn = SN * (simd_gid % WN);

  const short ldb_tgp = BN_padded;

  constexpr bool transpose_a = false;
  constexpr bool transpose_b = false;

  using AccumType = float;

  NAXTile<AccumType, TM, TN> Dtile;
  Dtile.clear();

  x += tm * K;

  for (int k = 0; k < K; k += BK) {
    threadgroup_barrier(mem_flags::mem_threadgroup);
    loader_w.load_unsafe();
    threadgroup_barrier(mem_flags::mem_threadgroup);

    STEEL_PRAGMA_NO_UNROLL
    for (int kk1 = 0; kk1 < BK; kk1 += SK) {
      NAXTile<T, TM, TK> Atile;
      NAXTile<Wtype, TK, TN> Btile;

      volatile int compiler_barrier;

      Atile.load(x + kk1, K);
      Btile.template load<T, BN_padded, 1>(Ws + tn + kk1 * ldb_tgp);

      tile_matmad_nax(
          Dtile,
          Atile,
          metal::bool_constant<transpose_a>{},
          Btile,
          metal::bool_constant<transpose_b>{});

      (void)compiler_barrier;
    }

    x += BK;
    loader_w.next();
  }

  // Store results to device memory
  threadgroup_barrier(mem_flags::mem_threadgroup);

  Dtile.store(y + tm * N + tn, N);
}

template <typename T, typename S>
METAL_FUNC void adjust_matrix_offsets(
    const device T*& x,
    const device uint32_t*& w,
    const device S*& scales,
    device T*& y,
    int output_stride,
    const constant int& x_batch_ndims,
    const constant int* x_shape,
    const constant int64_t* x_strides,
    const constant int& w_batch_ndims,
    const constant int* w_shape,
    const constant int64_t* w_strides,
    const constant int64_t* s_strides,
    uint3 tid [[threadgroup_position_in_grid]]) {
  // Set the input/output matrices
  uint32_t x_idx = tid.z;
  uint32_t w_idx = tid.z;
  if (x_batch_ndims == 1) {
    x += x_idx * x_strides[0];
  } else {
    x += elem_to_loc(x_idx, x_shape, x_strides, x_batch_ndims);
  }
  if (w_batch_ndims == 1) {
    w += w_idx * w_strides[0];
    scales += w_idx * s_strides[0];
  } else {
    ulong2 idx = elem_to_loc_broadcast(
        w_idx, w_shape, w_strides, s_strides, w_batch_ndims);
    w += idx.x;
    scales += idx.y;
  }
  y += tid.z * output_stride;
}

template <typename T, typename S>
METAL_FUNC void adjust_matrix_offsets(
    const device T*& x,
    const device uint32_t*& w,
    const device S*& scales,
    const device uint32_t* lhs_indices,
    const device uint32_t* rhs_indices,
    device T*& y,
    int output_stride,
    const constant int& batch_ndims,
    const constant int* batch_shape,
    const constant int64_t* lhs_strides,
    const constant int64_t* rhs_strides,
    const constant int& x_batch_ndims,
    const constant int* x_shape,
    const constant int64_t* x_strides,
    const constant int& w_batch_ndims,
    const constant int* w_shape,
    const constant int64_t* w_strides,
    const constant int64_t* s_strides,
    uint3 tid [[threadgroup_position_in_grid]]) {
  // Set the input/output matrices
  uint32_t x_idx;
  uint32_t w_idx;
  if (batch_ndims == 1) {
    x_idx = lhs_indices[tid.z * lhs_strides[0]];
    w_idx = rhs_indices[tid.z * rhs_strides[0]];
  } else {
    ulong2 idx = elem_to_loc_broadcast(
        tid.z, batch_shape, lhs_strides, rhs_strides, batch_ndims);
    x_idx = lhs_indices[idx.x];
    w_idx = rhs_indices[idx.y];
  }
  if (x_batch_ndims == 1) {
    x += x_idx * x_strides[0];
  } else {
    x += elem_to_loc(x_idx, x_shape, x_strides, x_batch_ndims);
  }
  if (w_batch_ndims == 1) {
    w += w_idx * w_strides[0];
    scales += w_idx * s_strides[0];
  } else {
    ulong2 idx = elem_to_loc_broadcast(
        w_idx, w_shape, w_strides, s_strides, w_batch_ndims);
    w += idx.x;
    scales += idx.y;
  }
  y += tid.z * output_stride;
}

template <
    typename T,
    const int group_size,
    const int bits,
    const bool aligned_N,
    const bool batched,
    const int BM = 64,
    const int BK = 64,
    const int BN = 64,
    const int WM = 2,
    const int WN = 2,
    typename Wtype = bfloat>
[[kernel]] void fp_qmm_t_nax(
    const device uint32_t* w,
    const device uint8_t* scales,
    const device T* x,
    device T* y,
    const constant int& K,
    const constant int& N,
    const constant int& M,
    const constant int& x_batch_ndims,
    const constant int* x_shape,
    const constant int64_t* x_strides,
    const constant int& w_batch_ndims,
    const constant int* w_shape,
    const constant int64_t* w_strides,
    const constant int64_t* s_strides,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  (void)lid;

  constexpr int BK_padded = (BK + 16 / sizeof(Wtype));

  threadgroup Wtype Ws[BN * BK_padded];

  if (batched) {
    adjust_matrix_offsets(
        x,
        w,
        scales,
        y,
        M * N,
        x_batch_ndims,
        x_shape,
        x_strides,
        w_batch_ndims,
        w_shape,
        w_strides,
        s_strides,
        tid);
  }
  fp_qmm_t_impl<T, group_size, bits, aligned_N, BM, BK, BN, WM, WN, Wtype>(
      w, scales, x, y, Ws, K, N, M, tid, lid, simd_gid, simd_lid);
}

// Laguna's shared-expert NVFP4 projections have two fixed matrix shapes.
// Baking K/N and the M-alignment class into the JIT specialization removes
// constant-buffer divisions, dynamic row strides, and the dead tail path
// without changing any load, dequantization, MMA, or accumulation order.
template <
    typename T,
    const int group_size,
    const int bits,
    const int fixed_K,
    const int fixed_N,
    const bool aligned_M,
    const int BM = 64,
    const int BK = 64,
    const int BN = 64,
    const int WM = 2,
    const int WN = 2,
    typename Wtype = bfloat>
[[kernel]] void fp_qmm_t_nax_static(
    const device uint32_t* w,
    const device uint8_t* scales,
    const device T* x,
    device T* y,
    const constant int& K,
    const constant int& N,
    const constant int& M,
    const constant int& x_batch_ndims,
    const constant int* x_shape,
    const constant int64_t* x_strides,
    const constant int& w_batch_ndims,
    const constant int* w_shape,
    const constant int64_t* w_strides,
    const constant int64_t* s_strides,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  (void)K;
  (void)N;
  (void)x_batch_ndims;
  (void)x_shape;
  (void)x_strides;
  (void)w_batch_ndims;
  (void)w_shape;
  (void)w_strides;
  (void)s_strides;
  static_assert(fixed_K > 0 && fixed_N > 0);

  constexpr int BK_padded = BK + 16 / sizeof(Wtype);
  threadgroup Wtype Ws[BN * BK_padded];

  fp_qmm_t_impl<
      T,
      group_size,
      bits,
      true,
      BM,
      BK,
      BN,
      WM,
      WN,
      Wtype,
      fixed_K,
      fixed_N,
      aligned_M>(
      w, scales, x, y, Ws, K, N, M, tid, lid, simd_gid, simd_lid);
}

template <
    typename T,
    const int group_size,
    const int bits,
    const bool batched,
    const int BM = 64,
    const int BK = 64,
    const int BN = 64,
    const int WM = 2,
    const int WN = 2,
    typename Wtype = bfloat>
[[kernel]] void fp_qmm_n_nax(
    const device uint32_t* w,
    const device uint8_t* scales,
    const device T* x,
    device T* y,
    const constant int& K,
    const constant int& N,
    const constant int& M,
    const constant int& x_batch_ndims,
    const constant int* x_shape,
    const constant int64_t* x_strides,
    const constant int& w_batch_ndims,
    const constant int* w_shape,
    const constant int64_t* w_strides,
    const constant int64_t* s_strides,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  (void)lid;

  constexpr int BK_padded = (BK + 16 / sizeof(T));
  constexpr int BN_padded = (BN + 16 / sizeof(T));

  threadgroup T Xs[BM * BK_padded];
  threadgroup T Ws[BK * BN_padded];

  if (batched) {
    adjust_matrix_offsets(
        x,
        w,
        scales,
        y,
        M * N,
        x_batch_ndims,
        x_shape,
        x_strides,
        w_batch_ndims,
        w_shape,
        w_strides,
        s_strides,
        tid);
  }

  fp_qmm_n_impl<T, group_size, bits, BM, BK, BN, WM, WN, Wtype>(
      w, scales, x, y, Xs, Ws, K, N, M, tid, lid, simd_gid, simd_lid);
}

template <
    typename T,
    const int group_size,
    const int bits,
    const bool aligned_N,
    const int BM = 64,
    const int BK = 64,
    const int BN = 64,
    const int WM = 2,
    const int WN = 2,
    typename Wtype = bfloat>
[[kernel]] void fp_gather_qmm_t_nax(
    const device uint32_t* w,
    const device uint8_t* scales,
    const device T* x,
    const device uint32_t* lhs_indices,
    const device uint32_t* rhs_indices,
    device T* y,
    const constant int& K,
    const constant int& N,
    const constant int& M,
    const constant int& x_batch_ndims,
    const constant int* x_shape,
    const constant int64_t* x_strides,
    const constant int& w_batch_ndims,
    const constant int* w_shape,
    const constant int64_t* w_strides,
    const constant int64_t* s_strides,
    const constant int& batch_ndims,
    const constant int* batch_shape,
    const constant int64_t* lhs_strides,
    const constant int64_t* rhs_strides,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  (void)lid;

  constexpr int BK_padded = (BK + 16 / sizeof(Wtype));

  threadgroup Wtype Ws[BN * BK_padded];

  adjust_matrix_offsets(
      x,
      w,
      scales,
      lhs_indices,
      rhs_indices,
      y,
      M * N,
      batch_ndims,
      batch_shape,
      lhs_strides,
      rhs_strides,
      x_batch_ndims,
      x_shape,
      x_strides,
      w_batch_ndims,
      w_shape,
      w_strides,
      s_strides,
      tid);
  fp_qmm_t_impl<T, group_size, bits, aligned_N, BM, BK, BN, WM, WN, Wtype>(
      w, scales, x, y, Ws, K, N, M, tid, lid, simd_gid, simd_lid);
}

template <
    typename T,
    const int group_size,
    const int bits,
    const int BM = 64,
    const int BK = 64,
    const int BN = 64,
    const int WM = 2,
    const int WN = 2,
    typename Wtype = bfloat>
[[kernel]] void fp_gather_qmm_n_nax(
    const device uint32_t* w,
    const device uint8_t* scales,
    const device T* x,
    const device uint32_t* lhs_indices,
    const device uint32_t* rhs_indices,
    device T* y,
    const constant int& K,
    const constant int& N,
    const constant int& M,
    const constant int& x_batch_ndims,
    const constant int* x_shape,
    const constant int64_t* x_strides,
    const constant int& w_batch_ndims,
    const constant int* w_shape,
    const constant int64_t* w_strides,
    const constant int64_t* s_strides,
    const constant int& batch_ndims,
    const constant int* batch_shape,
    const constant int64_t* lhs_strides,
    const constant int64_t* rhs_strides,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_gid [[simdgroup_index_in_threadgroup]],
    uint simd_lid [[thread_index_in_simdgroup]]) {
  (void)lid;

  constexpr int BK_padded = (BK + 16 / sizeof(T));
  constexpr int BN_padded = (BN + 16 / sizeof(T));

  threadgroup T Xs[BM * BK_padded];
  threadgroup T Ws[BK * BN_padded];

  adjust_matrix_offsets(
      x,
      w,
      scales,
      lhs_indices,
      rhs_indices,
      y,
      M * N,
      batch_ndims,
      batch_shape,
      lhs_strides,
      rhs_strides,
      x_batch_ndims,
      x_shape,
      x_strides,
      w_batch_ndims,
      w_shape,
      w_strides,
      s_strides,
      tid);
  fp_qmm_n_impl<T, group_size, bits, BM, BK, BN, WM, WN, Wtype>(
      w, scales, x, y, Xs, Ws, K, N, M, tid, lid, simd_gid, simd_lid);
}

template <
    typename T,
    int group_size,
    const int bits,
    int BM,
    int BN,
    int BK,
    int WM,
    int WN,
    bool transpose,
    typename Wtype = bfloat>
[[kernel]] void fp_gather_qmm_rhs_nax(
    const device T* x,
    const device uint32_t* w,
    const device uint8_t* scales,
    const device uint32_t* indices,
    device T* y,
    const constant int& M,
    const constant int& N,
    const constant int& K,
    // Magnitude dial for DARKBLOOM_PREFILL_GATHER_RUNSKIP, 1..100. A RUNTIME
    // scalar, deliberately NOT a function constant: it must never participate
    // in the pipeline specialization key, so one variant is compiled per
    // process and no JIT compile can land inside a timed forward.
    const constant int& run_skip_pct,
    uint3 tid [[threadgroup_position_in_grid]],
    uint simd_group_id [[simdgroup_index_in_threadgroup]],
    uint simd_lane_id [[thread_index_in_simdgroup]]) {
  constexpr int pack_factor = get_pack_factor<8, bits>();
  constexpr int bytes_per_pack = get_bytes_per_pack();
  constexpr int BK_padded = (BK + 16 / sizeof(Wtype));
  constexpr int BN_padded = (BN + 16 / sizeof(Wtype));

  using loader_w_t = QuantizedBlockLoader<
      Wtype,
      transpose ? BN : BK,
      transpose ? BK : BN,
      transpose ? BK_padded : BN_padded,
      transpose,
      WM * WN * SIMD_SIZE,
      group_size,
      bits>;

  // 16B-aligned backing store for Ws: identical element count, identical
  // contents, identical relative addresses. DARKBLOOM_STAGE_WIDEST needs Ws
  // itself 16B-aligned so that every thread's dst = Ws + bi*BK_padded +
  // bj*pack_factor is too (BK_padded*sizeof == 144 and bj*pack_factor*sizeof
  // in {0, 64} are all multiples of 16).
  constexpr int kWsElems = transpose ? BN * BK_padded : BK * BN_padded;
  constexpr int kWsPerChunk = 16 / sizeof(Wtype);
  threadgroup NAXWsChunk16<Wtype>
      Ws_storage[(kWsElems + kWsPerChunk - 1) / kWsPerChunk];
  threadgroup Wtype* Ws = (threadgroup Wtype*)Ws_storage;

  // Compute the block
  const int K_w = K * bytes_per_pack / pack_factor;
  const int K_g = K / group_size;
  const int N_w = N * bytes_per_pack / pack_factor;
  const int N_g = N / group_size;
  const int K_it = K / BK;
  const size_t stride_w = transpose ? N * K_w : K * N_w;
  const size_t stride_s = transpose ? N * K_g : K * N_g;
  const int y_row = tid.y * BM;
  const int y_col = tid.x * BN;
  const size_t y_row_long = size_t(y_row);
  const size_t y_col_long = size_t(y_col);

  // Prepare threadgroup bounds
  const short tgp_bm = align_M ? BM : short(min(BM, M - y_row));
  const short tgp_bn = align_N ? BN : short(min(BN, N - y_col));

  // Calculate the final tiles in the case that K is not aligned
  const int k_remain = K - K_it * BK;
  const short2 tile_w =
      transpose ? short2(k_remain, tgp_bn) : short2(tgp_bn, k_remain);

  // Move x and output to the correct block
  auto wl = (const device uint8_t*)w;
  x += y_row_long * K;
  y += y_row_long * N + y_col_long;
  wl += transpose ? y_col_long * K_w : y_col * bytes_per_pack / pack_factor;
  scales += transpose ? y_col_long * K_g : y_col / group_size;

  constexpr short SM = BM / WM;
  constexpr short SN = BN / WN;
  constexpr short SK = 32;

  constexpr short TM = SM / 16;
  constexpr short TN = SN / 16;
  constexpr short TK = SK / 16;

  const short tm = SM * (simd_group_id / WN);
  const short tn = SN * (simd_group_id % WN);

  const short sgp_sm = align_M ? SM : min(int(SM), max(0, (M - (y_row + tm))));
  const short sgp_sn = align_N ? SN : min(int(SN), max(0, (N - (y_col + tn))));

  const bool is_unaligned_sm = align_M ? false : (sgp_sm != SM);
  const bool is_unaligned_bn = align_N ? false : (tgp_bn != BN);

  constexpr short BR = transpose ? TN : TK;
  constexpr short BC = transpose ? TK : TN;

  using AccumType = float;

  // Do as many matmuls as necessary
  uint32_t index;
  short offset;
  uint32_t index_next = indices[y_row];
  short offset_next = 0;
  int n = 0;
  while (n < tgp_bm) {
    n++;
    offset = offset_next;
    index = index_next;
    offset_next = tgp_bm;
    for (; n < tgp_bm; n++) {
      if (indices[y_row + n] != index) {
        offset_next = n;
        index_next = indices[y_row + n];
        break;
      }
    }
    // DARKBLOOM_STAGE_RUNBAR: mem_none is an execution-only sync. Everything
    // between it and the next mem_threadgroup barrier (Dtile.clear and the
    // loader constructor) is register work, so that later barrier already
    // orders every threadgroup access on both sides of this point.
    if (!stage_runbar) {
      threadgroup_barrier(mem_flags::mem_none);
    }

    // --- DARKBLOOM_PREFILL_GATHER_RUNSKIP (function constant 203) ---
    // Rows this simdgroup owns are [tm, tm + sgp_sm) inside the tile; this run
    // covers tile rows [offset, offset_next). The store below writes exactly
    // rows [m_lo_lim, m_hi_lim) of this simdgroup's band, so when that range is
    // empty every matmul performed for this run is dead work for this
    // simdgroup -- store_slice's per-element guard already discards all of it.
    //
    // Exactness: this elides only arithmetic whose result is provably never
    // written. Elements that ARE stored keep an identical accumulation order
    // over an identical K sequence, so results are bit-for-bit unchanged. This
    // holds for ANY value of run_skip_pct: the dial only chooses how many tiles
    // take the elision, never what any surviving element computes.
    //
    // Magnitude dial: tile_enabled selects a deterministic subset of output
    // row-tiles by tid.y, which is a grid coordinate -- it depends only on the
    // dispatch geometry, never on token content or expert ids, so the elided
    // set is identical for every prompt. Monotone in run_skip_pct by
    // construction: the set {r : r*100 < pct} grows with pct, and pct>=100
    // enables every tile.
    //
    // Barrier uniformity: offset/offset_next/tgp_bm are threadgroup-uniform, so
    // the enclosing while-loop trip count is identical for every thread. tm and
    // sgp_sm depend only on simd_group_id, and tile_enabled only on tid.y and a
    // constant scalar, so sg_active is simdgroup-uniform. It gates ONLY
    // per-simdgroup register work (Atile/Btile + tile_matmad) and the store;
    // every threadgroup_barrier and the threadgroup-wide weight loader
    // (load_unsafe / load_safe / next) stay unconditional below.
    const short m_lo_lim = min(int(sgp_sm), max(0, offset - tm));
    const short m_hi_lim = min(int(sgp_sm), max(0, offset_next - tm));
    const bool tile_enabled =
        (run_skip_pct >= 100) ||
        (int((tid.y * 61u) % 100u) < run_skip_pct);
    const bool sg_active =
        !gather_run_skip || !tile_enabled || (m_lo_lim < m_hi_lim);

    // Prepare threadgroup mma operation
    NAXTile<AccumType, TM, TN> Dtile;
    Dtile.clear();

    const device T* xn = x + tm * K;

    // Prepare threadgroup loading operations
    thread loader_w_t loader_w(
        wl + index * stride_w,
        scales + index * stride_s,
        transpose ? K : N,
        Ws,
        simd_group_id,
        simd_lane_id);

    dispatch_bool(align_M || !is_unaligned_sm, [&](auto kAlignedM) {
      dispatch_bool(align_N || !is_unaligned_bn, [&](auto kAlignedN) {
        for (int k = 0; k < K_it; k++) {
          threadgroup_barrier(mem_flags::mem_threadgroup);
          if constexpr (kAlignedN.value) {
            // Same bytes, same addresses, same nibble decode, same scale
            // mapping -- only the access width changes. See load_unsafe_wide.
            if (stage_widest) {
              if (stage_wideld) {
                loader_w.template load_unsafe_wide<true, true>();
              } else {
                loader_w.template load_unsafe_wide<true, false>();
              }
            } else if (stage_wideld) {
              loader_w.template load_unsafe_wide<false, true>();
            } else {
              loader_w.load_unsafe();
            }
          } else {
            loader_w.load_safe(
                transpose ? short2(BK, tgp_bn) : short2(tgp_bn, BK));
          }

          threadgroup_barrier(mem_flags::mem_threadgroup);

          if (sg_active) {
            // PRAGMA-VARIANT 01: SK-step staging+MMA loop, 2 iterations
            // (BK=64/SK=32). Full unroll lets the second step's 6 fragment
            // loads issue during the first step's MMA chain. Scheduling
            // only: tile_matmad_nax order and Dtile accumulation sequence
            // are unchanged. Volatile stays, gated by stage_novol (fc 207).
            STEEL_PRAGMA_UNROLL
            for (int kk1 = 0; kk1 < BK; kk1 += SK) {
              NAXTile<T, TM, TK> Atile;
              NAXTile<Wtype, BR, BC> Btile;

              volatile int compiler_barrier;

              if constexpr (kAlignedM.value) {
                Atile.load(xn + kk1, K);
              } else {
                Atile.load_safe(xn + kk1, K, short2(SK, sgp_sm));
              }

              if constexpr (transpose) {
                Btile.template load<Wtype, BK_padded, 1>(
                    Ws + tn * BK_padded + kk1);
              } else {
                Btile.template load<Wtype, BN_padded, 1>(
                    Ws + tn + kk1 * BN_padded);
              }

              tile_matmad_nax(
                  Dtile,
                  Atile,
                  metal::bool_constant<false>{},
                  Btile,
                  metal::bool_constant<transpose>{});

              // DARKBLOOM_STAGE_NOVOL: the volatile read forces a stack load
              // and an optimization barrier on every inner step, which blocks
              // software-pipelining the Atile load against the MMA. Dropping
              // it touches no arithmetic and no memory the kernel reads or
              // writes.
              if (!stage_novol) {
                (void)compiler_barrier;
              }
            }
          }

          xn += BK;
          loader_w.next();
        }

        if (!align_K) {
          threadgroup_barrier(mem_flags::mem_threadgroup);
          loader_w.load_safe(tile_w);
          threadgroup_barrier(mem_flags::mem_threadgroup);

          if (sg_active) {
            // PRAGMA-VARIANT 01: same unroll for the K-remainder loop.
            STEEL_PRAGMA_UNROLL
            for (int kk1 = 0; kk1 < BK; kk1 += SK) {
              NAXTile<T, TM, TK> Atile;
              NAXTile<Wtype, BR, BC> Btile;

              volatile int compiler_barrier;

              const short psk = min(int(SK), max(0, (BK - kk1)));
              Atile.load_safe(xn + kk1, K, short2(psk, sgp_sm));

              if constexpr (transpose) {
                Btile.template load<Wtype, BK_padded, 1>(
                    Ws + tn * BK_padded + kk1);
              } else {
                Btile.template load<Wtype, BN_padded, 1>(
                    Ws + tn + kk1 * BN_padded);
              }

              tile_matmad_nax(
                  Dtile,
                  Atile,
                  metal::bool_constant<false>{},
                  Btile,
                  metal::bool_constant<transpose>{});

              if (!stage_novol) {
                (void)compiler_barrier;
              }
            }
          }
        }

        // DARKBLOOM_STAGE_RUNBAR: this barrier fences nothing. The only
        // threadgroup array is Ws; the code between here and the next Ws
        // access is Dtile.store*/store_slice, which reads registers and
        // writes device memory. The write-after-read hazard against the next
        // run's Ws stores is already covered by the mem_threadgroup barrier
        // that immediately precedes those stores.
        if (!stage_runbar) {
          threadgroup_barrier(mem_flags::mem_threadgroup);
        }

        // Store results to device memory. A skipped run stored nothing anyway
        // (m_lo_lim >= m_hi_lim makes every store_slice range empty), so this
        // guard removes work without changing any written element.
        if (sg_active) {
          if constexpr (kAlignedN.value) {
            if (m_lo_lim == 0 && m_hi_lim == SM) {
              Dtile.store(y + tm * N + tn, N);
            } else {
              Dtile.store_slice(
                  y + tm * N + tn,
                  N,
                  short2(0, m_lo_lim),
                  short2(SN, m_hi_lim));
            }
          } else {
            Dtile.store_slice(
                y + tm * N + tn,
                N,
                short2(0, m_lo_lim),
                short2(sgp_sn, m_hi_lim));
          }
        }
      });
    });
  }
}

METAL_FUNC int laguna_sorted_lower_bound(
    const device uint32_t* indices,
    const int count,
    const uint32_t value) {
  int lo = 0;
  int hi = count;
  while (lo < hi) {
    const int mid = lo + (hi - lo) / 2;
    if (indices[mid] < value) {
      lo = mid + 1;
    } else {
      hi = mid;
    }
  }
  return lo;
}

// Laguna prefill sorts the M routed rows by expert before this QMM. The stock
// kernel assigns fixed 64-row tiles, then walks every expert run intersecting
// a tile; a run crossing a tile boundary stages the same expert weight tile
// again. This variant assigns four expert ids to each of 64 threadgroups.
// Each expert's contiguous interval is found by two lower bounds, chunked only
// when it genuinely exceeds BM, and therefore stages once per expert/chunk.
//
// Per-output arithmetic is unchanged: the same NAX fragment coordinates,
// K_it/BK/SK traversal, BF16 weight staging boundary and tile_matmad sequence
// are used. Only the rows grouped into a threadgroup change.
template <
    typename T,
    int group_size,
    const int bits,
    int BM,
    int BN,
    int BK,
    int WM,
    int WN,
    bool transpose,
    const int fixed_K = 0,
    const int fixed_N = 0,
    typename Wtype = bfloat,
    int tg_expert_groups = 64,
    bool wide_store = false,
    bool wide_load = false>
[[kernel]] void fp_gather_qmm_rhs_expert_nax(
    const device T* x,
    const device uint32_t* w,
    const device uint8_t* scales,
    const device uint32_t* indices,
    device T* y,
    const constant int& M,
    const constant int& N,
    const constant int& K,
    const constant int& run_skip_pct,
    uint3 tid [[threadgroup_position_in_grid]],
    uint lid [[thread_index_in_threadgroup]],
    uint simd_group_id [[simdgroup_index_in_threadgroup]],
    uint simd_lane_id [[thread_index_in_simdgroup]]) {
  (void)run_skip_pct;
  static_assert(transpose, "expert-aligned Laguna QMM requires NT weights");
  static_assert(group_size == 16, "expert-aligned Laguna QMM requires gs16");
  static_assert(bits == 4, "expert-aligned Laguna QMM requires NVFP4");

  constexpr int pack_factor = get_pack_factor<8, bits>();
  constexpr int bytes_per_pack = get_bytes_per_pack();
  constexpr int BK_padded = BK + 16 / sizeof(Wtype);
  constexpr int BN_padded = BN + 16 / sizeof(Wtype);
  // expert_groups comes from the template (grid y); the host certifies
  // experts % expert_groups == 0 and sizes the grid to match, so each
  // threadgroup owns exactly experts / expert_groups expert slots.
  constexpr int expert_groups = tg_expert_groups;
  constexpr int experts = 256;
  const int kernel_K = fixed_K > 0 ? fixed_K : K;
  const int kernel_N = fixed_N > 0 ? fixed_N : N;
  static_assert(experts % expert_groups == 0);

  using loader_w_t = QuantizedBlockLoader<
      Wtype,
      BN,
      BK,
      BK_padded,
      true,
      WM * WN * SIMD_SIZE,
      group_size,
      bits>;

  constexpr int kWsElems = BN * BK_padded;
  constexpr int kWsPerChunk = 16 / sizeof(Wtype);
  threadgroup NAXWsChunk16<Wtype>
      Ws_storage[(kWsElems + kWsPerChunk - 1) / kWsPerChunk];
  threadgroup Wtype* Ws = (threadgroup Wtype*)Ws_storage;
#ifdef DARKBLOOM_STAGE2_GATHER
  // Stage-2 double buffering: a second staging region with identical
  // geometry, ping-ponged with Ws across k-iterations so tile k+1 stages
  // while the MMAs consume tile k. Doubles staging threadgroup memory
  // (2 x BN x BK_padded x sizeof(Wtype) = 18,432 B at BN=BK=64/bfloat) --
  // an occupancy trade, deliberately NOT a tile-geometry change.
  threadgroup NAXWsChunk16<Wtype>
      Ws2_storage[(kWsElems + kWsPerChunk - 1) / kWsPerChunk];
  threadgroup Wtype* Ws2 = (threadgroup Wtype*)Ws2_storage;
#endif
  threadgroup bfloat* gate_up_stage =
      (threadgroup bfloat*)Ws_storage;
#ifdef DARKBLOOM_BSEARCH_HOIST
  threadgroup int bounds[experts / expert_groups + 1];
#else
  threadgroup int bounds[2];
#endif

  const int K_w = kernel_K * bytes_per_pack / pack_factor;
  const int K_g = kernel_K / group_size;
  const int K_it = kernel_K / BK;
  const size_t stride_w = size_t(kernel_N) * K_w;
  const size_t stride_s = size_t(kernel_N) * K_g;
#ifdef DARKBLOOM_GATHER_XMAJOR
  // DARKBLOOM_GATHER_XMAJOR: one threadgroup owns kFoldCT ADJACENT column
  // tiles of this expert's output (the dispatch site divides grid.x by the
  // same value this kernel was compiled with). Takes precedence over
  // DARKBLOOM_STAGE2_GATHER if both are ever set; the arms are meant to be
  // exclusive.
  constexpr int kFoldCT = DARKBLOOM_GATHER_XMAJOR;
  static_assert(
      kFoldCT == 2 || kFoldCT == 4 || kFoldCT == 8 || kFoldCT == 16,
      "DARKBLOOM_GATHER_XMAJOR must be 2, 4, 8, or 16");
  const int y_col = tid.x * BN * kFoldCT;
#else
  const int y_col = tid.x * BN;
#endif

  auto wl = (const device uint8_t*)w + size_t(y_col) * K_w;
  const device uint8_t* scale_base =
      scales + size_t(y_col) * K_g;

  constexpr short SM = BM / WM;
  constexpr short SN = BN / WN;
  constexpr short SK = 32;
  constexpr short TM = SM / 16;
  constexpr short TN = SN / 16;
  constexpr short TK = SK / 16;

  const short tm = SM * (simd_group_id / WN);
  const short tn = SN * (simd_group_id % WN);

#ifdef DARKBLOOM_SWIGLU_REGLOCAL
  // DARKBLOOM_SWIGLU_REGLOCAL: compute the fused swiglu epilogue straight
  // from the MMA Dtile fragments instead of round-tripping them through
  // gate_up_stage. Only legal when one simdgroup owns the FULL BN-wide
  // column band of its rows (WN == 1 -> SN == BN, tn == 0) at the shipped
  // variant-5 geometry (BN = 64, SM = BM / WM = 16 -> TM = 1, TN = 4):
  // then the gate column c and the up column c + 32 of the same output row
  // live in the SAME LANE at the same element slot of Dtile fragments j
  // and j + 2 (BaseNAXFrag layout: col = 16 * j + fn + jj, row = fm + 8 *
  // i), so silu can be computed register-locally with zero cross-lane
  // traffic. Every other geometry keeps the stock threadgroup-staged
  // epilogue below unchanged.
  constexpr bool kSwigluRegLocal =
      (WN == 1) && (BN == 64) && ((BM / WM) == 16);
#endif // DARKBLOOM_SWIGLU_REGLOCAL

#ifdef DARKBLOOM_BSEARCH_HOIST
  // Hoist: all slot bounds once, one lower_bound per thread (same integers
  // as the per-slot lid==0 searches), one barrier instead of two per slot.
  for (int b = int(lid); b <= experts / expert_groups;
       b += WM * WN * SIMD_SIZE) {
    bounds[b] = laguna_sorted_lower_bound(
        indices,
        M,
        static_cast<uint32_t>(tid.y * (experts / expert_groups) + b));
  }
  threadgroup_barrier(mem_flags::mem_threadgroup);
#endif

  for (int expert_slot = 0; expert_slot < experts / expert_groups;
       ++expert_slot) {
    // Keep each threadgroup's row intervals and expert weight regions
    // contiguous across slots while preserving the exact expert bijection.
    const uint32_t expert =
        static_cast<uint32_t>(
            tid.y * (experts / expert_groups) + expert_slot);

#ifdef DARKBLOOM_BSEARCH_HOIST
    const int run_start = bounds[expert_slot];
    const int run_end = bounds[expert_slot + 1];
#else
    threadgroup_barrier(mem_flags::mem_threadgroup);
    if (lid == 0) {
      bounds[0] = laguna_sorted_lower_bound(indices, M, expert);
      bounds[1] = laguna_sorted_lower_bound(indices, M, expert + 1);
    }
    threadgroup_barrier(mem_flags::mem_threadgroup);

    const int run_start = bounds[0];
    const int run_end = bounds[1];
#endif
    for (int chunk_start = run_start; chunk_start < run_end;
         chunk_start += BM) {
      const short chunk_rows =
          short(min(BM, run_end - chunk_start));
      const short sgp_sm =
          min(int(SM), max(0, int(chunk_rows) - int(tm)));
      const bool sg_active = sgp_sm > 0;

#ifdef DARKBLOOM_GATHER_XMAJOR
      // The stock kernel computes ONE BN-wide column tile per threadgroup,
      // so the 16 (gate/up) / 32 (down) column-tile threadgroups each
      // re-stream this expert run's x rows from DRAM -- half the chain's
      // DRAM bytes at ~625 GB/s (notes/exp-stage2.md section 4.3). Here the
      // k-loop is OUTER and the column walk INNER: the A fragments for
      // k-tile k are loaded from device once and reused across all kFoldCT
      // weight tiles, so x device traffic divides by kFoldCT structurally.
      // Weight traffic, staging geometry, and barrier count per staged tile
      // are unchanged.
      //
      // EXACTNESS (class A, bit-exact): every output element still belongs
      // to exactly one (threadgroup, ct) pair and is accumulated by the same
      // simdgroup in the same order -- k ascending, kk1 ascending, the same
      // tile_matmad_nax chain into its own dedicated Dtile accumulator --
      // from the same Atile values (same addresses, same load/load_safe
      // selection) and the same staged weight values (same loader geometry,
      // based at column y_col + ct*BN and k-tile k, exactly the pointers a
      // persistent stock loader holds after k next() calls). Only the
      // assignment of column tiles to threadgroups and the interleaving
      // across INDEPENDENT accumulators change; no float operation, no
      // accumulation order, no rounding boundary moves.
      NAXTile<float, TM, TN> Dtile[kFoldCT];
      STEEL_PRAGMA_UNROLL
      for (int ct = 0; ct < kFoldCT; ++ct) {
        Dtile[ct].clear();
      }

      const device T* xn =
          x + size_t(chunk_start + tm) * kernel_K;

      // Per-k-tile advances of the loader's walk, spelled with the same
      // expressions QuantizedBlockLoader uses (reduction_dim == 1 here):
      // tile_stride = BCOLS_PACKED * bytes_per_pack, scales += n_groups.
      constexpr int kWTileBytes = (BK / pack_factor) * bytes_per_pack;
      constexpr int kSTileBytes = BK / group_size;

      for (int k = 0; k < K_it; ++k) {
        NAXTile<T, TM, TK> Atile[BK / SK];
        if (sg_active) {
          STEEL_PRAGMA_UNROLL
          for (int kk1 = 0; kk1 < BK; kk1 += SK) {
            if (sgp_sm == SM) {
              Atile[kk1 / SK].load(xn + kk1, kernel_K);
            } else {
              Atile[kk1 / SK].load_safe(
                  xn + kk1, kernel_K, short2(SK, sgp_sm));
            }
          }
        }

        // Unrolled so Dtile[ct] indexing stays register-resident.
        STEEL_PRAGMA_UNROLL
        for (int ct = 0; ct < kFoldCT; ++ct) {
          // Fresh loader per (ct, k): the constructor's pointer math plus
          // these offsets is identical to a persistent per-ct loader after
          // k next() calls.
          thread loader_w_t loader_w(
              wl + size_t(expert) * stride_w +
                  size_t(ct) * size_t(BN) * K_w +
                  size_t(k) * kWTileBytes,
              scale_base + size_t(expert) * stride_s +
                  size_t(ct) * size_t(BN) * K_g +
                  size_t(k) * kSTileBytes,
              kernel_K,
              Ws,
              simd_group_id,
              simd_lane_id);

          // WAR: previous tile's Btile reads retire before restaging.
          threadgroup_barrier(mem_flags::mem_threadgroup);
          loader_w.load_unsafe();
          // RAW: staged tile visible to every simdgroup before its MMAs.
          threadgroup_barrier(mem_flags::mem_threadgroup);

          if (sg_active) {
            STEEL_PRAGMA_UNROLL
            for (int kk1 = 0; kk1 < BK; kk1 += SK) {
              NAXTile<Wtype, TN, TK> Btile;
              Btile.template load<Wtype, BK_padded, 1>(
                  Ws + tn * BK_padded + kk1);

              tile_matmad_nax(
                  Dtile[ct],
                  Atile[kk1 / SK],
                  metal::bool_constant<false>{},
                  Btile,
                  metal::bool_constant<true>{});
            }
          }
        }

        xn += BK;
      }

      threadgroup_barrier(mem_flags::mem_threadgroup);
      const bool fuse_swiglu =
          kernel_N == 1024 && kernel_K == 2048;
      if (fuse_swiglu) {
#ifdef DARKBLOOM_SWIGLU_REGLOCAL
        // Register-local swiglu (geometry guard: kSwigluRegLocal above).
        // EXACTNESS (class A, bit-exact): gate and up are the SAME float
        // Dtile elements the stock path routes through gate_up_stage, cast
        // to bfloat by the same static_cast the tile store performs; the
        // swiglu chain replicates the stock expressions type-for-type in
        // textual order and writes the same y address. Only the
        // threadgroup round-trip and its two barriers per ct disappear.
        // fp contract(off) pins the rounding boundaries: no FMA fusion may
        // move the chain off the stock scalar sequence.
        if constexpr (kSwigluRegLocal) {
#pragma clang fp contract(off)
          constexpr int activated_cols = BN / 2;
          const short qid = short(simd_lane_id >> 2);
          const short fm = (qid & 4) | ((short(simd_lane_id) >> 1) & 3);
          const short fn = ((qid & 2) | (short(simd_lane_id) & 1)) * 4;
          STEEL_PRAGMA_UNROLL
          for (int ct = 0; ct < kFoldCT; ++ct) {
            STEEL_PRAGMA_UNROLL
            for (short jf = 0; jf < 2; ++jf) {
              STEEL_PRAGMA_UNROLL
              for (short ie = 0; ie < 2; ++ie) {
                const short row = fm + ie * 8;
                if (row < sgp_sm) {
                  STEEL_PRAGMA_UNROLL
                  for (short jj = 0; jj < 4; ++jj) {
                    const int col = jf * 16 + fn + jj;
                    const bfloat gate = static_cast<bfloat>(
                        Dtile[ct].frag_at(0, jf)[ie * 4 + jj]);
                    const bfloat up = static_cast<bfloat>(
                        Dtile[ct].frag_at(0, jf + 2)[ie * 4 + jj]);
                    const bfloat exp_abs = metal::exp(metal::abs(gate));
                    const bfloat denominator = bfloat(1) + exp_abs;
                    const bfloat z = bfloat(1) / denominator;
                    const bfloat sigmoid =
                        gate < bfloat(0) ? z : bfloat(1) - z;
                    const bfloat silu = bfloat(gate * sigmoid);
                    y[size_t(chunk_start + tm + row) * (kernel_N / 2) +
                      size_t(tid.x * kFoldCT + ct) * activated_cols + col] =
                        bfloat(silu * up);
                  }
                }
              }
            }
          }
        }
        if constexpr (!kSwigluRegLocal) {
#endif // DARKBLOOM_SWIGLU_REGLOCAL
        STEEL_PRAGMA_UNROLL
        for (int ct = 0; ct < kFoldCT; ++ct) {
          if (sg_active) {
            Dtile[ct].template store<bfloat, BN, 1>(
                gate_up_stage + tm * BN + tn);
          }
          threadgroup_barrier(mem_flags::mem_threadgroup);
          if (sg_active && (simd_group_id % WN) == 0) {
            constexpr int activated_cols = BN / 2;
            for (int linear = simd_lane_id;
                 linear < int(sgp_sm) * activated_cols;
                 linear += SIMD_SIZE) {
              const int row = linear / activated_cols;
              const int col = linear % activated_cols;
              const bfloat gate =
                  gate_up_stage[(tm + row) * BN + col];
              const bfloat up =
                  gate_up_stage[(tm + row) * BN + activated_cols + col];
              const bfloat exp_abs = metal::exp(metal::abs(gate));
              const bfloat denominator = bfloat(1) + exp_abs;
              const bfloat z = bfloat(1) / denominator;
              const bfloat sigmoid =
                  gate < bfloat(0) ? z : bfloat(1) - z;
              const bfloat silu = bfloat(gate * sigmoid);
              y[size_t(chunk_start + tm + row) * (kernel_N / 2) +
                size_t(tid.x * kFoldCT + ct) * activated_cols + col] =
                  bfloat(silu * up);
            }
          }
          // Retires this ct's swiglu reads of gate_up_stage before the next
          // ct's Dtile store overwrites it (stock pays the same barrier at
          // the end of its swiglu).
          threadgroup_barrier(mem_flags::mem_threadgroup);
        }
#ifdef DARKBLOOM_SWIGLU_REGLOCAL
        }
#endif // DARKBLOOM_SWIGLU_REGLOCAL
      } else if (sg_active) {
        STEEL_PRAGMA_UNROLL
        for (int ct = 0; ct < kFoldCT; ++ct) {
          device T* yn =
              y + size_t(chunk_start + tm) * kernel_N + y_col +
              ct * BN + tn;
          if (sgp_sm == SM) {
            Dtile[ct].store(yn, kernel_N);
          } else {
            Dtile[ct].store_slice(
                yn,
                kernel_N,
                short2(0, 0),
                short2(SN, sgp_sm));
          }
        }
      }
#else
      NAXTile<float, TM, TN> Dtile;
      Dtile.clear();

      const device T* xn =
          x + size_t(chunk_start + tm) * kernel_K;
#ifndef DARKBLOOM_STAGE2_GATHER
      thread loader_w_t loader_w(
          wl + size_t(expert) * stride_w,
          scale_base + size_t(expert) * stride_s,
          kernel_K,
          Ws,
          simd_group_id,
          simd_lane_id);

      for (int k = 0; k < K_it; ++k) {
        // Bit-exact A-operand hoist (the XMAJOR arm's shipped pattern at
        // one-eighth its register cost): this iteration's x fragments load
        // into registers BEFORE the two staging barriers, overlapping the
        // sorted-x device reads with the weight staging they previously
        // serialized behind. x is read-only, the A registers carry no
        // dependence on Ws, both barriers remain, and the MMA chain
        // (k ascending, kk1 ascending, same Dtile) is untouched, so every
        // accumulation happens in the identical order on identical values.
        // The partial-row arm uses load_rows: at this instantiation
        // load_safe's column predicate is a tautology (widest touched
        // column is 31 < SK), so bytes, addresses, and zero-fills are
        // identical while the row predicate hoists out of the contiguous
        // four-element runs and the Int<1> contiguous branch is restored.
        NAXTile<T, TM, TK> Atile[BK / SK];
        if (sg_active) {
          STEEL_PRAGMA_UNROLL
          for (int kk1 = 0; kk1 < BK; kk1 += SK) {
            if (sgp_sm == SM) {
              Atile[kk1 / SK].load(xn + kk1, kernel_K);
            } else {
              Atile[kk1 / SK].load_rows(xn + kk1, kernel_K, sgp_sm);
            }
          }
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
        // DARKBLOOM_EXPERT_STAGE_WIDEST / DARKBLOOM_EXPERT_STAGE_WIDELD:
        // same bytes, same addresses, same nibble decode, same scale mapping
        // -- only the access widths change (16 scalar 2B threadgroup stores
        // -> 2 16B stores per thread; 8 scalar 1B device loads -> 1 8B load
        // per thread). See load_unsafe_wide. The store side needs no host
        // certification (Ws is 16B aligned by construction); the load side
        // is host-certified via darkbloom_stage_wide_load_ok and per-thread
        // self-guarded, falling back to the scalar path on any misalignment.
        if constexpr (wide_store || wide_load) {
          loader_w.template load_unsafe_wide<wide_store, wide_load>();
        } else {
          loader_w.load_unsafe();
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);

        if (sg_active) {
          // PRAGMA-VARIANT 01: SK-step staging+MMA loop, 2 iterations
          // (BK=64/SK=32): Atile TMxTK=1x2 device frags + Btile TNxTK=2x2
          // threadgroup frags per step, serially-dependent Dtile MMA chain.
          // Full unroll + volatile removal let the second step's 6 fragment
          // loads hoist ahead of the first step's MMAs. This kernel is built
          // WITHOUT function constants (static expert shape path), so the
          // stage_novol lever never reaches it -- the volatile must go here.
          // Scheduling only: no arithmetic, order, or rounding change.
          STEEL_PRAGMA_UNROLL
          for (int kk1 = 0; kk1 < BK; kk1 += SK) {
            NAXTile<Wtype, TN, TK> Btile;

            Btile.template load<Wtype, BK_padded, 1>(
                Ws + tn * BK_padded + kk1);

            tile_matmad_nax(
                Dtile,
                Atile[kk1 / SK],
                metal::bool_constant<false>{},
                Btile,
                metal::bool_constant<true>{});

          }
        }

        xn += BK;
        loader_w.next();
      }
#else
      // DARKBLOOM_STAGE2_GATHER: software-pipelined staging. The stock loop
      // serializes every k-iteration as
      //     barrier ; stage(k) ; barrier ; mma(k)
      // so all 8 staging simdgroups idle during mma and the mma simdgroups
      // idle during staging (at EG256 the mean expert run is ~16 rows, so
      // usually only 2 of 8 simdgroups have MMA work). Here tile k+1's
      // device fetch issues BEFORE the MMAs that consume tile k, its
      // decode+threadgroup-store lands after them, and one joint barrier per
      // iteration both publishes tile k+1 (RAW) and retires tile k's reads
      // before that buffer is overwritten by tile k+2 (WAR).
      //
      // EXACTNESS (class A): the staged VALUES for every tile are produced
      // by the identical decode chain from the identical device bytes to the
      // identical addresses within a buffer (fetch_stage2/store_stage2 are
      // textual twins of stage() with the source bytes passing through
      // registers); the MMA consumption order -- k ascending, kk1 ascending,
      // the same tile_matmad_nax chain into the same Dtile -- and every
      // output's accumulation order are untouched. Only WHEN loads issue and
      // WHICH of two identical-layout buffers holds odd tiles change.
      thread loader_w_t loader_even(
          wl + size_t(expert) * stride_w,
          scale_base + size_t(expert) * stride_s,
          kernel_K,
          Ws,
          simd_group_id,
          simd_lane_id);
      thread loader_w_t loader_odd(
          wl + size_t(expert) * stride_w,
          scale_base + size_t(expert) * stride_s,
          kernel_K,
          Ws2,
          simd_group_id,
          simd_lane_id);
      loader_odd.next();

      // WAR: the previous chunk's reads of Ws retire before tile 0
      // overwrites it (the stock loop pays this same barrier at the top of
      // its first k-iteration).
      threadgroup_barrier(mem_flags::mem_threadgroup);
      loader_even.load_unsafe();
      loader_even.next();
      loader_even.next();
      // RAW: tile 0 visible to every simdgroup before its MMAs.
      threadgroup_barrier(mem_flags::mem_threadgroup);

      for (int k = 0; k < K_it; ++k) {
        const bool have_next = (k + 1) < K_it;
        const bool next_odd = ((k + 1) & 1) != 0;
        uint8_t sb[loader_w_t::kSrcBytes];
        uint8_t ss[loader_w_t::n_steps_per_read];
        // Explicit parity branches rather than a loader pointer: with the
        // static-shape K_it this loop fully unrolls, the parity is a
        // constant per iteration, and both loaders stay register-resident.
        if (have_next) {
          if (next_odd) {
            loader_odd.fetch_stage2(sb, ss);
          } else {
            loader_even.fetch_stage2(sb, ss);
          }
        }

        threadgroup Wtype* Wsk = (k & 1) ? Ws2 : Ws;
        if (sg_active) {
          STEEL_PRAGMA_UNROLL
          for (int kk1 = 0; kk1 < BK; kk1 += SK) {
            NAXTile<T, TM, TK> Atile;
            NAXTile<Wtype, TN, TK> Btile;

            if (sgp_sm == SM) {
              Atile.load(xn + kk1, kernel_K);
            } else {
              Atile.load_safe(
                  xn + kk1, kernel_K, short2(SK, sgp_sm));
            }
            Btile.template load<Wtype, BK_padded, 1>(
                Wsk + tn * BK_padded + kk1);

            tile_matmad_nax(
                Dtile,
                Atile,
                metal::bool_constant<false>{},
                Btile,
                metal::bool_constant<true>{});

          }
        }

        if (have_next) {
          if (next_odd) {
            loader_odd.store_stage2(sb, ss);
            loader_odd.next();
            loader_odd.next();
          } else {
            loader_even.store_stage2(sb, ss);
            loader_even.next();
            loader_even.next();
          }
        }

        xn += BK;
        // Joint barrier: publishes tile k+1 for the next iteration's MMAs
        // (RAW) and retires this iteration's reads of tile k before that
        // buffer is overwritten (WAR).
        threadgroup_barrier(mem_flags::mem_threadgroup);
      }
#endif // DARKBLOOM_STAGE2_GATHER

      threadgroup_barrier(mem_flags::mem_threadgroup);
      const bool fuse_swiglu =
          kernel_N == 1024 && kernel_K == 2048;
      if (fuse_swiglu) {
#ifdef DARKBLOOM_SWIGLU_REGLOCAL
        // Register-local swiglu, non-folded arm: identical mechanism and
        // exactness argument as the DARKBLOOM_GATHER_XMAJOR site above,
        // with the single Dtile and the stock per-threadgroup y column
        // base.
        if constexpr (kSwigluRegLocal) {
#pragma clang fp contract(off)
          constexpr int activated_cols = BN / 2;
          const short qid = short(simd_lane_id >> 2);
          const short fm = (qid & 4) | ((short(simd_lane_id) >> 1) & 3);
          const short fn = ((qid & 2) | (short(simd_lane_id) & 1)) * 4;
          STEEL_PRAGMA_UNROLL
          for (short jf = 0; jf < 2; ++jf) {
            STEEL_PRAGMA_UNROLL
            for (short ie = 0; ie < 2; ++ie) {
              const short row = fm + ie * 8;
              if (row < sgp_sm) {
                STEEL_PRAGMA_UNROLL
                for (short jj = 0; jj < 4; ++jj) {
                  const int col = jf * 16 + fn + jj;
                  const bfloat gate = static_cast<bfloat>(
                      Dtile.frag_at(0, jf)[ie * 4 + jj]);
                  const bfloat up = static_cast<bfloat>(
                      Dtile.frag_at(0, jf + 2)[ie * 4 + jj]);
                  const bfloat exp_abs = metal::exp(metal::abs(gate));
                  const bfloat denominator = bfloat(1) + exp_abs;
                  const bfloat z = bfloat(1) / denominator;
                  const bfloat sigmoid =
                      gate < bfloat(0) ? z : bfloat(1) - z;
                  const bfloat silu = bfloat(gate * sigmoid);
                  y[size_t(chunk_start + tm + row) * (kernel_N / 2) +
                    size_t(tid.x) * activated_cols + col] =
                      bfloat(silu * up);
                }
              }
            }
          }
        }
        if constexpr (!kSwigluRegLocal) {
#endif // DARKBLOOM_SWIGLU_REGLOCAL
        if (sg_active) {
          Dtile.template store<bfloat, BN, 1>(
              gate_up_stage + tm * BN + tn);
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
        if (sg_active && (simd_group_id % WN) == 0) {
          constexpr int activated_cols = BN / 2;
          for (int linear = simd_lane_id;
               linear < int(sgp_sm) * activated_cols;
               linear += SIMD_SIZE) {
            const int row = linear / activated_cols;
            const int col = linear % activated_cols;
            const bfloat gate =
                gate_up_stage[(tm + row) * BN + col];
            const bfloat up =
                gate_up_stage[(tm + row) * BN + activated_cols + col];
            const bfloat exp_abs = metal::exp(metal::abs(gate));
            const bfloat denominator = bfloat(1) + exp_abs;
            const bfloat z = bfloat(1) / denominator;
            const bfloat sigmoid =
                gate < bfloat(0) ? z : bfloat(1) - z;
            const bfloat silu = bfloat(gate * sigmoid);
            y[size_t(chunk_start + tm + row) * (kernel_N / 2) +
              size_t(tid.x) * activated_cols + col] =
                bfloat(silu * up);
          }
        }
        threadgroup_barrier(mem_flags::mem_threadgroup);
#ifdef DARKBLOOM_SWIGLU_REGLOCAL
        }
#endif // DARKBLOOM_SWIGLU_REGLOCAL
      } else if (sg_active) {
        device T* yn =
            y + size_t(chunk_start + tm) * kernel_N + y_col + tn;
        if (sgp_sm == SM) {
          Dtile.store(yn, kernel_N);
        } else {
          Dtile.store_slice(
              yn,
              kernel_N,
              short2(0, 0),
              short2(SN, sgp_sm));
        }
      }
#endif // DARKBLOOM_GATHER_XMAJOR
    }
  }
}
