#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Feb 25 23:46:38 2024
# Process ID: 5948
# Current directory: C:/Users/vicer/Vivado Projects/CPE333_Lab4/CPE333_Lab4.runs/synth_1
# Command line: vivado.exe -log OTTER_MCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_MCU.tcl
# Log file: C:/Users/vicer/Vivado Projects/CPE333_Lab4/CPE333_Lab4.runs/synth_1/OTTER_MCU.vds
# Journal file: C:/Users/vicer/Vivado Projects/CPE333_Lab4/CPE333_Lab4.runs/synth_1\vivado.jou
# Running On: Roys_MacBook, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16834 MB
#-----------------------------------------------------------
source OTTER_MCU.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 374.480 ; gain = 56.203
Command: synth_design -top OTTER_MCU -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13748
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 812.938 ; gain = 413.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:85]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC.sv:9]
INFO: [Synth 8-6157] synthesizing module 'PC_MUX' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC_MUX.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC_MUX.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'PC_MUX' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC_MUX.sv:9]
INFO: [Synth 8-6157] synthesizing module 'PC_REG' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC_REG.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'PC_REG' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC_REG.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/PC.sv:9]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/REG_FILE.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/REG_FILE.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ImmediateGenerator' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/ImmediateGenerator.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateGenerator' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/ImmediateGenerator.sv:9]
INFO: [Synth 8-6157] synthesizing module 'CU_DCDR' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/CU_DCDR.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/CU_DCDR.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'CU_DCDR' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/CU_DCDR.sv:9]
INFO: [Synth 8-6157] synthesizing module 'FourMux' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/FourMux.sv:9]
INFO: [Synth 8-226] default block is never used [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/FourMux.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'FourMux' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/FourMux.sv:9]
INFO: [Synth 8-6157] synthesizing module 'TwoMux' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/TwoMux.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'TwoMux' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/TwoMux.sv:9]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/ALU.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/ALU.sv:9]
INFO: [Synth 8-6157] synthesizing module 'BCG' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BCG.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BCG.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'BCG' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BCG.sv:9]
INFO: [Synth 8-6157] synthesizing module 'BAG' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BAG.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'BAG' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BAG.sv:9]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/otter_memory_v1_07.sv:48]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/otter_memory_v1_07.sv:74]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/otter_memory_v1_07.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/otter_memory_v1_07.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (0#1) [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:85]
WARNING: [Synth 8-87] always_comb on 'PC_SOURCE_reg' did not result in combinational logic [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BCG.sv:30]
WARNING: [Synth 8-87] always_comb on 'MEM_DOUT1_reg' did not result in combinational logic [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/otter_memory_v1_07.sv:145]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[opcode] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[rs1_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[rs2_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[rd_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[rs1_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[rs2_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[rd_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[mem_type] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[aluResult] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[wr_data] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element de_ex_reg_reg[rd_data] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:158]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[opcode] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rs1_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rs2_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rd_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rs1_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rs2_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rd_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[alu_fun] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[opA_sel] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[opB_sel] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[mem_type] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[pc] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rd_data] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rs1] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[rs2] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[I_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[S_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[U_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[J_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element ex_mem_reg_reg[B_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[opcode] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rs1_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rs2_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rd_addr] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rs1_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rs2_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rd_used] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[alu_fun] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[memWrite] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[memRead2] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[opA_sel] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[opB_sel] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[mem_type] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[pc] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rd_data] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rs1] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[rs2] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[I_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[S_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[U_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[J_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-6014] Unused sequential element mem_wb_reg_reg[B_immed] was removed.  [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_wb_reg_reg[IR]' and it is trimmed from '32' to '12' bits. [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_mem_reg_reg[IR]' and it is trimmed from '32' to '15' bits. [C:/Users/vicer/Downloads/otter_mcu_pipeline_template_v2.sv:268]
WARNING: [Synth 8-7129] Port IR[31] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[30] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[29] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[28] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[27] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[26] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[25] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[24] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[23] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[22] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[21] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[20] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[19] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[18] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[17] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[16] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[15] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[11] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[10] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[9] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[8] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[7] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[31] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[29] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[28] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[27] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[26] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[25] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[24] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[23] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[22] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[21] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[20] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[19] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[18] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[17] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[16] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[15] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[11] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[10] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[9] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[8] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[7] in module CU_DCDR is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 920.559 ; gain = 521.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 920.559 ; gain = 521.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 920.559 ; gain = 521.227
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'PC_SOURCE_reg' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/BCG.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_DOUT1_reg' [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/otter_memory_v1_07.sv:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 920.559 ; gain = 521.227
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 22    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "OTTER_MCU/OTTER_REG_FILE/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-7129] Port IR[31] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[30] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[29] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[28] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[27] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[26] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[25] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[24] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[23] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[22] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[21] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[20] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[19] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[18] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[17] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[16] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[15] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[11] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[10] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[9] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[8] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port IR[7] in module BCG is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
INFO: [Synth 8-3971] The signal "OTTER_MCU/OTTER_REG_FILE/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (OTTER_BCG/PC_SOURCE_reg[2]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[31]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[30]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[29]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[28]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[27]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[26]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[25]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[24]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[23]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[22]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[21]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[20]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[19]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[18]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[17]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[16]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[15]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[14]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[13]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[12]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[11]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[10]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[9]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[8]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[7]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[6]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[5]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[4]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[3]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[2]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[1]) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/MEM_DOUT1_reg[0]) is unused and will be removed from module OTTER_MCU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------+-----------+----------------------+-------------------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | Implied   | 16 K x 32            | RAM128X1D x 4096  | 
+------------+-------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:12 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------

Distributed RAM: Final Mapping Report
+------------+-------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------+-----------+----------------------+-------------------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | Implied   | 16 K x 32            | RAM128X1D x 4096  | 
+------------+-------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance OTTER_REG_FILE/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_REG_FILE/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    67|
|3     |LUT1      |    17|
|4     |LUT2      |   213|
|5     |LUT3      |    77|
|6     |LUT4      |   332|
|7     |LUT5      |   199|
|8     |LUT6      |  2935|
|9     |MUXF7     |  1088|
|10    |MUXF8     |   512|
|11    |RAM128X1D |  4096|
|12    |RAMB18E1  |     2|
|13    |FDRE      |   650|
|14    |LD        |     2|
|15    |IBUF      |    34|
|16    |OBUF      |    65|
+------+----------+------+

Report Instance Areas: 
+------+-----------------+---------+------+
|      |Instance         |Module   |Cells |
+------+-----------------+---------+------+
|1     |top              |         | 10290|
|2     |  OTTER_ALU      |ALU      |    41|
|3     |  OTTER_BAG      |BAG      |    50|
|4     |  OTTER_BCG      |BCG      |   123|
|5     |  OTTER_MEMORY   |Memory   |  8756|
|6     |  OTTER_PC       |PC       |    57|
|7     |    PCREG        |PC_REG   |    49|
|8     |  OTTER_REG_FILE |REG_FILE |   569|
+------+-----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1331.281 ; gain = 931.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 160 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1331.281 ; gain = 931.949
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 1331.281 ; gain = 931.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1331.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5767 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-101] Netlist 'OTTER_MCU' is not ideal for floorplanning, since the cellview 'Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4098 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1331.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4098 instances were transformed.
  LD => LDCE: 2 instances
  RAM128X1D => RAM128X1D (inverted pins: WCLK) (MUXF7(x2), RAMD64E(x4)): 4096 instances

Synth Design complete, checksum: 72f64a4d
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:46 . Memory (MB): peak = 1331.281 ; gain = 956.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/vicer/Vivado Projects/CPE333_Lab4/CPE333_Lab4.runs/synth_1/OTTER_MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_MCU_utilization_synth.rpt -pb OTTER_MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 25 23:48:42 2024...
