WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500045 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5005060 heartbeat IPC: 3.992 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6259321 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6259321 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 15567567 heartbeat IPC: 0.9467 cumulative IPC: 0.5372 (Simulation time: 00 hr 01 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 33649400 heartbeat IPC: 0.553 cumulative IPC: 0.5476 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 51211796 heartbeat IPC: 0.5694 cumulative IPC: 0.5561 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 69237857 heartbeat IPC: 0.5548 cumulative IPC: 0.5557 (Simulation time: 00 hr 04 min 29 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 87314946 heartbeat IPC: 0.5532 cumulative IPC: 0.5552 (Simulation time: 00 hr 05 min 33 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 104910537 heartbeat IPC: 0.5683 cumulative IPC: 0.5575 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 122848514 heartbeat IPC: 0.5575 cumulative IPC: 0.5575 (Simulation time: 00 hr 07 min 42 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 141006794 heartbeat IPC: 0.5507 cumulative IPC: 0.5566 (Simulation time: 00 hr 08 min 46 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 158790760 heartbeat IPC: 0.5623 cumulative IPC: 0.5573 (Simulation time: 00 hr 09 min 50 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 176488720 heartbeat IPC: 0.565 cumulative IPC: 0.5581 (Simulation time: 00 hr 10 min 54 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 179348859 cumulative IPC: 0.5576 (Simulation time: 00 hr 11 min 27 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 179348859 cumulative IPC: 0.5576 (Simulation time: 00 hr 11 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_1.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5576 instructions: 100000000 cycles: 179348859
CPU 0 Branch Prediction Accuracy: 82.71% MPKI: 31.8 Average ROB Occupancy at Mispredict: 13.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 7.29
BRANCH_CONDITIONAL: 24.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00057
BRANCH_RETURN: 0.00277

LLC TOTAL        ACCESS:     758090 HIT:      78792 MISS:     679298
LLC LOAD         ACCESS:     700570 HIT:      44864 MISS:     655706
LLC RFO          ACCESS:       1829 HIT:        649 MISS:       1180
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      23722 HIT:      23057 MISS:        665
LLC TRANSLATION  ACCESS:      31969 HIT:      10222 MISS:      21747
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 171.2 cycles
cpu0_DTLB TOTAL        ACCESS:   21923090 HIT:   21345543 MISS:     577547
cpu0_DTLB LOAD         ACCESS:   21923090 HIT:   21345543 MISS:     577547
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.1 cycles
cpu0_ITLB TOTAL        ACCESS:      48518 HIT:      48263 MISS:        255
cpu0_ITLB LOAD         ACCESS:      48518 HIT:      48263 MISS:        255
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 73.12 cycles
cpu0_L1D TOTAL        ACCESS:   26084402 HIT:   24485183 MISS:    1599219
cpu0_L1D LOAD         ACCESS:   21832822 HIT:   20298009 MISS:    1534813
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    4195044 HIT:    4179049 MISS:      15995
cpu0_L1D TRANSLATION  ACCESS:      56536 HIT:       8125 MISS:      48411
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 86.17 cycles
cpu0_L1I TOTAL        ACCESS:      52490 HIT:      51368 MISS:       1122
cpu0_L1I LOAD         ACCESS:      52490 HIT:      51368 MISS:       1122
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 145.1 cycles
cpu0_L2C TOTAL        ACCESS:     886004 HIT:     151189 MISS:     734815
cpu0_L2C LOAD         ACCESS:     781901 HIT:      81331 MISS:     700570
cpu0_L2C RFO          ACCESS:       5317 HIT:       3488 MISS:       1829
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      50429 HIT:      49982 MISS:        447
cpu0_L2C TRANSLATION  ACCESS:      48357 HIT:      16388 MISS:      31969
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.1 cycles
cpu0_STLB TOTAL        ACCESS:     311151 HIT:     256256 MISS:      54895
cpu0_STLB LOAD         ACCESS:     311151 HIT:     256256 MISS:      54895
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 122.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     148596
  ROW_BUFFER_MISS:     530026
 AVG DBUS CONGESTED CYCLE: 3.867
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4081
  FULL:      12218
