FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 5039.6.0 90a6e5d9a18e */
/* bench 5039.6.1 d82939a0e324 */
/* bench 5039.6.2 8cfab3f271d1 */
/* bench 5039.6.3 6a58ef68c949 */
/* bench 5039.6.4 88229c309dcb */
/* bench 5039.6.5 919c0b2a096f */
/* bench 5039.6.6 f7c0731b0d8d */
/* bench 5039.6.7 dc6b740d9be1 */
/* bench 5039.6.8 d9f39a01cf44 */
/* bench 5039.6.9 0a5c6bf18cd7 */
/* bench 5039.6.10 7b9e7257bacd */
/*
 * mtu3_qmu.h - Queue Management Unit driver header
 *
 * Copyright (C) 2016 MediaTek Inc.
 *
 * Author: Chunfeng Yun <chunfeng.yun@mediatek.com>
 */

#ifndef __MTK_QMU_H__
#define __MTK_QMU_H__

#define MAX_GPD_NUM		64
#define QMU_GPD_SIZE		(sizeof(struct qmu_gpd))
#define QMU_GPD_RING_SIZE	(MAX_GPD_NUM * QMU_GPD_SIZE)

#define GPD_BUF_SIZE		65532
/* bench 8099.3.0 2da8d025883f */
/* bench 8099.3.1 10c21a67e03f */
/* bench 8099.3.2 24db567c2413 */
/* bench 8099.3.3 a21ba60c6daf */

void mtu3_qmu_stop(struct mtu3_ep *mep);
int mtu3_qmu_start(struct mtu3_ep *mep);
void mtu3_qmu_resume(struct mtu3_ep *mep);
void mtu3_qmu_flush(struct mtu3_ep *mep);

void mtu3_insert_gpd(struct mtu3_ep *mep, struct mtu3_request *mreq);
int mtu3_prepare_transfer(struct mtu3_ep *mep);

/* bench 10828.3.0 a6ef5f44a378 */
/* bench 10828.3.1 e34014718cc0 */
/* bench 10828.3.2 e719a9954659 */
/* bench 10828.3.3 fb48df14193e */
/* bench 10828.3.4 93575cbebd2f */
/* bench 10828.3.5 bdd4fffd086a */

irqreturn_t mtu3_qmu_isr(struct mtu3 *mtu);
int mtu3_qmu_init(struct mtu3 *mtu);
void mtu3_qmu_exit(struct mtu3 *mtu);

#endif
