#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 22 16:14:26 2019
# Process ID: 8152
# Current directory: D:/DrexelStudy/ECE302/accumu_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12436 D:\DrexelStudy\ECE302\accumu_IP\accumu_IP.xpr
# Log file: D:/DrexelStudy/ECE302/accumu_IP/vivado.log
# Journal file: D:/DrexelStudy/ECE302/accumu_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 693.715 ; gain = 62.438
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'acc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj acc_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
"xelab -wto c6ccd670ad3d494aa93ea29130349ca3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L xil_defaultlib -L secureip -L xpm --snapshot acc_tb_behav xil_defaultlib.acc_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c6ccd670ad3d494aa93ea29130349ca3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L xil_defaultlib -L secureip -L xpm --snapshot acc_tb_behav xil_defaultlib.acc_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "acc_tb_behav -key {Behavioral:sim_1:Functional:acc_tb} -tclbatch {acc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source acc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Done
Time: 2250 ps  Iteration: 0  Process: /acc_tb/line__68  File: D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.srcs/sources_1/new/acc_tb.vhd
$finish called at time : 2250 ps : File "D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.srcs/sources_1/new/acc_tb.vhd" Line 114
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 735.594 ; gain = 7.641
INFO: [USF-XSim-96] XSim completed. Design snapshot 'acc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 735.594 ; gain = 21.148
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 860.777 ; gain = 0.000
run all
Failure: Done
Time: 2250 ps  Iteration: 0  Process: /acc_tb/line__68  File: D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.srcs/sources_1/new/acc_tb.vhd
$finish called at time : 2250 ps : File "D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.srcs/sources_1/new/acc_tb.vhd" Line 114
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 860.777 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'acc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj acc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.srcs/sources_1/new/acc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acc_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
"xelab -wto c6ccd670ad3d494aa93ea29130349ca3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L xil_defaultlib -L secureip -L xpm --snapshot acc_tb_behav xil_defaultlib.acc_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c6ccd670ad3d494aa93ea29130349ca3 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_13 -L xil_defaultlib -L secureip -L xpm --snapshot acc_tb_behav xil_defaultlib.acc_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package c_accum_v12_0_13.c_accum_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_accum_v3_0_6.xbip_accum_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_6.xbip_accum_v3_0_6_pkg
Compiling package c_accum_v12_0_13.c_accum_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_13.c_accum_v12_0_13_fabric_legacy [\c_accum_v12_0_13_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_13.c_accum_v12_0_13_legacy [\c_accum_v12_0_13_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_13.c_accum_v12_0_13_viv [\c_accum_v12_0_13_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_13.c_accum_v12_0_13 [\c_accum_v12_0_13(c_xdevicefamil...]
Compiling architecture c_accum_0_arch of entity xil_defaultlib.c_accum_0 [c_accum_0_default]
Compiling architecture behavioral of entity xil_defaultlib.acc_tb
Built simulation snapshot acc_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim/xsim.dir/acc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim/xsim.dir/acc_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 22 16:49:14 2019. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 22 16:49:14 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 860.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "acc_tb_behav -key {Behavioral:sim_1:Functional:acc_tb} -tclbatch {acc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source acc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Failure: Done
Time: 2250 ps  Iteration: 0  Process: /acc_tb/line__68  File: D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.srcs/sources_1/new/acc_tb.vhd
$finish called at time : 2250 ps : File "D:/DrexelStudy/ECE302/accumu_IP/accumu_IP.srcs/sources_1/new/acc_tb.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'acc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 860.777 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 860.777 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 00:40:59 2019...
