// Seed: 1879239974
module module_0 (
    output wire id_0,
    input supply1 id_1
);
  logic [7:0] id_3;
  assign id_3[1] = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input tri1 id_2
    , id_16,
    input wire id_3,
    input uwire id_4,
    input wor id_5,
    input wire id_6,
    input tri id_7,
    output logic id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14
);
  wire id_17;
  wire id_18;
  always @(posedge id_7 or posedge (1)) id_8 <= id_9 == id_13;
  module_0(
      id_1, id_2
  );
endmodule
