------- FILE C:\Users\jefma\Desktop\gaem\collisionsample\ex_sprite_with_collision_prevention.bas.asm LEVEL 1 PASS 2
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????				       processor	6502
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; VCS.H
      4  10000 ????						; Version 1.05, 13/November/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_VCS =	105
      7  10000 ????
      8  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines hardware registers and memory mapping for the
     13  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     18  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     19  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     20  10000 ????						; with your views.  Please contribute, if you think you can improve this
     21  10000 ????						; file!
     22  10000 ????						;
     23  10000 ????						; Latest Revisions...
     24  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     25  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     26  10000 ????						;			    This will allow conditional code to verify VCS.H being
     27  10000 ????						;			    used for code assembly.
     28  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     29  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     30  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     31  10000 ????						;			 readability issue, and binary compatibility with disassembled
     32  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     33  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     34  10000 ????						;			 which was broken by the use of segments in this file, as
     35  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     36  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     37  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     38  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     39  10000 ????						;						   it is safe to leave it undefined, and the base address will
     40  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     41  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     42  10000 ????						;			  - register definitions are now generated through assignment
     43  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     44  10000 ????						;			    address architecture.
     45  10000 ????						; 1.0	22/MAR/2003		Initial release
     46  10000 ????
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????
     50  10000 ????						; TIA_BASE_ADDRESS
     51  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     52  10000 ????						; Normally 0, the base address should (externally, before including this file)
     53  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     54  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     55  10000 ????						; < $40 as a bankswitch.
     56  10000 ????
     57  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     58  10000 ????			   -TIA_BASE_ADDRESS =	0
     59  10000 ????				       ENDIF
     60  10000 ????
     61  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     62  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     63  10000 ????						; *OR* by declaring the label before including this file, eg:
     64  10000 ????						; TIA_BASE_ADDRESS = $40
     65  10000 ????						;   include "vcs.h"
     66  10000 ????
     67  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     68  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     69  10000 ????						; for the mirrored ROM hardware registers.
     70  10000 ????
     71  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     72  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     73  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     74  10000 ????
     75  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     76  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     77  10000 ????				       ENDIF
     78  10000 ????
     79  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     80  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     81  10000 ????				       ENDIF
     82  10000 ????
     83  10000 ????						;-------------------------------------------------------------------------------
     84  10000 ????
     85 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     86 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     87 U0000
     88 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     89 U0000
     90 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     91 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     92 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     93 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     94 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     95 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     96 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     97 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     98 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     99 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
    100 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
    101 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    102 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    103 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    104 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    105 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    106 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    107 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    108 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    109 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    110 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    111 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    112 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    113 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    114 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    115 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    116 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    117 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    118 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    119 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    120 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    121 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    122 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    123 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    124 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    125 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    126 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    127 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    128 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    129 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    130 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    131 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    132 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    133 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    134 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    135 U002d
    136 U002d							;-------------------------------------------------------------------------------
    137 U002d
    138 U000e ????				      SEG.U	TIA_REGISTERS_READ
    139 U0000					      ORG	TIA_BASE_READ_ADDRESS
    140 U0000
    141 U0000							;											bit 7	 bit 6
    142 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    143 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    144 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    145 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    146 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    147 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    148 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    149 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    150 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    151 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    152 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    153 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    154 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    155 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    156 U000e
    157 U000e							;-------------------------------------------------------------------------------
    158 U000e
    159 U0298 ????				      SEG.U	RIOT
    160 U0280					      ORG	$280
    161 U0280
    162 U0280							; RIOT MEMORY MAP
    163 U0280
    164 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    165 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    166 U0281
    167 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    168 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    169 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    170 U0284		       00	   INTIM      ds	1	; $284		Timer output
    171 U0285
    172 U0285		       00	   TIMINT     ds	1	; $285
    173 U0286
    174 U0286							; Unused/undefined registers ($285-$294)
    175 U0286
    176 U0286		       00		      ds	1	; $286
    177 U0287		       00		      ds	1	; $287
    178 U0288		       00		      ds	1	; $288
    179 U0289		       00		      ds	1	; $289
    180 U028a		       00		      ds	1	; $28A
    181 U028b		       00		      ds	1	; $28B
    182 U028c		       00		      ds	1	; $28C
    183 U028d		       00		      ds	1	; $28D
    184 U028e		       00		      ds	1	; $28E
    185 U028f		       00		      ds	1	; $28F
    186 U0290		       00		      ds	1	; $290
    187 U0291		       00		      ds	1	; $291
    188 U0292		       00		      ds	1	; $292
    189 U0293		       00		      ds	1	; $293
    190 U0294
    191 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    192 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    193 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    194 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    195 U0298
    196 U0298							;-------------------------------------------------------------------------------
    197 U0298							; The following required for back-compatibility with code which does not use
    198 U0298							; segments.
    199 U0298
    200  10000 ????				       SEG
    201  10000 ????
    202  10000 ????						; EOF
------- FILE C:\Users\jefma\Desktop\gaem\collisionsample\ex_sprite_with_collision_prevention.bas.asm
------- FILE macro.h LEVEL 2 PASS 2
      0  10000 ????				       include	"macro.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; MACRO.H
      4  10000 ????						; Version 1.05, 13/NOVEMBER/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_MACRO =	105
      7  10000 ????
      8  10000 ????						;
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     13  10000 ????						; It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     18  10000 ????						; contents, or would like to add something, please write to me
     19  10000 ????						; (atari2600@taswegian.com) with your contribution.
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						;
     23  10000 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify MACRO.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     27  10000 ????						;
     28  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     29  10000 ????						;
     30  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     31  10000 ????						;			   (standardised macro for vertical synch code)
     32  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     33  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     34  10000 ????						; 1.0	22/MAR/2003		Initial release
     35  10000 ????
     36  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     37  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     38  10000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     39  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     40  10000 ????						;   registers and require them to be defined first).
     41  10000 ????
     42  10000 ????						; Available macros...
     43  10000 ????						;   SLEEP n		 - sleep for n cycles
     44  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     45  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     46  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????						; SLEEP duration
     50  10000 ????						; Original author: Thomas Jentzsch
     51  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     52  10000 ????						; useful for code where precise timing is required.
     53  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     54  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     55  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     56  10000 ????
     57  10000 ????				       MAC	sleep
     58  10000 ????			    .CYCLES    SET	{1}
     59  10000 ????
     60  10000 ????				       IF	.CYCLES < 2
     61  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     62  10000 ????				       ERR
     63  10000 ????				       ENDIF
     64  10000 ????
     65  10000 ????				       IF	.CYCLES & 1
     66  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     67  10000 ????				       nop	0
     68  10000 ????				       ELSE
     69  10000 ????				       bit	VSYNC
     70  10000 ????				       ENDIF
     71  10000 ????			    .CYCLES    SET	.CYCLES - 3
     72  10000 ????				       ENDIF
     73  10000 ????
     74  10000 ????				       REPEAT	.CYCLES / 2
     75  10000 ????				       nop
     76  10000 ????				       REPEND
     77  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     78  10000 ????
     79  10000 ????						;-------------------------------------------------------------------------------
     80  10000 ????						; VERTICAL_SYNC
     81  10000 ????						; Original author: Manuel Polik
     82  10000 ????						; Inserts the code required for a proper 3 scannline 
     83  10000 ????						; vertical sync sequence
     84  10000 ????						;
     85  10000 ????						; Note: Alters the accumulator
     86  10000 ????						;
     87  10000 ????						; IN:
     88  10000 ????						; OUT: A = 1
     89  10000 ????
     90  10000 ????				       MAC	vertical_sync
     91  10000 ????				       LDA	#$02	; A = VSYNC enable
     92  10000 ????				       STA	WSYNC	; Finish current line
     93  10000 ????				       STA	VSYNC	; Start vertical sync
     94  10000 ????				       STA	WSYNC	; 1st line vertical sync
     95  10000 ????				       STA	WSYNC	; 2nd line vertical sync
     96  10000 ????				       LSR		; A = VSYNC disable
     97  10000 ????				       STA	WSYNC	; 3rd line vertical sync
     98  10000 ????				       STA	VSYNC	; Stop vertical sync
     99  10000 ????				       ENDM
    100  10000 ????
    101  10000 ????						;-------------------------------------------------------------------------------
    102  10000 ????						; CLEAN_START
    103  10000 ????						; Original author: Andrew Davie
    104  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    105  10000 ????						; Sets stack pointer to $FF, and all registers to 0
    106  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    107  10000 ????						; Use as very first section of code on boot (ie: at reset)
    108  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    109  10000 ????
    110  10000 ????				       MAC	clean_start
    111  10000 ????				       sei
    112  10000 ????				       cld
    113  10000 ????
    114  10000 ????				       ldx	#0
    115  10000 ????				       txa
    116  10000 ????				       tay
    117  10000 ????			    .CLEAR_STACK dex
    118  10000 ????				       txs
    119  10000 ????				       pha
    120  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    121  10000 ????
    122  10000 ????				       ENDM
    123  10000 ????
    124  10000 ????						;-------------------------------------------------------
    125  10000 ????						; SET_POINTER
    126  10000 ????						; Original author: Manuel Rotschkar
    127  10000 ????						;
    128  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    129  10000 ????						;
    130  10000 ????						; Usage: SET_POINTER pointer, address
    131  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    132  10000 ????						;
    133  10000 ????						; Note: Alters the accumulator, NZ flags
    134  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    135  10000 ????						; IN 2: absolute address
    136  10000 ????
    137  10000 ????				       MAC	set_pointer
    138  10000 ????			    .POINTER   SET	{1}
    139  10000 ????			    .ADDRESS   SET	{2}
    140  10000 ????
    141  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    142  10000 ????				       STA	.POINTER	; Store in pointer
    143  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    144  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    145  10000 ????
    146  10000 ????				       ENDM
    147  10000 ????
    148  10000 ????						; EOF
------- FILE C:\Users\jefma\Desktop\gaem\collisionsample\ex_sprite_with_collision_prevention.bas.asm
------- FILE 2600basic.h LEVEL 2 PASS 2
      0  10000 ????				       include	"2600basic.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????				       processor	6502
------- FILE vcs.h LEVEL 3 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; VCS.H
      4  10000 ????						; Version 1.05, 13/November/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_VCS =	105
      7  10000 ????
      8  10000 ????						; THIS IS A PRELIMINARY RELEASE OF *THE* "STANDARD" VCS.H
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines hardware registers and memory mapping for the
     13  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the original author(s) of this file, and to everyone who has
     18  10000 ????						; contributed to understanding the Atari 2600.  If you take issue with the
     19  10000 ????						; contents, or naming of registers, please write to me (atari2600@taswegian.com)
     20  10000 ????						; with your views.  Please contribute, if you think you can improve this
     21  10000 ????						; file!
     22  10000 ????						;
     23  10000 ????						; Latest Revisions...
     24  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     25  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     26  10000 ????						;			    This will allow conditional code to verify VCS.H being
     27  10000 ????						;			    used for code assembly.
     28  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     29  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     30  10000 ????						;			 mirrored reading/writing differences.	This is more a 
     31  10000 ????						;			 readability issue, and binary compatibility with disassembled
     32  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     33  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     34  10000 ????						;			 which was broken by the use of segments in this file, as
     35  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     36  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     37  10000 ????						; 1.01				Constant offset added to allow use for 3F-style bankswitching
     38  10000 ????						;						 - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     39  10000 ????						;						   it is safe to leave it undefined, and the base address will
     40  10000 ????						;						   be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     41  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     42  10000 ????						;			  - register definitions are now generated through assignment
     43  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     44  10000 ????						;			    address architecture.
     45  10000 ????						; 1.0	22/MAR/2003		Initial release
     46  10000 ????
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????
     50  10000 ????						; TIA_BASE_ADDRESS
     51  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     52  10000 ????						; Normally 0, the base address should (externally, before including this file)
     53  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     54  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     55  10000 ????						; < $40 as a bankswitch.
     56  10000 ????
     57  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     58  10000 ????			   -TIA_BASE_ADDRESS =	0
     59  10000 ????				       ENDIF
     60  10000 ????
     61  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     62  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     63  10000 ????						; *OR* by declaring the label before including this file, eg:
     64  10000 ????						; TIA_BASE_ADDRESS = $40
     65  10000 ????						;   include "vcs.h"
     66  10000 ????
     67  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     68  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     69  10000 ????						; for the mirrored ROM hardware registers.
     70  10000 ????
     71  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     72  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined, 
     73  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     74  10000 ????
     75  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     76  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     77  10000 ????				       ENDIF
     78  10000 ????
     79  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     80  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     81  10000 ????				       ENDIF
     82  10000 ????
     83  10000 ????						;-------------------------------------------------------------------------------
     84  10000 ????
     85 U002d					      SEG.U	TIA_REGISTERS_WRITE
     86 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     87 U0000
     88 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     89 U0000
     90 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     91 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     92 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     93 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     94 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     95 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     96 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     97 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     98 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     99 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
    100 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
    101 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    102 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    103 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    104 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    105 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    106 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    107 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    108 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    109 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    110 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    111 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    112 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    113 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    114 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    115 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    116 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    117 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    118 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    119 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    120 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    121 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    122 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    123 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    124 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    125 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    126 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    127 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    128 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    129 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    130 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    131 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    132 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    133 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    134 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    135 U002d
    136 U002d							;-------------------------------------------------------------------------------
    137 U002d
    138 U000e					      SEG.U	TIA_REGISTERS_READ
    139 U0000					      ORG	TIA_BASE_READ_ADDRESS
    140 U0000
    141 U0000							;											bit 7	 bit 6
    142 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    143 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    144 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    145 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    146 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    147 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    148 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    149 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    150 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    151 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    152 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    153 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    154 U000c		       00	   INPT4      ds	1	; $0C		x000 0000	 Read Input (Trigger) 0
    155 U000d		       00	   INPT5      ds	1	; $0D		x000 0000	 Read Input (Trigger) 1
    156 U000e
    157 U000e							;-------------------------------------------------------------------------------
    158 U000e
    159 U0298					      SEG.U	RIOT
    160 U0280					      ORG	$280
    161 U0280
    162 U0280							; RIOT MEMORY MAP
    163 U0280
    164 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    165 U0281							;			Bits 4-7 for player 1.  Bits 0-3 for player 2.
    166 U0281
    167 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    168 U0282		       00	   SWCHB      ds	1	; $282		Port B data (console switches)
    169 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    170 U0284		       00	   INTIM      ds	1	; $284		Timer output
    171 U0285
    172 U0285		       00	   TIMINT     ds	1	; $285
    173 U0286
    174 U0286							; Unused/undefined registers ($285-$294)
    175 U0286
    176 U0286		       00		      ds	1	; $286
    177 U0287		       00		      ds	1	; $287
    178 U0288		       00		      ds	1	; $288
    179 U0289		       00		      ds	1	; $289
    180 U028a		       00		      ds	1	; $28A
    181 U028b		       00		      ds	1	; $28B
    182 U028c		       00		      ds	1	; $28C
    183 U028d		       00		      ds	1	; $28D
    184 U028e		       00		      ds	1	; $28E
    185 U028f		       00		      ds	1	; $28F
    186 U0290		       00		      ds	1	; $290
    187 U0291		       00		      ds	1	; $291
    188 U0292		       00		      ds	1	; $292
    189 U0293		       00		      ds	1	; $293
    190 U0294
    191 U0294		       00	   TIM1T      ds	1	; $294		set 1 clock interval
    192 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval
    193 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval
    194 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval
    195 U0298
    196 U0298							;-------------------------------------------------------------------------------
    197 U0298							; The following required for back-compatibility with code which does not use
    198 U0298							; segments.
    199 U0298
    200  10000 ????				       SEG
    201  10000 ????
    202  10000 ????						; EOF
------- FILE 2600basic.h
------- FILE macro.h LEVEL 3 PASS 2
      0  10000 ????				       include	"macro.h"
      1  10000 ????						; Provided under the CC0 license. See the included LICENSE.txt for details.
      2  10000 ????
      3  10000 ????						; MACRO.H
      4  10000 ????						; Version 1.05, 13/NOVEMBER/2003
      5  10000 ????
      6  10000 ????		00 69	    VERSION_MACRO =	105
      7  10000 ????
      8  10000 ????						;
      9  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
     10  10000 ????						; PLEASE DO *NOT* REDISTRIBUTE MODIFIED VERSIONS OF THIS FILE!
     11  10000 ????						;
     12  10000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     13  10000 ????						; It is distributed as a companion machine-specific support package
     14  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     15  10000 ????						; available at at http://www.atari2600.org/dasm
     16  10000 ????						;
     17  10000 ????						; Many thanks to the people who have contributed.  If you take issue with the
     18  10000 ????						; contents, or would like to add something, please write to me
     19  10000 ????						; (atari2600@taswegian.com) with your contribution.
     20  10000 ????						;
     21  10000 ????						; Latest Revisions...
     22  10000 ????						;
     23  10000 ????						; 1.05  14/NOV/2003	  - Added VERSION_MACRO equate (which will reflect 100x version #)
     24  10000 ????						;			    This will allow conditional code to verify MACRO.H being
     25  10000 ????						;			    used for code assembly.
     26  10000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     27  10000 ????						;
     28  10000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     29  10000 ????						;
     30  10000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     31  10000 ????						;			   (standardised macro for vertical synch code)
     32  10000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added. 
     33  10000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     34  10000 ????						; 1.0	22/MAR/2003		Initial release
     35  10000 ????
     36  10000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage, 
     37  10000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     38  10000 ????						;   If you do not allow illegal opcode usage, you must include this file 
     39  10000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     40  10000 ????						;   registers and require them to be defined first).
     41  10000 ????
     42  10000 ????						; Available macros...
     43  10000 ????						;   SLEEP n		 - sleep for n cycles
     44  10000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     45  10000 ????						;   CLEAN_START	 - set machine to known state on startup
     46  10000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     47  10000 ????
     48  10000 ????						;-------------------------------------------------------------------------------
     49  10000 ????						; SLEEP duration
     50  10000 ????						; Original author: Thomas Jentzsch
     51  10000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     52  10000 ????						; useful for code where precise timing is required.
     53  10000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     54  10000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     55  10000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     56  10000 ????
     57  10000 ????				       MAC	sleep
     58  10000 ????			    .CYCLES    SET	{1}
     59  10000 ????
     60  10000 ????				       IF	.CYCLES < 2
     61  10000 ????				       ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     62  10000 ????				       ERR
     63  10000 ????				       ENDIF
     64  10000 ????
     65  10000 ????				       IF	.CYCLES & 1
     66  10000 ????				       IFNCONST	NO_ILLEGAL_OPCODES
     67  10000 ????				       nop	0
     68  10000 ????				       ELSE
     69  10000 ????				       bit	VSYNC
     70  10000 ????				       ENDIF
     71  10000 ????			    .CYCLES    SET	.CYCLES - 3
     72  10000 ????				       ENDIF
     73  10000 ????
     74  10000 ????				       REPEAT	.CYCLES / 2
     75  10000 ????				       nop
     76  10000 ????				       REPEND
     77  10000 ????				       ENDM		;usage: SLEEP n (n>1)
     78  10000 ????
     79  10000 ????						;-------------------------------------------------------------------------------
     80  10000 ????						; VERTICAL_SYNC
     81  10000 ????						; Original author: Manuel Polik
     82  10000 ????						; Inserts the code required for a proper 3 scannline 
     83  10000 ????						; vertical sync sequence
     84  10000 ????						;
     85  10000 ????						; Note: Alters the accumulator
     86  10000 ????						;
     87  10000 ????						; IN:
     88  10000 ????						; OUT: A = 1
     89  10000 ????
     90  10000 ????				       MAC	vertical_sync
     91  10000 ????				       LDA	#$02	; A = VSYNC enable
     92  10000 ????				       STA	WSYNC	; Finish current line
     93  10000 ????				       STA	VSYNC	; Start vertical sync
     94  10000 ????				       STA	WSYNC	; 1st line vertical sync
     95  10000 ????				       STA	WSYNC	; 2nd line vertical sync
     96  10000 ????				       LSR		; A = VSYNC disable
     97  10000 ????				       STA	WSYNC	; 3rd line vertical sync
     98  10000 ????				       STA	VSYNC	; Stop vertical sync
     99  10000 ????				       ENDM
    100  10000 ????
    101  10000 ????						;-------------------------------------------------------------------------------
    102  10000 ????						; CLEAN_START
    103  10000 ????						; Original author: Andrew Davie
    104  10000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    105  10000 ????						; Sets stack pointer to $FF, and all registers to 0
    106  10000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    107  10000 ????						; Use as very first section of code on boot (ie: at reset)
    108  10000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    109  10000 ????
    110  10000 ????				       MAC	clean_start
    111  10000 ????				       sei
    112  10000 ????				       cld
    113  10000 ????
    114  10000 ????				       ldx	#0
    115  10000 ????				       txa
    116  10000 ????				       tay
    117  10000 ????			    .CLEAR_STACK dex
    118  10000 ????				       txs
    119  10000 ????				       pha
    120  10000 ????				       bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    121  10000 ????
    122  10000 ????				       ENDM
    123  10000 ????
    124  10000 ????						;-------------------------------------------------------
    125  10000 ????						; SET_POINTER
    126  10000 ????						; Original author: Manuel Rotschkar
    127  10000 ????						;
    128  10000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    129  10000 ????						;
    130  10000 ????						; Usage: SET_POINTER pointer, address
    131  10000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    132  10000 ????						;
    133  10000 ????						; Note: Alters the accumulator, NZ flags
    134  10000 ????						; IN 1: 2 byte RAM location reserved for pointer
    135  10000 ????						; IN 2: absolute address
    136  10000 ????
    137  10000 ????				       MAC	set_pointer
    138  10000 ????			    .POINTER   SET	{1}
    139  10000 ????			    .ADDRESS   SET	{2}
    140  10000 ????
    141  10000 ????				       LDA	#<.ADDRESS	; Get Lowbyte of Address
    142  10000 ????				       STA	.POINTER	; Store in pointer
    143  10000 ????				       LDA	#>.ADDRESS	; Get Hibyte of Address
    144  10000 ????				       STA	.POINTER+1	; Store in pointer+1
    145  10000 ????
    146  10000 ????				       ENDM
    147  10000 ????
    148  10000 ????						; EOF
------- FILE 2600basic.h
------- FILE 2600basic_variable_redefs.h LEVEL 3 PASS 2
      0  10000 ????				       include	"2600basic_variable_redefs.h"
      1  10000 ????						; This file contains variable mapping and other information for the current project.
      2  10000 ????
      3  10000 ????		00 01	    noscore    =	1
      4  10000 ????
      5  10000 ????		00 99	    _P_Edge_Right =	153
      6  10000 ????
      7  10000 ????		00 01	    _P_Edge_Left =	1
      8  10000 ????
      9  10000 ????		00 58	    _P_Edge_Bottom =	88
     10  10000 ????
     11  10000 ????		00 09	    _P_Edge_Top =	9
     12  10000 ????
     13  10000 ????		00 ed	    rand16     =	z
     14  10000 ????
     15  10000 ????		00 ec	    _Bit4_Toggle_Screen =	y
     16  10000 ????
     17  10000 ????		00 ec	    _Bit0_Reset_Restrainer =	y
     18  10000 ????
     19  10000 ????		00 ec	    _BitOp_01  =	y
     20  10000 ????
------- FILE 2600basic.h
      7  10000 ????
      8  10000 ????		00 80	    player0x   =	$80
      9  10000 ????		00 81	    player1x   =	$81
     10  10000 ????		00 82	    missile0x  =	$82
     11  10000 ????		00 83	    missile1x  =	$83
     12  10000 ????		00 84	    ballx      =	$84
     13  10000 ????
     14  10000 ????		00 85	    objecty    =	$85
     15  10000 ????		00 85	    player0y   =	$85
     16  10000 ????		00 86	    player1y   =	$86
     17  10000 ????		00 87	    missile1height =	$87
     18  10000 ????		00 88	    missile1y  =	$88
     19  10000 ????		00 89	    bally      =	$89
     20  10000 ????
     21  10000 ????		00 87	    player1color =	$87	; replaces missile 1
     22  10000 ????
     23  10000 ????		00 8a	    player0pointer =	$8A	;uses $8A-$8B
     24  10000 ????		00 8a	    player0pointerlo =	$8A
     25  10000 ????		00 8b	    player0pointerhi =	$8B
     26  10000 ????		00 8c	    player1pointer =	$8C	; $8C-$8D
     27  10000 ????		00 8c	    player1pointerlo =	$8C
     28  10000 ????		00 8d	    player1pointerhi =	$8D
     29  10000 ????
     30  10000 ????		00 8e	    player0height =	$8E
     31  10000 ????		00 8f	    player1height =	$8F
     32  10000 ????		00 90	    missile0height =	$90
     33  10000 ????		00 91	    missile0y  =	$91
     34  10000 ????		00 92	    ballheight =	$92
     35  10000 ????
     36  10000 ????		00 90	    currentpaddle =	$90	; replaces missile 0 (and can't be used with playercolor)
     37  10000 ????		00 91	    paddle     =	$91	; replaces missile 0
     38  10000 ????		00 82	    player0colorstore =	$82	; replaces missile 0
     39  10000 ????		00 90	    player0color =	$90	; replaces missile 0
     40  10000 ????
     41  10000 ????		00 93	    score      =	$93	; $93-$95
     42  10000 ????		00 96	    scorepointers =	$96	; $96-$9B = 6 bytes
     43  10000 ????		00 9c	    temp1      =	$9C	;used by kernel.  can be used in program too, but
     44  10000 ????		00 9d	    temp2      =	$9D	;are obliterated when drawscreen is called.
     45  10000 ????		00 9e	    temp3      =	$9E
     46  10000 ????		00 9f	    temp4      =	$9F
     47  10000 ????		00 a0	    temp5      =	$A0
     48  10000 ????		00 a1	    temp6      =	$A1
     49  10000 ????
     50  10000 ????		00 a2	    rand       =	$A2
     51  10000 ????		00 a3	    scorecolor =	$A3
     52  10000 ????
     53  10000 ????		00 a4	    var0       =	$A4
     54  10000 ????		00 a5	    var1       =	$A5
     55  10000 ????		00 a6	    var2       =	$A6
     56  10000 ????		00 a7	    var3       =	$A7
     57  10000 ????		00 a8	    var4       =	$A8
     58  10000 ????		00 a9	    var5       =	$A9
     59  10000 ????		00 aa	    var6       =	$AA
     60  10000 ????		00 ab	    var7       =	$AB
     61  10000 ????		00 ac	    var8       =	$AC
     62  10000 ????		00 ad	    var9       =	$AD
     63  10000 ????		00 ae	    var10      =	$AE
     64  10000 ????		00 af	    var11      =	$AF
     65  10000 ????		00 b0	    var12      =	$B0
     66  10000 ????		00 b1	    var13      =	$B1
     67  10000 ????		00 b2	    var14      =	$B2
     68  10000 ????		00 b3	    var15      =	$B3
     69  10000 ????		00 b4	    var16      =	$B4
     70  10000 ????		00 b5	    var17      =	$B5
     71  10000 ????		00 b6	    var18      =	$B6
     72  10000 ????		00 b7	    var19      =	$B7
     73  10000 ????		00 b8	    var20      =	$B8
     74  10000 ????		00 b9	    var21      =	$B9
     75  10000 ????		00 ba	    var22      =	$BA
     76  10000 ????		00 bb	    var23      =	$BB
     77  10000 ????		00 bc	    var24      =	$BC
     78  10000 ????		00 bd	    var25      =	$BD
     79  10000 ????		00 be	    var26      =	$BE
     80  10000 ????		00 bf	    var27      =	$BF
     81  10000 ????		00 c0	    var28      =	$C0
     82  10000 ????		00 c1	    var29      =	$C1
     83  10000 ????		00 c2	    var30      =	$C2
     84  10000 ????		00 c3	    var31      =	$C3
     85  10000 ????		00 c4	    var32      =	$C4
     86  10000 ????		00 c5	    var33      =	$C5
     87  10000 ????		00 c6	    var34      =	$C6
     88  10000 ????		00 c7	    var35      =	$C7
     89  10000 ????		00 c8	    var36      =	$C8
     90  10000 ????		00 c9	    var37      =	$C9
     91  10000 ????		00 ca	    var38      =	$CA
     92  10000 ????		00 cb	    var39      =	$CB
     93  10000 ????		00 cc	    var40      =	$CC
     94  10000 ????		00 cd	    var41      =	$CD
     95  10000 ????		00 ce	    var42      =	$CE
     96  10000 ????		00 cf	    var43      =	$CF
     97  10000 ????		00 d0	    var44      =	$D0
     98  10000 ????		00 d1	    var45      =	$D1
     99  10000 ????		00 d2	    var46      =	$D2
    100  10000 ????		00 d3	    var47      =	$D3
    101  10000 ????
    102  10000 ????		00 d4	    A	       =	$d4
    103  10000 ????		00 d4	    a	       =	$d4
    104  10000 ????		00 d5	    B	       =	$d5
    105  10000 ????		00 d5	    b	       =	$d5
    106  10000 ????		00 d6	    C	       =	$d6
    107  10000 ????		00 d6	    c	       =	$d6
    108  10000 ????		00 d7	    D	       =	$d7
    109  10000 ????		00 d7	    d	       =	$d7
    110  10000 ????		00 d8	    E	       =	$d8
    111  10000 ????		00 d8	    e	       =	$d8
    112  10000 ????		00 d9	    F	       =	$d9
    113  10000 ????		00 d9	    f	       =	$d9
    114  10000 ????		00 da	    G	       =	$da
    115  10000 ????		00 da	    g	       =	$da
    116  10000 ????		00 db	    H	       =	$db
    117  10000 ????		00 db	    h	       =	$db
    118  10000 ????		00 dc	    I	       =	$dc
    119  10000 ????		00 dc	    i	       =	$dc
    120  10000 ????		00 dd	    J	       =	$dd
    121  10000 ????		00 dd	    j	       =	$dd
    122  10000 ????		00 de	    K	       =	$de
    123  10000 ????		00 de	    k	       =	$de
    124  10000 ????		00 df	    L	       =	$df
    125  10000 ????		00 df	    l	       =	$df
    126  10000 ????		00 e0	    M	       =	$e0
    127  10000 ????		00 e0	    m	       =	$e0
    128  10000 ????		00 e1	    N	       =	$e1
    129  10000 ????		00 e1	    n	       =	$e1
    130  10000 ????		00 e2	    O	       =	$e2
    131  10000 ????		00 e2	    o	       =	$e2
    132  10000 ????		00 e3	    P	       =	$e3
    133  10000 ????		00 e3	    p	       =	$e3
    134  10000 ????		00 e4	    Q	       =	$e4
    135  10000 ????		00 e4	    q	       =	$e4
    136  10000 ????		00 e5	    R	       =	$e5
    137  10000 ????		00 e5	    r	       =	$e5
    138  10000 ????		00 e6	    S	       =	$e6
    139  10000 ????		00 e6	    s	       =	$e6
    140  10000 ????		00 e7	    T	       =	$e7
    141  10000 ????		00 e7	    t	       =	$e7
    142  10000 ????		00 e8	    U	       =	$e8
    143  10000 ????		00 e8	    u	       =	$e8
    144  10000 ????		00 e9	    V	       =	$e9
    145  10000 ????		00 e9	    v	       =	$e9
    146  10000 ????		00 ea	    W	       =	$ea
    147  10000 ????		00 ea	    w	       =	$ea
    148  10000 ????		00 eb	    X	       =	$eb
    149  10000 ????		00 eb	    x	       =	$eb
    150  10000 ????		00 ec	    Y	       =	$ec
    151  10000 ????		00 ec	    y	       =	$ec
    152  10000 ????		00 ed	    Z	       =	$ed
    153  10000 ????		00 ed	    z	       =	$ed
    154  10000 ????
    155  10000 ????		00 ee	    temp7      =	$ee	; This is used to aid in bankswitching
    156  10000 ????		00 ef	    playfieldpos =	$ef
    157  10000 ????
    158  10000 ????						; available for other uses, or if unused, provide more stack space
    159  10000 ????
    160  10000 ????		00 f0	    aux1       =	$f0
    161  10000 ????		00 f1	    aux2       =	$f1
    162  10000 ????		00 f2	    aux3       =	$f2
    163  10000 ????		00 f3	    aux4       =	$f3
    164  10000 ????		00 f4	    aux5       =	$f4
    165  10000 ????		00 f5	    aux6       =	$f5
    166  10000 ????
    167  10000 ????						; playfield color/height pointers
    168  10000 ????		00 f0	    pfcolortable =	$f0	; and $d5
    169  10000 ????		00 f0	    pfheighttable =	$f0	; and $d5
    170  10000 ????						; the above pointers are the same because if color and height are both used together,
    171  10000 ????						; they must used absolute indexed and cannot use pointers
    172  10000 ????
    173  10000 ????		00 f2	    lifepointer =	$f2	; pointer to "lives" shape
    174  10000 ????						; upper 3 bits of $f2 contain the number of lives
    175  10000 ????		00 f4	    lifecolor  =	$f4
    176  10000 ????		00 f3	    lives      =	$f3	; # lives >> 5
    177  10000 ????		00 f5	    statusbarlength =	$f5	; only uses upper 5 bits; other bits free
    178  10000 ????
    179  10000 ????		00 f2	    pfscore1   =	$f2	; optional playfield bytes in score
    180  10000 ????		00 f3	    pfscore2   =	$f3
    181  10000 ????		00 f4	    pfscorecolor =	$f4
    182  10000 ????
    183  10000 ????		00 f6	    stack1     =	$f6
    184  10000 ????		00 f7	    stack2     =	$f7
    185  10000 ????		00 f8	    stack3     =	$f8
    186  10000 ????		00 f9	    stack4     =	$f9
    187  10000 ????						; the stack bytes above may be used in the kernel
    188  10000 ????						; stack = F6-F7, F8-F9, FA-FB, FC-FD, FE-FF
    189  10000 ????
    190  10000 ????				       MAC	return
    191  10000 ????				       ifnconst	bankswitch
    192  10000 ????				       rts
    193  10000 ????				       else
    194  10000 ????				       jmp	BS_return
    195  10000 ????				       endif
    196  10000 ????				       ENDM		; auto-return from either a regular or bankswitched module
    197  10000 ????
    198  10000 ????			   -	       ifconst	superchip
    199  10000 ????			   -playfieldbase =	$10D0
    200  10000 ????			   -	       include	superchip.h
    201  10000 ????				       else
    202  10000 ????		00 a4	    playfieldbase =	$A4
    203  10000 ????				       endif
    204  10000 ????
    205  10000 ????				       ifnconst	pfhalfwidth
    206  10000 ????		00 04	    pfwidth    =	4
    207  10000 ????		00 0e	    PF1L       =	PF1
    208  10000 ????		00 0f	    PF2L       =	PF2
    209  10000 ????		00 0e	    PF1R       =	PF1
    210  10000 ????		00 0f	    PF2R       =	PF2
    211  10000 ????		00 00	    pfadjust   =	0
    212  10000 ????			   -	       else
    213  10000 ????			   -pfwidth    =	2
    214  10000 ????			   -	       ifconst	pfcenter
    215  10000 ????			   -PF1L       =	$3F	; no effect
    216  10000 ????			   -PF2L       =	PF2
    217  10000 ????			   -PF1R       =	$3F
    218  10000 ????			   -PF2R       =	PF2	; no effect
    219  10000 ????			   -pfadjust   =	1
    220  10000 ????			   -	       else
    221  10000 ????			   -PF1L       =	PF1
    222  10000 ????			   -PF2L       =	PF2
    223  10000 ????			   -PF1R       =	$3F	; no effect
    224  10000 ????			   -PF2R       =	$3F	; no effect
    225  10000 ????			   -pfadjust   =	0
    226  10000 ????			   -	       endif
    227  10000 ????				       endif
    228  10000 ????
    229  10000 ????						; define playfield start based on height
    230  10000 ????				       ifnconst	pfres
    231  10000 ????		00 a4	    playfield  =	playfieldbase
    232  10000 ????			   -	       else
    233  10000 ????			   -playfield  =	playfieldbase-(pfres-12*(4/pfwidth))*pfwidth
    234  10000 ????				       endif
------- FILE C:\Users\jefma\Desktop\gaem\collisionsample\ex_sprite_with_collision_prevention.bas.asm
------- FILE 2600basic_variable_redefs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"2600basic_variable_redefs.h"
      1  10000 ????						; This file contains variable mapping and other information for the current project.
      2  10000 ????
      3  10000 ????		00 01	    noscore    =	1
      4  10000 ????
      5  10000 ????		00 99	    _P_Edge_Right =	153
      6  10000 ????
      7  10000 ????		00 01	    _P_Edge_Left =	1
      8  10000 ????
      9  10000 ????		00 58	    _P_Edge_Bottom =	88
     10  10000 ????
     11  10000 ????		00 09	    _P_Edge_Top =	9
     12  10000 ????
     13  10000 ????		00 ed	    rand16     =	z
     14  10000 ????
     15  10000 ????		00 ec	    _Bit4_Toggle_Screen =	y
     16  10000 ????
     17  10000 ????		00 ec	    _Bit0_Reset_Restrainer =	y
     18  10000 ????
     19  10000 ????		00 ec	    _BitOp_01  =	y
     20  10000 ????
------- FILE C:\Users\jefma\Desktop\gaem\collisionsample\ex_sprite_with_collision_prevention.bas.asm
      8  10000 ????			   -	       ifconst	bankswitch
      9  10000 ????			   -	       if	bankswitch == 8
     10  10000 ????			   -	       ORG	$1000
     11  10000 ????			   -	       RORG	$D000
     12  10000 ????			   -	       endif
     13  10000 ????			   -	       if	bankswitch == 16
     14  10000 ????			   -	       ORG	$1000
     15  10000 ????			   -	       RORG	$9000
     16  10000 ????			   -	       endif
     17  10000 ????			   -	       if	bankswitch == 32
     18  10000 ????			   -	       ORG	$1000
     19  10000 ????			   -	       RORG	$1000
     20  10000 ????			   -	       endif
     21  10000 ????			   -	       if	bankswitch == 64
     22  10000 ????			   -	       ORG	$1000
     23  10000 ????			   -	       RORG	$1000
     24  10000 ????			   -	       endif
     25  10000 ????				       else
     26  f000					      ORG	$F000
     27  f000					      endif
     28  f000
     29  f000				  -	      ifconst	bankswitch_hotspot
     30  f000				  -	      if	bankswitch_hotspot = $083F	; 0840 bankswitching hotspot
     31  f000				  -	      .byte	0	; stop unexpected bankswitches
     32  f000				  -	      endif
     33  f000					      endif
     34  f000							; Provided under the CC0 license. See the included LICENSE.txt for details.
     35  f000
     36  f000				   start
     37  f000		       78		      sei
     38  f001		       d8		      cld
     39  f002		       a0 00		      ldy	#0
     40  f004		       a5 d0		      lda	$D0
     41  f006		       c9 2c		      cmp	#$2C	;check RAM location #1
     42  f008		       d0 07		      bne	MachineIs2600
     43  f00a		       a5 d1		      lda	$D1
     44  f00c		       c9 a9		      cmp	#$A9	;check RAM location #2
     45  f00e		       d0 01		      bne	MachineIs2600
     46  f010		       88		      dey
     47  f011				   MachineIs2600
     48  f011		       a2 00		      ldx	#0
     49  f013		       8a		      txa
     50  f014				   clearmem
     51  f014		       e8		      inx
     52  f015		       9a		      txs
     53  f016		       48		      pha
     54  f017		       d0 fb		      bne	clearmem
     55  f019		       84 9c		      sty	temp1
     56  f01b					      ifnconst	multisprite
     57  f01b				  -	      ifconst	pfrowheight
     58  f01b				  -	      lda	#pfrowheight
     59  f01b					      else
     60  f01b				  -	      ifconst	pfres
     61  f01b				  -	      lda	#(96/pfres)
     62  f01b					      else
     63  f01b		       a9 08		      lda	#8
     64  f01d					      endif
     65  f01d					      endif
     66  f01d		       85 ef		      sta	playfieldpos
     67  f01f					      endif
     68  f01f		       a2 05		      ldx	#5
     69  f021				   initscore
     70  f021		       a9 9c		      lda	#<scoretable
     71  f023		       95 96		      sta	scorepointers,x
     72  f025		       ca		      dex
     73  f026		       10 f9		      bpl	initscore
     74  f028		       a9 01		      lda	#1
     75  f02a		       85 0a		      sta	CTRLPF
     76  f02c		       0d 84 02 	      ora	INTIM
     77  f02f		       85 a2		      sta	rand
     78  f031
     79  f031				  -	      ifconst	multisprite
     80  f031				  -	      jsr	multisprite_setup
     81  f031					      endif
     82  f031
     83  f031					      ifnconst	bankswitch
     84  f031		       4c cc f3 	      jmp	game
     85  f034				  -	      else
     86  f034				  -	      lda	#>(game-1)
     87  f034				  -	      pha
     88  f034				  -	      lda	#<(game-1)
     89  f034				  -	      pha
     90  f034				  -	      pha
     91  f034				  -	      pha
     92  f034				  -	      ldx	#1
     93  f034				  -	      jmp	BS_jsr
     94  f034					      endif
     95  f034							; Provided under the CC0 license. See the included LICENSE.txt for details.
     96  f034
     97  f034							; This is a 2-line kernel!
     98  f034					      ifnconst	vertical_reflect
     99  f034				   kernel
    100  f034					      endif
    101  f034		       85 02		      sta	WSYNC
    102  f036		       a9 ff		      lda	#255
    103  f038		       8d 96 02 	      sta	TIM64T
    104  f03b
    105  f03b		       a9 01		      lda	#1
    106  f03d		       85 27		      sta	VDELBL
    107  f03f		       85 25		      sta	VDELP0
    108  f041		       a6 92		      ldx	ballheight
    109  f043		       e8		      inx
    110  f044		       e8		      inx
    111  f045		       86 9f		      stx	temp4
    112  f047		       a5 86		      lda	player1y
    113  f049		       85 9e		      sta	temp3
    114  f04b
    115  f04b				  -	      ifconst	shakescreen
    116  f04b				  -	      jsr	doshakescreen
    117  f04b					      else
    118  f04b		       a6 90		      ldx	missile0height
    119  f04d		       e8		      inx
    120  f04e					      endif
    121  f04e
    122  f04e		       e8		      inx
    123  f04f		       86 f6		      stx	stack1
    124  f051
    125  f051		       a5 89		      lda	bally
    126  f053		       85 f7		      sta	stack2
    127  f055
    128  f055		       a5 85		      lda	player0y
    129  f057		       a2 00		      ldx	#0
    130  f059		       85 02		      sta	WSYNC
    131  f05b		       86 1b		      stx	GRP0
    132  f05d		       86 1c		      stx	GRP1
    133  f05f		       86 0e		      stx	PF1L
    134  f061		       86 0f		      stx	PF2
    135  f063		       86 2c		      stx	CXCLR
    136  f065				  -	      ifconst	readpaddle
    137  f065				  -	      stx	paddle
    138  f065					      else
      0  f065					      sleep	3
      1  f065				   .CYCLES    SET	3
      2  f065
      3  f065				  -	      IF	.CYCLES < 2
      4  f065				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f065				  -	      ERR
      6  f065					      ENDIF
      7  f065
      8  f065					      IF	.CYCLES & 1
      9  f065					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f065		       04 00		      nop	0
     11  f067				  -	      ELSE
     12  f067				  -	      bit	VSYNC
     13  f067					      ENDIF
     14  f067				   .CYCLES    SET	.CYCLES - 3
     15  f067					      ENDIF
     16  f067
     17  f067				  -	      REPEAT	.CYCLES / 2
     18  f067				  -	      nop
     19  f067					      REPEND
    140  f067					      endif
    141  f067
    142  f067		       95 9d		      sta	temp2,x
    143  f069
    144  f069							;store these so they can be retrieved later
    145  f069					      ifnconst	pfres
    146  f069		       a2 54		      ldx	#128-44+(4-pfwidth)*12
    147  f06b				  -	      else
    148  f06b				  -	      ldx	#132-pfres*pfwidth
    149  f06b					      endif
    150  f06b
    151  f06b		       c6 85		      dec	player0y
    152  f06d
    153  f06d		       a5 91		      lda	missile0y
    154  f06f		       85 a0		      sta	temp5
    155  f071		       a5 88		      lda	missile1y
    156  f073		       85 a1		      sta	temp6
    157  f075
    158  f075		       a5 ef		      lda	playfieldpos
    159  f077		       85 9c		      sta	temp1
    160  f079
    161  f079				  -	      ifconst	pfrowheight
    162  f079				  -	      lda	#pfrowheight+2
    163  f079					      else
    164  f079					      ifnconst	pfres
    165  f079		       a9 0a		      lda	#10
    166  f07b				  -	      else
    167  f07b				  -	      lda	#(96/pfres)+2	; try to come close to the real size
    168  f07b					      endif
    169  f07b					      endif
    170  f07b		       18		      clc
    171  f07c		       e5 ef		      sbc	playfieldpos
    172  f07e		       85 ef		      sta	playfieldpos
    173  f080		       4c a8 f0 	      jmp	.startkernel
    174  f083
    175  f083				   .skipDrawP0
    176  f083		       a9 00		      lda	#0
    177  f085		       a8		      tay
    178  f086		       4c d6 f0 	      jmp	.continueP0
    179  f089
    180  f089				   .skipDrawP1
    181  f089		       a9 00		      lda	#0
    182  f08b		       a8		      tay
    183  f08c		       4c b2 f0 	      jmp	.continueP1
    184  f08f
    185  f08f				   .kerloop		; enter at cycle 59??
    186  f08f
    187  f08f				   continuekernel
      0  f08f					      sleep	2
      1  f08f				   .CYCLES    SET	2
      2  f08f
      3  f08f				  -	      IF	.CYCLES < 2
      4  f08f				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f08f				  -	      ERR
      6  f08f					      ENDIF
      7  f08f
      8  f08f				  -	      IF	.CYCLES & 1
      9  f08f				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f08f				  -	      nop	0
     11  f08f				  -	      ELSE
     12  f08f				  -	      bit	VSYNC
     13  f08f				  -	      ENDIF
     14  f08f				  -.CYCLES    SET	.CYCLES - 3
     15  f08f					      ENDIF
     16  f08f
     17  f08f					      REPEAT	.CYCLES / 2
     18  f08f		       ea		      nop
     19  f090					      REPEND
    189  f090				   continuekernel2
    190  f090		       a5 92		      lda	ballheight
    191  f092
    192  f092				  -	      ifconst	pfres
    193  f092				  -	      ldy	playfield+pfres*pfwidth-132,x
    194  f092				  -	      sty	PF1L	;3
    195  f092				  -	      ldy	playfield+pfres*pfwidth-131-pfadjust,x
    196  f092				  -	      sty	PF2L	;3
    197  f092				  -	      ldy	playfield+pfres*pfwidth-129,x
    198  f092				  -	      sty	PF1R	; 3 too early?
    199  f092				  -	      ldy	playfield+pfres*pfwidth-130-pfadjust,x
    200  f092				  -	      sty	PF2R	;3
    201  f092					      else
    202  f092		       b4 50		      ldy	playfield-48+pfwidth*12+44-128,x
    203  f094		       84 0e		      sty	PF1L	;3
    204  f096		       b4 51		      ldy	playfield-48+pfwidth*12+45-128-pfadjust,x	;4
    205  f098		       84 0f		      sty	PF2L	;3
    206  f09a		       b4 53		      ldy	playfield-48+pfwidth*12+47-128,x	;4
    207  f09c		       84 0e		      sty	PF1R	; 3 too early?
    208  f09e		       b4 52		      ldy	playfield-48+pfwidth*12+46-128-pfadjust,x	;4
    209  f0a0		       84 0f		      sty	PF2R	;3
    210  f0a2					      endif
    211  f0a2
    212  f0a2							; should be playfield+$38 for width=2
    213  f0a2
    214  f0a2		       c7 89		      dcp	bally
    215  f0a4		       2a		      rol
    216  f0a5		       2a		      rol
    217  f0a6							; rol
    218  f0a6							; rol
    219  f0a6				   goback
    220  f0a6		       85 1f		      sta	ENABL
    221  f0a8				   .startkernel
    222  f0a8		       a5 8f		      lda	player1height	;3
    223  f0aa		       c7 86		      dcp	player1y	;5
    224  f0ac		       90 db		      bcc	.skipDrawP1	;2
    225  f0ae		       a4 86		      ldy	player1y	;3
    226  f0b0		       b1 8c		      lda	(player1pointer),y	;5; player0pointer must be selected carefully by the compiler
    227  f0b2							; so it doesn't cross a page boundary!
    228  f0b2
    229  f0b2				   .continueP1
    230  f0b2		       85 1c		      sta	GRP1	;3
    231  f0b4
    232  f0b4					      ifnconst	player1colors
    233  f0b4		       a5 87		      lda	missile1height	;3
    234  f0b6		       c7 88		      dcp	missile1y	;5
    235  f0b8		       2a		      rol		;2
    236  f0b9		       2a		      rol		;2
    237  f0ba		       85 1e		      sta	ENAM1	;3
    238  f0bc				  -	      else
    239  f0bc				  -	      lda	(player1color),y
    240  f0bc				  -	      sta	COLUP1
    241  f0bc				  -	      ifnconst	playercolors
    242  f0bc				  -	      sleep	7
    243  f0bc				  -	      else
    244  f0bc				  -	      lda.w	player0colorstore
    245  f0bc				  -	      sta	COLUP0
    246  f0bc				  -	      endif
    247  f0bc					      endif
    248  f0bc
    249  f0bc				  -	      ifconst	pfres
    250  f0bc				  -	      lda	playfield+pfres*pfwidth-132,x
    251  f0bc				  -	      sta	PF1L	;3
    252  f0bc				  -	      lda	playfield+pfres*pfwidth-131-pfadjust,x
    253  f0bc				  -	      sta	PF2L	;3
    254  f0bc				  -	      lda	playfield+pfres*pfwidth-129,x
    255  f0bc				  -	      sta	PF1R	; 3 too early?
    256  f0bc				  -	      lda	playfield+pfres*pfwidth-130-pfadjust,x
    257  f0bc				  -	      sta	PF2R	;3
    258  f0bc					      else
    259  f0bc		       b5 50		      lda	playfield-48+pfwidth*12+44-128,x	;4
    260  f0be		       85 0e		      sta	PF1L	;3
    261  f0c0		       b5 51		      lda	playfield-48+pfwidth*12+45-128-pfadjust,x	;4
    262  f0c2		       85 0f		      sta	PF2L	;3
    263  f0c4		       b5 53		      lda	playfield-48+pfwidth*12+47-128,x	;4
    264  f0c6		       85 0e		      sta	PF1R	; 3 too early?
    265  f0c8		       b5 52		      lda	playfield-48+pfwidth*12+46-128-pfadjust,x	;4
    266  f0ca		       85 0f		      sta	PF2R	;3
    267  f0cc					      endif
    268  f0cc							; sleep 3
    269  f0cc
    270  f0cc		       a5 8e		      lda	player0height
    271  f0ce		       c7 85		      dcp	player0y
    272  f0d0		       90 b1		      bcc	.skipDrawP0
    273  f0d2		       a4 85		      ldy	player0y
    274  f0d4		       b1 8a		      lda	(player0pointer),y
    275  f0d6				   .continueP0
    276  f0d6		       85 1b		      sta	GRP0
    277  f0d8
    278  f0d8					      ifnconst	no_blank_lines
    279  f0d8					      ifnconst	playercolors
    280  f0d8		       a5 90		      lda	missile0height	;3
    281  f0da		       c7 91		      dcp	missile0y	;5
    282  f0dc		       e5 f6		      sbc	stack1
    283  f0de		       85 1d		      sta	ENAM0	;3
    284  f0e0				  -	      else
    285  f0e0				  -	      lda	(player0color),y
    286  f0e0				  -	      sta	player0colorstore
    287  f0e0				  -	      sleep	6
    288  f0e0					      endif
    289  f0e0		       c6 9c		      dec	temp1
    290  f0e2		       d0 ab		      bne	continuekernel
    291  f0e4				  -	      else
    292  f0e4				  -	      dec	temp1
    293  f0e4				  -	      beq	altkernel2
    294  f0e4				  -	      ifconst	readpaddle
    295  f0e4				  -	      ldy	currentpaddle
    296  f0e4				  -	      lda	INPT0,y
    297  f0e4				  -	      bpl	noreadpaddle
    298  f0e4				  -	      inc	paddle
    299  f0e4				  -	      jmp	continuekernel2
    300  f0e4				  -noreadpaddle
    301  f0e4				  -	      sleep	2
    302  f0e4				  -	      jmp	continuekernel
    303  f0e4				  -	      else
    304  f0e4				  -	      ifnconst	playercolors
    305  f0e4				  -	      ifconst	PFcolors
    306  f0e4				  -	      txa
    307  f0e4				  -	      tay
    308  f0e4				  -	      lda	(pfcolortable),y
    309  f0e4				  -	      ifnconst	backgroundchange
    310  f0e4				  -	      sta	COLUPF
    311  f0e4				  -	      else
    312  f0e4				  -	      sta	COLUBK
    313  f0e4				  -	      endif
    314  f0e4				  -	      jmp	continuekernel
    315  f0e4				  -	      else
    316  f0e4				  -	      ifconst	kernelmacrodef
    317  f0e4				  -	      kernelmacro
    318  f0e4				  -	      else
    319  f0e4				  -	      sleep	12
    320  f0e4				  -	      endif
    321  f0e4				  -	      endif
    322  f0e4				  -	      else
    323  f0e4				  -	      lda	(player0color),y
    324  f0e4				  -	      sta	player0colorstore
    325  f0e4				  -	      sleep	4
    326  f0e4				  -	      endif
    327  f0e4				  -	      jmp	continuekernel
    328  f0e4				  -	      endif
    329  f0e4				  -altkernel2
    330  f0e4				  -	      txa
    331  f0e4				  -	      ifnconst	vertical_reflect
    332  f0e4				  -	      sbx	#256-pfwidth
    333  f0e4				  -	      else
    334  f0e4				  -	      sbx	#256-pfwidth/2
    335  f0e4				  -	      endif
    336  f0e4				  -	      bmi	lastkernelline
    337  f0e4				  -	      ifconst	pfrowheight
    338  f0e4				  -	      lda	#pfrowheight
    339  f0e4				  -	      else
    340  f0e4				  -	      ifnconst	pfres
    341  f0e4				  -	      lda	#8
    342  f0e4				  -	      else
    343  f0e4				  -	      lda	#(96/pfres)	; try to come close to the real size
    344  f0e4				  -	      endif
    345  f0e4				  -	      endif
    346  f0e4				  -	      sta	temp1
    347  f0e4				  -	      jmp	continuekernel
    348  f0e4					      endif
    349  f0e4
    350  f0e4				   altkernel
    351  f0e4
    352  f0e4				  -	      ifconst	PFmaskvalue
    353  f0e4				  -	      lda	#PFmaskvalue
    354  f0e4					      else
    355  f0e4		       a9 00		      lda	#0
    356  f0e6					      endif
    357  f0e6		       85 0e		      sta	PF1L
    358  f0e8		       85 0f		      sta	PF2
    359  f0ea
    360  f0ea
    361  f0ea							;sleep 3
    362  f0ea
    363  f0ea							;28 cycles to fix things
    364  f0ea							;minus 11=17
    365  f0ea
    366  f0ea							; lax temp4
    367  f0ea							; clc
    368  f0ea		       8a		      txa
    369  f0eb					      ifnconst	vertical_reflect
    370  f0eb		       cb fc		      sbx	#256-pfwidth
    371  f0ed				  -	      else
    372  f0ed				  -	      sbx	#256-pfwidth/2
    373  f0ed					      endif
    374  f0ed
    375  f0ed		       30 12		      bmi	lastkernelline
    376  f0ef
    377  f0ef				  -	      ifconst	PFcolorandheight
    378  f0ef				  -	      ifconst	pfres
    379  f0ef				  -	      ldy	playfieldcolorandheight-131+pfres*pfwidth,x
    380  f0ef				  -	      else
    381  f0ef				  -	      ldy	playfieldcolorandheight-87,x
    382  f0ef				  -	      endif
    383  f0ef				  -	      ifnconst	backgroundchange
    384  f0ef				  -	      sty	COLUPF
    385  f0ef				  -	      else
    386  f0ef				  -	      sty	COLUBK
    387  f0ef				  -	      endif
    388  f0ef				  -	      ifconst	pfres
    389  f0ef				  -	      lda	playfieldcolorandheight-132+pfres*pfwidth,x
    390  f0ef				  -	      else
    391  f0ef				  -	      lda	playfieldcolorandheight-88,x
    392  f0ef				  -	      endif
    393  f0ef				  -	      sta.w	temp1
    394  f0ef					      endif
    395  f0ef				  -	      ifconst	PFheights
    396  f0ef				  -	      lsr
    397  f0ef				  -	      lsr
    398  f0ef				  -	      tay
    399  f0ef				  -	      lda	(pfheighttable),y
    400  f0ef				  -	      sta.w	temp1
    401  f0ef					      endif
    402  f0ef				  -	      ifconst	PFcolors
    403  f0ef				  -	      tay
    404  f0ef				  -	      lda	(pfcolortable),y
    405  f0ef				  -	      ifnconst	backgroundchange
    406  f0ef				  -	      sta	COLUPF
    407  f0ef				  -	      else
    408  f0ef				  -	      sta	COLUBK
    409  f0ef				  -	      endif
    410  f0ef				  -	      ifconst	pfrowheight
    411  f0ef				  -	      lda	#pfrowheight
    412  f0ef				  -	      else
    413  f0ef				  -	      ifnconst	pfres
    414  f0ef				  -	      lda	#8
    415  f0ef				  -	      else
    416  f0ef				  -	      lda	#(96/pfres)	; try to come close to the real size
    417  f0ef				  -	      endif
    418  f0ef				  -	      endif
    419  f0ef				  -	      sta	temp1
    420  f0ef					      endif
    421  f0ef					      ifnconst	PFcolorandheight
    422  f0ef					      ifnconst	PFcolors
    423  f0ef					      ifnconst	PFheights
    424  f0ef					      ifnconst	no_blank_lines
    425  f0ef							; read paddle 0
    426  f0ef							; lo-res paddle read
    427  f0ef							; bit INPT0
    428  f0ef							; bmi paddleskipread
    429  f0ef							; inc paddle0
    430  f0ef							;donepaddleskip
      0  f0ef					      sleep	10
      1  f0ef				   .CYCLES    SET	10
      2  f0ef
      3  f0ef				  -	      IF	.CYCLES < 2
      4  f0ef				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f0ef				  -	      ERR
      6  f0ef					      ENDIF
      7  f0ef
      8  f0ef				  -	      IF	.CYCLES & 1
      9  f0ef				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f0ef				  -	      nop	0
     11  f0ef				  -	      ELSE
     12  f0ef				  -	      bit	VSYNC
     13  f0ef				  -	      ENDIF
     14  f0ef				  -.CYCLES    SET	.CYCLES - 3
     15  f0ef					      ENDIF
     16  f0ef
     17  f0ef					      REPEAT	.CYCLES / 2
     18  f0ef		       ea		      nop
     17  f0ef					      REPEND
     18  f0f0		       ea		      nop
     17  f0f0					      REPEND
     18  f0f1		       ea		      nop
     17  f0f1					      REPEND
     18  f0f2		       ea		      nop
     17  f0f2					      REPEND
     18  f0f3		       ea		      nop
     19  f0f4					      REPEND
    432  f0f4				  -	      ifconst	pfrowheight
    433  f0f4				  -	      lda	#pfrowheight
    434  f0f4					      else
    435  f0f4					      ifnconst	pfres
    436  f0f4		       a9 08		      lda	#8
    437  f0f6				  -	      else
    438  f0f6				  -	      lda	#(96/pfres)	; try to come close to the real size
    439  f0f6					      endif
    440  f0f6					      endif
    441  f0f6		       85 9c		      sta	temp1
    442  f0f8					      endif
    443  f0f8					      endif
    444  f0f8					      endif
    445  f0f8					      endif
    446  f0f8
    447  f0f8
    448  f0f8		       a5 92		      lda	ballheight
    449  f0fa		       c7 89		      dcp	bally
    450  f0fc		       e5 9f		      sbc	temp4
    451  f0fe
    452  f0fe
    453  f0fe		       4c a6 f0 	      jmp	goback
    454  f101
    455  f101
    456  f101					      ifnconst	no_blank_lines
    457  f101				   lastkernelline
    458  f101					      ifnconst	PFcolors
      0  f101					      sleep	10
      1  f101				   .CYCLES    SET	10
      2  f101
      3  f101				  -	      IF	.CYCLES < 2
      4  f101				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f101				  -	      ERR
      6  f101					      ENDIF
      7  f101
      8  f101				  -	      IF	.CYCLES & 1
      9  f101				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f101				  -	      nop	0
     11  f101				  -	      ELSE
     12  f101				  -	      bit	VSYNC
     13  f101				  -	      ENDIF
     14  f101				  -.CYCLES    SET	.CYCLES - 3
     15  f101					      ENDIF
     16  f101
     17  f101					      REPEAT	.CYCLES / 2
     18  f101		       ea		      nop
     17  f101					      REPEND
     18  f102		       ea		      nop
     17  f102					      REPEND
     18  f103		       ea		      nop
     17  f103					      REPEND
     18  f104		       ea		      nop
     17  f104					      REPEND
     18  f105		       ea		      nop
     19  f106					      REPEND
    460  f106				  -	      else
    461  f106				  -	      ldy	#124
    462  f106				  -	      lda	(pfcolortable),y
    463  f106				  -	      sta	COLUPF
    464  f106					      endif
    465  f106
    466  f106				  -	      ifconst	PFheights
    467  f106				  -	      ldx	#1
    468  f106				  -			;sleep 4
    469  f106				  -	      sleep	3	; this was over 1 cycle
    470  f106					      else
    471  f106		       a6 ef		      ldx	playfieldpos
    472  f108							;sleep 3
      0  f108					      sleep	2	; this was over 1 cycle
      1  f108				   .CYCLES    SET	2
      2  f108
      3  f108				  -	      IF	.CYCLES < 2
      4  f108				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f108				  -	      ERR
      6  f108					      ENDIF
      7  f108
      8  f108				  -	      IF	.CYCLES & 1
      9  f108				  -	      IFNCONST	NO_ILLEGAL_OPCODES
     10  f108				  -	      nop	0
     11  f108				  -	      ELSE
     12  f108				  -	      bit	VSYNC
     13  f108				  -	      ENDIF
     14  f108				  -.CYCLES    SET	.CYCLES - 3
     15  f108					      ENDIF
     16  f108
     17  f108					      REPEAT	.CYCLES / 2
     18  f108		       ea		      nop
     19  f109					      REPEND
    474  f109					      endif
    475  f109
    476  f109		       4c 27 f1 	      jmp	enterlastkernel
    477  f10c
    478  f10c				  -	      else
    479  f10c				  -lastkernelline
    480  f10c				  -
    481  f10c				  -	      ifconst	PFheights
    482  f10c				  -	      ldx	#1
    483  f10c				  -			;sleep 5
    484  f10c				  -	      sleep	4	; this was over 1 cycle
    485  f10c				  -	      else
    486  f10c				  -	      ldx	playfieldpos
    487  f10c				  -			;sleep 4
    488  f10c				  -	      sleep	3	; this was over 1 cycle
    489  f10c				  -	      endif
    490  f10c				  -
    491  f10c				  -	      cpx	#0
    492  f10c				  -	      bne	.enterfromNBL
    493  f10c				  -	      jmp	no_blank_lines_bailout
    494  f10c					      endif
    495  f10c
    496  f10c				  -	      if	((<*)>$d5)
    497  f10c				  -	      align	256
    498  f10c					      endif
    499  f10c							; this is a kludge to prevent page wrapping - fix!!!
    500  f10c
    501  f10c				   .skipDrawlastP1
    502  f10c		       a9 00		      lda	#0
    503  f10e		       a8		      tay		; added so we don't cross a page
    504  f10f		       4c 39 f1 	      jmp	.continuelastP1
    505  f112
    506  f112				   .endkerloop		; enter at cycle 59??
    507  f112
    508  f112		       ea		      nop
    509  f113
    510  f113				   .enterfromNBL
    511  f113				  -	      ifconst	pfres
    512  f113				  -	      ldy.w	playfield+pfres*pfwidth-4
    513  f113				  -	      sty	PF1L	;3
    514  f113				  -	      ldy.w	playfield+pfres*pfwidth-3-pfadjust
    515  f113				  -	      sty	PF2L	;3
    516  f113				  -	      ldy.w	playfield+pfres*pfwidth-1
    517  f113				  -	      sty	PF1R	; possibly too early?
    518  f113				  -	      ldy.w	playfield+pfres*pfwidth-2-pfadjust
    519  f113				  -	      sty	PF2R	;3
    520  f113					      else
    521  f113		       ac d0 00 	      ldy.w	playfield-48+pfwidth*12+44
    522  f116		       84 0e		      sty	PF1L	;3
    523  f118		       ac d1 00 	      ldy.w	playfield-48+pfwidth*12+45-pfadjust
    524  f11b		       84 0f		      sty	PF2L	;3
    525  f11d		       ac d3 00 	      ldy.w	playfield-48+pfwidth*12+47
    526  f120		       84 0e		      sty	PF1R	; possibly too early?
    527  f122		       ac d2 00 	      ldy.w	playfield-48+pfwidth*12+46-pfadjust
    528  f125		       84 0f		      sty	PF2R	;3
    529  f127					      endif
    530  f127
    531  f127				   enterlastkernel
    532  f127		       a5 92		      lda	ballheight
    533  f129
    534  f129							; tya
    535  f129		       c7 89		      dcp	bally
    536  f12b							; sleep 4
    537  f12b
    538  f12b							; sbc stack3
    539  f12b		       2a		      rol
    540  f12c		       2a		      rol
    541  f12d		       85 1f		      sta	ENABL
    542  f12f
    543  f12f		       a5 8f		      lda	player1height	;3
    544  f131		       c7 86		      dcp	player1y	;5
    545  f133		       90 d7		      bcc	.skipDrawlastP1
    546  f135		       a4 86		      ldy	player1y	;3
    547  f137		       b1 8c		      lda	(player1pointer),y	;5; player0pointer must be selected carefully by the compiler
    548  f139							; so it doesn't cross a page boundary!
    549  f139
    550  f139				   .continuelastP1
    551  f139		       85 1c		      sta	GRP1	;3
    552  f13b
    553  f13b					      ifnconst	player1colors
    554  f13b		       a5 87		      lda	missile1height	;3
    555  f13d		       c7 88		      dcp	missile1y	;5
    556  f13f				  -	      else
    557  f13f				  -	      lda	(player1color),y
    558  f13f				  -	      sta	COLUP1
    559  f13f					      endif
    560  f13f
    561  f13f		       ca		      dex
    562  f140							;dec temp4 ; might try putting this above PF writes
    563  f140		       f0 36		      beq	endkernel
    564  f142
    565  f142
    566  f142				  -	      ifconst	pfres
    567  f142				  -	      ldy.w	playfield+pfres*pfwidth-4
    568  f142				  -	      sty	PF1L	;3
    569  f142				  -	      ldy.w	playfield+pfres*pfwidth-3-pfadjust
    570  f142				  -	      sty	PF2L	;3
    571  f142				  -	      ldy.w	playfield+pfres*pfwidth-1
    572  f142				  -	      sty	PF1R	; possibly too early?
    573  f142				  -	      ldy.w	playfield+pfres*pfwidth-2-pfadjust
    574  f142				  -	      sty	PF2R	;3
    575  f142					      else
    576  f142		       ac d0 00 	      ldy.w	playfield-48+pfwidth*12+44
    577  f145		       84 0e		      sty	PF1L	;3
    578  f147		       ac d1 00 	      ldy.w	playfield-48+pfwidth*12+45-pfadjust
    579  f14a		       84 0f		      sty	PF2L	;3
    580  f14c		       ac d3 00 	      ldy.w	playfield-48+pfwidth*12+47
    581  f14f		       84 0e		      sty	PF1R	; possibly too early?
    582  f151		       ac d2 00 	      ldy.w	playfield-48+pfwidth*12+46-pfadjust
    583  f154		       84 0f		      sty	PF2R	;3
    584  f156					      endif
    585  f156
    586  f156					      ifnconst	player1colors
    587  f156		       2a		      rol		;2
    588  f157		       2a		      rol		;2
    589  f158		       85 1e		      sta	ENAM1	;3
    590  f15a				  -	      else
    591  f15a				  -	      ifnconst	playercolors
    592  f15a				  -	      sleep	7
    593  f15a				  -	      else
    594  f15a				  -	      lda.w	player0colorstore
    595  f15a				  -	      sta	COLUP0
    596  f15a				  -	      endif
    597  f15a					      endif
    598  f15a
    599  f15a		       ad 8e 00 	      lda.w	player0height
    600  f15d		       c7 85		      dcp	player0y
    601  f15f		       90 11		      bcc	.skipDrawlastP0
    602  f161		       a4 85		      ldy	player0y
    603  f163		       b1 8a		      lda	(player0pointer),y
    604  f165				   .continuelastP0
    605  f165		       85 1b		      sta	GRP0
    606  f167
    607  f167
    608  f167
    609  f167					      ifnconst	no_blank_lines
    610  f167		       a5 90		      lda	missile0height	;3
    611  f169		       c7 91		      dcp	missile0y	;5
    612  f16b		       e5 f6		      sbc	stack1
    613  f16d		       85 1d		      sta	ENAM0	;3
    614  f16f		       4c 12 f1 	      jmp	.endkerloop
    615  f172				  -	      else
    616  f172				  -	      ifconst	readpaddle
    617  f172				  -	      ldy	currentpaddle
    618  f172				  -	      lda	INPT0,y
    619  f172				  -	      bpl	noreadpaddle2
    620  f172				  -	      inc	paddle
    621  f172				  -	      jmp	.endkerloop
    622  f172				  -noreadpaddle2
    623  f172				  -	      sleep	4
    624  f172				  -	      jmp	.endkerloop
    625  f172				  -	      else		; no_blank_lines and no paddle reading
    626  f172				  -	      pla
    627  f172				  -	      pha		; 14 cycles in 4 bytes
    628  f172				  -	      pla
    629  f172				  -	      pha
    630  f172				  -			; sleep 14
    631  f172				  -	      jmp	.endkerloop
    632  f172				  -	      endif
    633  f172					      endif
    634  f172
    635  f172
    636  f172							; ifconst donepaddleskip
    637  f172							;paddleskipread
    638  f172							; this is kind of lame, since it requires 4 cycles from a page boundary crossing
    639  f172							; plus we get a lo-res paddle read
    640  f172							; bmi donepaddleskip
    641  f172							; endif
    642  f172
    643  f172				   .skipDrawlastP0
    644  f172		       a9 00		      lda	#0
    645  f174		       a8		      tay
    646  f175		       4c 65 f1 	      jmp	.continuelastP0
    647  f178
    648  f178				  -	      ifconst	no_blank_lines
    649  f178				  -no_blank_lines_bailout
    650  f178				  -	      ldx	#0
    651  f178					      endif
    652  f178
    653  f178				   endkernel
    654  f178							; 6 digit score routine
    655  f178		       86 0e		      stx	PF1
    656  f17a		       86 0f		      stx	PF2
    657  f17c		       86 0d		      stx	PF0
    658  f17e		       18		      clc
    659  f17f
    660  f17f				  -	      ifconst	pfrowheight
    661  f17f				  -	      lda	#pfrowheight+2
    662  f17f					      else
    663  f17f					      ifnconst	pfres
    664  f17f		       a9 0a		      lda	#10
    665  f181				  -	      else
    666  f181				  -	      lda	#(96/pfres)+2	; try to come close to the real size
    667  f181					      endif
    668  f181					      endif
    669  f181
    670  f181		       e5 ef		      sbc	playfieldpos
    671  f183		       85 ef		      sta	playfieldpos
    672  f185		       8a		      txa
    673  f186
    674  f186				  -	      ifconst	shakescreen
    675  f186				  -	      bit	shakescreen
    676  f186				  -	      bmi	noshakescreen2
    677  f186				  -	      ldx	#$3D
    678  f186				  -noshakescreen2
    679  f186					      endif
    680  f186
    681  f186		       95 02		      sta	WSYNC,x
    682  f188
    683  f188							; STA WSYNC ;first one, need one more
    684  f188		       85 0b		      sta	REFP0
    685  f18a		       85 0c		      sta	REFP1
    686  f18c		       85 1b		      STA	GRP0
    687  f18e		       85 1c		      STA	GRP1
    688  f190							; STA PF1
    689  f190							; STA PF2
    690  f190		       85 2b		      sta	HMCLR
    691  f192		       85 1d		      sta	ENAM0
    692  f194		       85 1e		      sta	ENAM1
    693  f196		       85 1f		      sta	ENABL
    694  f198
    695  f198		       a5 9d		      lda	temp2	;restore variables that were obliterated by kernel
    696  f19a		       85 85		      sta	player0y
    697  f19c		       a5 9e		      lda	temp3
    698  f19e		       85 86		      sta	player1y
    699  f1a0					      ifnconst	player1colors
    700  f1a0		       a5 a1		      lda	temp6
    701  f1a2		       85 88		      sta	missile1y
    702  f1a4					      endif
    703  f1a4					      ifnconst	playercolors
    704  f1a4					      ifnconst	readpaddle
    705  f1a4		       a5 a0		      lda	temp5
    706  f1a6		       85 91		      sta	missile0y
    707  f1a8					      endif
    708  f1a8					      endif
    709  f1a8		       a5 f7		      lda	stack2
    710  f1aa		       85 89		      sta	bally
    711  f1ac
    712  f1ac							; strangely, this isn't required any more. might have
    713  f1ac							; resulted from the no_blank_lines score bounce fix
    714  f1ac							;ifconst no_blank_lines
    715  f1ac							;sta WSYNC
    716  f1ac							;endif
    717  f1ac
    718  f1ac		       ad 84 02 	      lda	INTIM
    719  f1af		       18		      clc
    720  f1b0					      ifnconst	vblank_time
    721  f1b0		       69 8e		      adc	#43+12+87
    722  f1b2				  -	      else
    723  f1b2				  -	      adc	#vblank_time+12+87
    724  f1b2				  -
    725  f1b2					      endif
    726  f1b2							; sta WSYNC
    727  f1b2		       8d 96 02 	      sta	TIM64T
    728  f1b5
    729  f1b5				  -	      ifconst	minikernel
    730  f1b5				  -	      jsr	minikernel
    731  f1b5					      endif
    732  f1b5
    733  f1b5							; now reassign temp vars for score pointers
    734  f1b5
    735  f1b5							; score pointers contain:
    736  f1b5							; score1-5: lo1,lo2,lo3,lo4,lo5,lo6
    737  f1b5							; swap lo2->temp1
    738  f1b5							; swap lo4->temp3
    739  f1b5							; swap lo6->temp5
    740  f1b5				  -	      ifnconst	noscore
    741  f1b5				  -	      lda	scorepointers+1
    742  f1b5				  -			; ldy temp1
    743  f1b5				  -	      sta	temp1
    744  f1b5				  -			; sty scorepointers+1
    745  f1b5				  -
    746  f1b5				  -	      lda	scorepointers+3
    747  f1b5				  -			; ldy temp3
    748  f1b5				  -	      sta	temp3
    749  f1b5				  -			; sty scorepointers+3
    750  f1b5				  -
    751  f1b5				  -
    752  f1b5				  -	      sta	HMCLR
    753  f1b5				  -	      tsx
    754  f1b5				  -	      stx	stack1
    755  f1b5				  -	      ldx	#$E0
    756  f1b5				  -	      stx	HMP0
    757  f1b5				  -
    758  f1b5				  -	      LDA	scorecolor
    759  f1b5				  -	      STA	COLUP0
    760  f1b5				  -	      STA	COLUP1
    761  f1b5				  -	      ifconst	scorefade
    762  f1b5				  -	      STA	stack2
    763  f1b5				  -	      endif
    764  f1b5				  -	      ifconst	pfscore
    765  f1b5				  -	      lda	pfscorecolor
    766  f1b5				  -	      sta	COLUPF
    767  f1b5				  -	      endif
    768  f1b5				  -	      sta	WSYNC
    769  f1b5				  -	      ldx	#0
    770  f1b5				  -	      STx	GRP0
    771  f1b5				  -	      STx	GRP1	; seems to be needed because of vdel
    772  f1b5				  -
    773  f1b5				  -	      lda	scorepointers+5
    774  f1b5				  -			; ldy temp5
    775  f1b5				  -	      sta	temp5,x
    776  f1b5				  -			; sty scorepointers+5
    777  f1b5				  -	      lda	#>scoretable
    778  f1b5				  -	      sta	scorepointers+1
    779  f1b5				  -	      sta	scorepointers+3
    780  f1b5				  -	      sta	scorepointers+5
    781  f1b5				  -	      sta	temp2
    782  f1b5				  -	      sta	temp4
    783  f1b5				  -	      sta	temp6
    784  f1b5				  -	      LDY	#7
    785  f1b5				  -	      STY	VDELP0
    786  f1b5				  -	      STA	RESP0
    787  f1b5				  -	      STA	RESP1
    788  f1b5				  -
    789  f1b5				  -
    790  f1b5				  -	      LDA	#$03
    791  f1b5				  -	      STA	NUSIZ0
    792  f1b5				  -	      STA	NUSIZ1
    793  f1b5				  -	      STA	VDELP1
    794  f1b5				  -	      LDA	#$F0
    795  f1b5				  -	      STA	HMP1
    796  f1b5				  -	      lda	(scorepointers),y
    797  f1b5				  -	      sta	GRP0
    798  f1b5				  -	      STA	HMOVE	; cycle 73 ?
    799  f1b5				  -	      jmp	beginscore
    800  f1b5				  -
    801  f1b5				  -
    802  f1b5				  -	      if	((<*)>$d4)
    803  f1b5				  -	      align	256	; kludge that potentially wastes space! should be fixed!
    804  f1b5				  -	      endif
    805  f1b5				  -
    806  f1b5				  -loop2
    807  f1b5				  -	      lda	(scorepointers),y	;+5 68 204
    808  f1b5				  -	      sta	GRP0	;+3 71 213 D1 -- -- --
    809  f1b5				  -	      ifconst	pfscore
    810  f1b5				  -	      lda.w	pfscore1
    811  f1b5				  -	      sta	PF1
    812  f1b5				  -	      else
    813  f1b5				  -	      ifconst	scorefade
    814  f1b5				  -	      sleep	2
    815  f1b5				  -	      dec	stack2	; decrement the temporary scorecolor
    816  f1b5				  -	      else
    817  f1b5				  -	      sleep	7
    818  f1b5				  -	      endif
    819  f1b5				  -	      endif
    820  f1b5				  -			; cycle 0
    821  f1b5				  -beginscore
    822  f1b5				  -	      lda	(scorepointers+$8),y	;+5 5 15
    823  f1b5				  -	      sta	GRP1	;+3 8 24 D1 D1 D2 --
    824  f1b5				  -	      lda	(scorepointers+$6),y	;+5 13 39
    825  f1b5				  -	      sta	GRP0	;+3 16 48 D3 D1 D2 D2
    826  f1b5				  -	      lax	(scorepointers+$2),y	;+5 29 87
    827  f1b5				  -	      txs
    828  f1b5				  -	      lax	(scorepointers+$4),y	;+5 36 108
    829  f1b5				  -	      ifconst	scorefade
    830  f1b5				  -	      lda	stack2
    831  f1b5				  -	      else
    832  f1b5				  -	      sleep	3
    833  f1b5				  -	      endif
    834  f1b5				  -
    835  f1b5				  -	      ifconst	pfscore
    836  f1b5				  -	      lda	pfscore2
    837  f1b5				  -	      sta	PF1
    838  f1b5				  -	      else
    839  f1b5				  -	      ifconst	scorefade
    840  f1b5				  -	      sta	COLUP0
    841  f1b5				  -	      sta	COLUP1
    842  f1b5				  -	      else
    843  f1b5				  -	      sleep	6
    844  f1b5				  -	      endif
    845  f1b5				  -	      endif
    846  f1b5				  -
    847  f1b5				  -	      lda	(scorepointers+$A),y	;+5 21 63
    848  f1b5				  -	      stx	GRP1	;+3 44 132 D3 D3 D4 D2!
    849  f1b5				  -	      tsx
    850  f1b5				  -	      stx	GRP0	;+3 47 141 D5 D3! D4 D4
    851  f1b5				  -	      sta	GRP1	;+3 50 150 D5 D5 D6 D4!
    852  f1b5				  -	      sty	GRP0	;+3 53 159 D4* D5! D6 D6
    853  f1b5				  -	      dey
    854  f1b5				  -	      bpl	loop2	;+2 60 180
    855  f1b5				  -
    856  f1b5				  -	      ldx	stack1
    857  f1b5				  -	      txs
    858  f1b5				  -			; lda scorepointers+1
    859  f1b5				  -	      ldy	temp1
    860  f1b5				  -			; sta temp1
    861  f1b5				  -	      sty	scorepointers+1
    862  f1b5				  -
    863  f1b5				  -	      LDA	#0
    864  f1b5				  -	      sta	PF1
    865  f1b5				  -	      STA	GRP0
    866  f1b5				  -	      STA	GRP1
    867  f1b5				  -	      STA	VDELP0
    868  f1b5				  -	      STA	VDELP1	;do we need these
    869  f1b5				  -	      STA	NUSIZ0
    870  f1b5				  -	      STA	NUSIZ1
    871  f1b5				  -
    872  f1b5				  -			; lda scorepointers+3
    873  f1b5				  -	      ldy	temp3
    874  f1b5				  -			; sta temp3
    875  f1b5				  -	      sty	scorepointers+3
    876  f1b5				  -
    877  f1b5				  -			; lda scorepointers+5
    878  f1b5				  -	      ldy	temp5
    879  f1b5				  -			; sta temp5
    880  f1b5				  -	      sty	scorepointers+5
    881  f1b5					      endif		;noscore
    882  f1b5				  -	      ifconst	readpaddle
    883  f1b5				  -	      lda	#%11000010
    884  f1b5					      else
    885  f1b5				  -	      ifconst	qtcontroller
    886  f1b5				  -	      lda	qtcontroller
    887  f1b5				  -	      lsr		; bit 0 in carry
    888  f1b5				  -	      lda	#4
    889  f1b5				  -	      ror		; carry into top of A
    890  f1b5					      else
    891  f1b5		       a9 02		      lda	#2
    892  f1b7					      endif		; qtcontroller
    893  f1b7					      endif		; readpaddle
    894  f1b7		       85 02		      sta	WSYNC
    895  f1b9		       85 01		      sta	VBLANK
      0  f1bb					      RETURN
      1  f1bb					      ifnconst	bankswitch
      2  f1bb		       60		      rts
      3  f1bc				  -	      else
      4  f1bc				  -	      jmp	BS_return
      5  f1bc					      endif
    897  f1bc				  -	      ifconst	shakescreen
    898  f1bc				  -doshakescreen
    899  f1bc				  -	      bit	shakescreen
    900  f1bc				  -	      bmi	noshakescreen
    901  f1bc				  -	      sta	WSYNC
    902  f1bc				  -noshakescreen
    903  f1bc				  -	      ldx	missile0height
    904  f1bc				  -	      inx
    905  f1bc				  -	      rts
    906  f1bc					      endif
    907  f1bc
    908  f1bc							; Provided under the CC0 license. See the included LICENSE.txt for details.
    909  f1bc
    910  f1bc							; playfield drawing routines
    911  f1bc							; you get a 32x12 bitmapped display in a single color :)
    912  f1bc							; 0-31 and 0-11
    913  f1bc
    914  f1bc				   pfclear		; clears playfield - or fill with pattern
    915  f1bc				  -	      ifconst	pfres
    916  f1bc				  -	      ldx	#pfres*pfwidth-1
    917  f1bc					      else
    918  f1bc		       a2 2f		      ldx	#47-(4-pfwidth)*12	; will this work?
    919  f1be					      endif
    920  f1be				   pfclear_loop
    921  f1be					      ifnconst	superchip
    922  f1be		       95 a4		      sta	playfield,x
    923  f1c0				  -	      else
    924  f1c0				  -	      sta	playfield-128,x
    925  f1c0					      endif
    926  f1c0		       ca		      dex
    927  f1c1		       10 fb		      bpl	pfclear_loop
      0  f1c3					      RETURN
      1  f1c3					      ifnconst	bankswitch
      2  f1c3		       60		      rts
      3  f1c4				  -	      else
      4  f1c4				  -	      jmp	BS_return
      5  f1c4					      endif
    929  f1c4
    930  f1c4				   setuppointers
    931  f1c4		       86 9d		      stx	temp2	; store on.off.flip value
    932  f1c6		       aa		      tax		; put x-value in x 
    933  f1c7		       4a		      lsr
    934  f1c8		       4a		      lsr
    935  f1c9		       4a		      lsr		; divide x pos by 8 
    936  f1ca		       85 9c		      sta	temp1
    937  f1cc		       98		      tya
    938  f1cd		       0a		      asl
    939  f1ce					      if	pfwidth=4
    940  f1ce		       0a		      asl		; multiply y pos by 4
    941  f1cf					      endif		; else multiply by 2
    942  f1cf		       18		      clc
    943  f1d0		       65 9c		      adc	temp1	; add them together to get actual memory location offset
    944  f1d2		       a8		      tay		; put the value in y
    945  f1d3		       a5 9d		      lda	temp2	; restore on.off.flip value
    946  f1d5		       60		      rts
    947  f1d6
    948  f1d6				   pfread
    949  f1d6							;x=xvalue, y=yvalue
    950  f1d6		       20 c4 f1 	      jsr	setuppointers
    951  f1d9		       bd 3e f2 	      lda	setbyte,x
    952  f1dc		       39 a4 00 	      and	playfield,y
    953  f1df		       5d 3e f2 	      eor	setbyte,x
    954  f1e2							; beq readzero
    955  f1e2							; lda #1
    956  f1e2							; readzero
      0  f1e2					      RETURN
      1  f1e2					      ifnconst	bankswitch
      2  f1e2		       60		      rts
      3  f1e3				  -	      else
      4  f1e3				  -	      jmp	BS_return
      5  f1e3					      endif
    958  f1e3
    959  f1e3				   pfpixel
    960  f1e3							;x=xvalue, y=yvalue, a=0,1,2
    961  f1e3		       20 c4 f1 	      jsr	setuppointers
    962  f1e6
    963  f1e6				  -	      ifconst	bankswitch
    964  f1e6				  -	      lda	temp2	; load on.off.flip value (0,1, or 2)
    965  f1e6				  -	      beq	pixelon_r	; if "on" go to on
    966  f1e6				  -	      lsr
    967  f1e6				  -	      bcs	pixeloff_r	; value is 1 if true
    968  f1e6				  -	      lda	playfield,y	; if here, it's "flip"
    969  f1e6				  -	      eor	setbyte,x
    970  f1e6				  -	      ifconst	superchip
    971  f1e6				  -	      sta	playfield-128,y
    972  f1e6				  -	      else
    973  f1e6				  -	      sta	playfield,y
    974  f1e6				  -	      endif
    975  f1e6				  -	      RETURN
    976  f1e6				  -pixelon_r
    977  f1e6				  -	      lda	playfield,y
    978  f1e6				  -	      ora	setbyte,x
    979  f1e6				  -	      ifconst	superchip
    980  f1e6				  -	      sta	playfield-128,y
    981  f1e6				  -	      else
    982  f1e6				  -	      sta	playfield,y
    983  f1e6				  -	      endif
    984  f1e6				  -	      RETURN
    985  f1e6				  -pixeloff_r
    986  f1e6				  -	      lda	setbyte,x
    987  f1e6				  -	      eor	#$ff
    988  f1e6				  -	      and	playfield,y
    989  f1e6				  -	      ifconst	superchip
    990  f1e6				  -	      sta	playfield-128,y
    991  f1e6				  -	      else
    992  f1e6				  -	      sta	playfield,y
    993  f1e6				  -	      endif
    994  f1e6				  -	      RETURN
    995  f1e6				  -
    996  f1e6					      else
    997  f1e6		       4c 17 f2 	      jmp	plotpoint
    998  f1e9					      endif
    999  f1e9
   1000  f1e9				   pfhline
   1001  f1e9							;x=xvalue, y=yvalue, a=0,1,2, temp3=endx
   1002  f1e9		       20 c4 f1 	      jsr	setuppointers
   1003  f1ec		       4c f6 f1 	      jmp	noinc
   1004  f1ef				   keepgoing
   1005  f1ef		       e8		      inx
   1006  f1f0		       8a		      txa
   1007  f1f1		       29 07		      and	#7
   1008  f1f3		       d0 01		      bne	noinc
   1009  f1f5		       c8		      iny
   1010  f1f6				   noinc
   1011  f1f6		       20 17 f2 	      jsr	plotpoint
   1012  f1f9		       e4 9e		      cpx	temp3
   1013  f1fb		       30 f2		      bmi	keepgoing
      0  f1fd					      RETURN
      1  f1fd					      ifnconst	bankswitch
      2  f1fd		       60		      rts
      3  f1fe				  -	      else
      4  f1fe				  -	      jmp	BS_return
      5  f1fe					      endif
   1015  f1fe
   1016  f1fe				   pfvline
   1017  f1fe							;x=xvalue, y=yvalue, a=0,1,2, temp3=endx
   1018  f1fe		       20 c4 f1 	      jsr	setuppointers
   1019  f201		       84 9c		      sty	temp1	; store memory location offset
   1020  f203		       e6 9e		      inc	temp3	; increase final x by 1 
   1021  f205		       a5 9e		      lda	temp3
   1022  f207		       0a		      asl
   1023  f208					      if	pfwidth=4
   1024  f208		       0a		      asl		; multiply by 4
   1025  f209					      endif		; else multiply by 2
   1026  f209		       85 9e		      sta	temp3	; store it
   1027  f20b							; Thanks to Michael Rideout for fixing a bug in this code
   1028  f20b							; right now, temp1=y=starting memory location, temp3=final
   1029  f20b							; x should equal original x value
   1030  f20b				   keepgoingy
   1031  f20b		       20 17 f2 	      jsr	plotpoint
   1032  f20e		       c8		      iny
   1033  f20f		       c8		      iny
   1034  f210					      if	pfwidth=4
   1035  f210		       c8		      iny
   1036  f211		       c8		      iny
   1037  f212					      endif
   1038  f212		       c4 9e		      cpy	temp3
   1039  f214		       30 f5		      bmi	keepgoingy
      0  f216					      RETURN
      1  f216					      ifnconst	bankswitch
      2  f216		       60		      rts
      3  f217				  -	      else
      4  f217				  -	      jmp	BS_return
      5  f217					      endif
   1041  f217
   1042  f217				   plotpoint
   1043  f217		       a5 9d		      lda	temp2	; load on.off.flip value (0,1, or 2)
   1044  f219		       f0 0d		      beq	pixelon	; if "on" go to on
   1045  f21b		       4a		      lsr
   1046  f21c		       b0 14		      bcs	pixeloff	; value is 1 if true
   1047  f21e		       b9 a4 00 	      lda	playfield,y	; if here, it's "flip"
   1048  f221		       5d 3e f2 	      eor	setbyte,x
   1049  f224				  -	      ifconst	superchip
   1050  f224				  -	      sta	playfield-128,y
   1051  f224					      else
   1052  f224		       99 a4 00 	      sta	playfield,y
   1053  f227					      endif
   1054  f227		       60		      rts
   1055  f228				   pixelon
   1056  f228		       b9 a4 00 	      lda	playfield,y
   1057  f22b		       1d 3e f2 	      ora	setbyte,x
   1058  f22e				  -	      ifconst	superchip
   1059  f22e				  -	      sta	playfield-128,y
   1060  f22e					      else
   1061  f22e		       99 a4 00 	      sta	playfield,y
   1062  f231					      endif
   1063  f231		       60		      rts
   1064  f232				   pixeloff
   1065  f232		       bd 3e f2 	      lda	setbyte,x
   1066  f235		       49 ff		      eor	#$ff
   1067  f237		       39 a4 00 	      and	playfield,y
   1068  f23a				  -	      ifconst	superchip
   1069  f23a				  -	      sta	playfield-128,y
   1070  f23a					      else
   1071  f23a		       99 a4 00 	      sta	playfield,y
   1072  f23d					      endif
   1073  f23d		       60		      rts
   1074  f23e
   1075  f23e				   setbyte
   1076  f23e					      ifnconst	pfcenter
   1077  f23e		       80		      .byte.b	$80
   1078  f23f		       40		      .byte.b	$40
   1079  f240		       20		      .byte.b	$20
   1080  f241		       10		      .byte.b	$10
   1081  f242		       08		      .byte.b	$08
   1082  f243		       04		      .byte.b	$04
   1083  f244		       02		      .byte.b	$02
   1084  f245		       01		      .byte.b	$01
   1085  f246					      endif
   1086  f246		       01		      .byte.b	$01
   1087  f247		       02		      .byte.b	$02
   1088  f248		       04		      .byte.b	$04
   1089  f249		       08		      .byte.b	$08
   1090  f24a		       10		      .byte.b	$10
   1091  f24b		       20		      .byte.b	$20
   1092  f24c		       40		      .byte.b	$40
   1093  f24d		       80		      .byte.b	$80
   1094  f24e		       80		      .byte.b	$80
   1095  f24f		       40		      .byte.b	$40
   1096  f250		       20		      .byte.b	$20
   1097  f251		       10		      .byte.b	$10
   1098  f252		       08		      .byte.b	$08
   1099  f253		       04		      .byte.b	$04
   1100  f254		       02		      .byte.b	$02
   1101  f255		       01		      .byte.b	$01
   1102  f256		       01		      .byte.b	$01
   1103  f257		       02		      .byte.b	$02
   1104  f258		       04		      .byte.b	$04
   1105  f259		       08		      .byte.b	$08
   1106  f25a		       10		      .byte.b	$10
   1107  f25b		       20		      .byte.b	$20
   1108  f25c		       40		      .byte.b	$40
   1109  f25d		       80		      .byte.b	$80
   1110  f25e							; Provided under the CC0 license. See the included LICENSE.txt for details.
   1111  f25e
   1112  f25e				   pfscroll		;(a=0 left, 1 right, 2 up, 4 down, 6=upup, 12=downdown)
   1113  f25e		       d0 13		      bne	notleft
   1114  f260							;left
   1115  f260				  -	      ifconst	pfres
   1116  f260				  -	      ldx	#pfres*4
   1117  f260					      else
   1118  f260		       a2 30		      ldx	#48
   1119  f262					      endif
   1120  f262				   leftloop
   1121  f262		       b5 a3		      lda	playfield-1,x
   1122  f264		       4a		      lsr
   1123  f265
   1124  f265				  -	      ifconst	superchip
   1125  f265				  -	      lda	playfield-2,x
   1126  f265				  -	      rol
   1127  f265				  -	      sta	playfield-130,x
   1128  f265				  -	      lda	playfield-3,x
   1129  f265				  -	      ror
   1130  f265				  -	      sta	playfield-131,x
   1131  f265				  -	      lda	playfield-4,x
   1132  f265				  -	      rol
   1133  f265				  -	      sta	playfield-132,x
   1134  f265				  -	      lda	playfield-1,x
   1135  f265				  -	      ror
   1136  f265				  -	      sta	playfield-129,x
   1137  f265					      else
   1138  f265		       36 a2		      rol	playfield-2,x
   1139  f267		       76 a1		      ror	playfield-3,x
   1140  f269		       36 a0		      rol	playfield-4,x
   1141  f26b		       76 a3		      ror	playfield-1,x
   1142  f26d					      endif
   1143  f26d
   1144  f26d		       8a		      txa
   1145  f26e		       cb 04		      sbx	#4
   1146  f270		       d0 f0		      bne	leftloop
      0  f272					      RETURN
      1  f272					      ifnconst	bankswitch
      2  f272		       60		      rts
      3  f273				  -	      else
      4  f273				  -	      jmp	BS_return
      5  f273					      endif
   1148  f273
   1149  f273				   notleft
   1150  f273		       4a		      lsr
   1151  f274		       90 13		      bcc	notright
   1152  f276							;right
   1153  f276
   1154  f276				  -	      ifconst	pfres
   1155  f276				  -	      ldx	#pfres*4
   1156  f276					      else
   1157  f276		       a2 30		      ldx	#48
   1158  f278					      endif
   1159  f278				   rightloop
   1160  f278		       b5 a0		      lda	playfield-4,x
   1161  f27a		       4a		      lsr
   1162  f27b				  -	      ifconst	superchip
   1163  f27b				  -	      lda	playfield-3,x
   1164  f27b				  -	      rol
   1165  f27b				  -	      sta	playfield-131,x
   1166  f27b				  -	      lda	playfield-2,x
   1167  f27b				  -	      ror
   1168  f27b				  -	      sta	playfield-130,x
   1169  f27b				  -	      lda	playfield-1,x
   1170  f27b				  -	      rol
   1171  f27b				  -	      sta	playfield-129,x
   1172  f27b				  -	      lda	playfield-4,x
   1173  f27b				  -	      ror
   1174  f27b				  -	      sta	playfield-132,x
   1175  f27b					      else
   1176  f27b		       36 a1		      rol	playfield-3,x
   1177  f27d		       76 a2		      ror	playfield-2,x
   1178  f27f		       36 a3		      rol	playfield-1,x
   1179  f281		       76 a0		      ror	playfield-4,x
   1180  f283					      endif
   1181  f283		       8a		      txa
   1182  f284		       cb 04		      sbx	#4
   1183  f286		       d0 f0		      bne	rightloop
      0  f288					      RETURN
      1  f288					      ifnconst	bankswitch
      2  f288		       60		      rts
      3  f289				  -	      else
      4  f289				  -	      jmp	BS_return
      5  f289					      endif
   1185  f289
   1186  f289				   notright
   1187  f289		       4a		      lsr
   1188  f28a		       90 49		      bcc	notup
   1189  f28c							;up
   1190  f28c		       4a		      lsr
   1191  f28d		       90 02		      bcc	onedecup
   1192  f28f		       c6 ef		      dec	playfieldpos
   1193  f291				   onedecup
   1194  f291		       c6 ef		      dec	playfieldpos
   1195  f293		       f0 02		      beq	shiftdown
   1196  f295		       10 3d		      bpl	noshiftdown2
   1197  f297				   shiftdown
   1198  f297				  -	      ifconst	pfrowheight
   1199  f297				  -	      lda	#pfrowheight
   1200  f297					      else
   1201  f297					      ifnconst	pfres
   1202  f297		       a9 08		      lda	#8
   1203  f299				  -	      else
   1204  f299				  -	      lda	#(96/pfres)	; try to come close to the real size
   1205  f299					      endif
   1206  f299					      endif
   1207  f299
   1208  f299		       85 ef		      sta	playfieldpos
   1209  f29b		       a5 a7		      lda	playfield+3
   1210  f29d		       85 9f		      sta	temp4
   1211  f29f		       a5 a6		      lda	playfield+2
   1212  f2a1		       85 9e		      sta	temp3
   1213  f2a3		       a5 a5		      lda	playfield+1
   1214  f2a5		       85 9d		      sta	temp2
   1215  f2a7		       a5 a4		      lda	playfield
   1216  f2a9		       85 9c		      sta	temp1
   1217  f2ab		       a2 00		      ldx	#0
   1218  f2ad				   up2
   1219  f2ad		       b5 a8		      lda	playfield+4,x
   1220  f2af				  -	      ifconst	superchip
   1221  f2af				  -	      sta	playfield-128,x
   1222  f2af				  -	      lda	playfield+5,x
   1223  f2af				  -	      sta	playfield-127,x
   1224  f2af				  -	      lda	playfield+6,x
   1225  f2af				  -	      sta	playfield-126,x
   1226  f2af				  -	      lda	playfield+7,x
   1227  f2af				  -	      sta	playfield-125,x
   1228  f2af					      else
   1229  f2af		       95 a4		      sta	playfield,x
   1230  f2b1		       b5 a9		      lda	playfield+5,x
   1231  f2b3		       95 a5		      sta	playfield+1,x
   1232  f2b5		       b5 aa		      lda	playfield+6,x
   1233  f2b7		       95 a6		      sta	playfield+2,x
   1234  f2b9		       b5 ab		      lda	playfield+7,x
   1235  f2bb		       95 a7		      sta	playfield+3,x
   1236  f2bd					      endif
   1237  f2bd		       8a		      txa
   1238  f2be		       cb fc		      sbx	#252
   1239  f2c0				  -	      ifconst	pfres
   1240  f2c0				  -	      cpx	#(pfres-1)*4
   1241  f2c0					      else
   1242  f2c0		       e0 2c		      cpx	#44
   1243  f2c2					      endif
   1244  f2c2		       d0 e9		      bne	up2
   1245  f2c4
   1246  f2c4		       a5 9f		      lda	temp4
   1247  f2c6
   1248  f2c6				  -	      ifconst	superchip
   1249  f2c6				  -	      ifconst	pfres
   1250  f2c6				  -	      sta	playfield+pfres*4-129
   1251  f2c6				  -	      lda	temp3
   1252  f2c6				  -	      sta	playfield+pfres*4-130
   1253  f2c6				  -	      lda	temp2
   1254  f2c6				  -	      sta	playfield+pfres*4-131
   1255  f2c6				  -	      lda	temp1
   1256  f2c6				  -	      sta	playfield+pfres*4-132
   1257  f2c6				  -	      else
   1258  f2c6				  -	      sta	playfield+47-128
   1259  f2c6				  -	      lda	temp3
   1260  f2c6				  -	      sta	playfield+46-128
   1261  f2c6				  -	      lda	temp2
   1262  f2c6				  -	      sta	playfield+45-128
   1263  f2c6				  -	      lda	temp1
   1264  f2c6				  -	      sta	playfield+44-128
   1265  f2c6				  -	      endif
   1266  f2c6					      else
   1267  f2c6				  -	      ifconst	pfres
   1268  f2c6				  -	      sta	playfield+pfres*4-1
   1269  f2c6				  -	      lda	temp3
   1270  f2c6				  -	      sta	playfield+pfres*4-2
   1271  f2c6				  -	      lda	temp2
   1272  f2c6				  -	      sta	playfield+pfres*4-3
   1273  f2c6				  -	      lda	temp1
   1274  f2c6				  -	      sta	playfield+pfres*4-4
   1275  f2c6					      else
   1276  f2c6		       85 d3		      sta	playfield+47
   1277  f2c8		       a5 9e		      lda	temp3
   1278  f2ca		       85 d2		      sta	playfield+46
   1279  f2cc		       a5 9d		      lda	temp2
   1280  f2ce		       85 d1		      sta	playfield+45
   1281  f2d0		       a5 9c		      lda	temp1
   1282  f2d2		       85 d0		      sta	playfield+44
   1283  f2d4					      endif
   1284  f2d4					      endif
   1285  f2d4				   noshiftdown2
      0  f2d4					      RETURN
      1  f2d4					      ifnconst	bankswitch
      2  f2d4		       60		      rts
      3  f2d5				  -	      else
      4  f2d5				  -	      jmp	BS_return
      5  f2d5					      endif
   1287  f2d5
   1288  f2d5
   1289  f2d5				   notup
   1290  f2d5							;down
   1291  f2d5		       4a		      lsr
   1292  f2d6		       b0 02		      bcs	oneincup
   1293  f2d8		       e6 ef		      inc	playfieldpos
   1294  f2da				   oneincup
   1295  f2da		       e6 ef		      inc	playfieldpos
   1296  f2dc		       a5 ef		      lda	playfieldpos
   1297  f2de
   1298  f2de				  -	      ifconst	pfrowheight
   1299  f2de				  -	      cmp	#pfrowheight+1
   1300  f2de					      else
   1301  f2de					      ifnconst	pfres
   1302  f2de		       c9 09		      cmp	#9
   1303  f2e0				  -	      else
   1304  f2e0				  -	      cmp	#(96/pfres)+1	; try to come close to the real size
   1305  f2e0					      endif
   1306  f2e0					      endif
   1307  f2e0
   1308  f2e0		       90 3b		      bcc	noshiftdown
   1309  f2e2		       a9 01		      lda	#1
   1310  f2e4		       85 ef		      sta	playfieldpos
   1311  f2e6
   1312  f2e6				  -	      ifconst	pfres
   1313  f2e6				  -	      lda	playfield+pfres*4-1
   1314  f2e6				  -	      sta	temp4
   1315  f2e6				  -	      lda	playfield+pfres*4-2
   1316  f2e6				  -	      sta	temp3
   1317  f2e6				  -	      lda	playfield+pfres*4-3
   1318  f2e6				  -	      sta	temp2
   1319  f2e6				  -	      lda	playfield+pfres*4-4
   1320  f2e6					      else
   1321  f2e6		       a5 d3		      lda	playfield+47
   1322  f2e8		       85 9f		      sta	temp4
   1323  f2ea		       a5 d2		      lda	playfield+46
   1324  f2ec		       85 9e		      sta	temp3
   1325  f2ee		       a5 d1		      lda	playfield+45
   1326  f2f0		       85 9d		      sta	temp2
   1327  f2f2		       a5 d0		      lda	playfield+44
   1328  f2f4					      endif
   1329  f2f4
   1330  f2f4		       85 9c		      sta	temp1
   1331  f2f6
   1332  f2f6				  -	      ifconst	pfres
   1333  f2f6				  -	      ldx	#(pfres-1)*4
   1334  f2f6					      else
   1335  f2f6		       a2 2c		      ldx	#44
   1336  f2f8					      endif
   1337  f2f8				   down2
   1338  f2f8		       b5 a3		      lda	playfield-1,x
   1339  f2fa				  -	      ifconst	superchip
   1340  f2fa				  -	      sta	playfield-125,x
   1341  f2fa				  -	      lda	playfield-2,x
   1342  f2fa				  -	      sta	playfield-126,x
   1343  f2fa				  -	      lda	playfield-3,x
   1344  f2fa				  -	      sta	playfield-127,x
   1345  f2fa				  -	      lda	playfield-4,x
   1346  f2fa				  -	      sta	playfield-128,x
   1347  f2fa					      else
   1348  f2fa		       95 a7		      sta	playfield+3,x
   1349  f2fc		       b5 a2		      lda	playfield-2,x
   1350  f2fe		       95 a6		      sta	playfield+2,x
   1351  f300		       b5 a1		      lda	playfield-3,x
   1352  f302		       95 a5		      sta	playfield+1,x
   1353  f304		       b5 a0		      lda	playfield-4,x
   1354  f306		       95 a4		      sta	playfield,x
   1355  f308					      endif
   1356  f308		       8a		      txa
   1357  f309		       cb 04		      sbx	#4
   1358  f30b		       d0 eb		      bne	down2
   1359  f30d
   1360  f30d		       a5 9f		      lda	temp4
   1361  f30f				  -	      ifconst	superchip
   1362  f30f				  -	      sta	playfield-125
   1363  f30f				  -	      lda	temp3
   1364  f30f				  -	      sta	playfield-126
   1365  f30f				  -	      lda	temp2
   1366  f30f				  -	      sta	playfield-127
   1367  f30f				  -	      lda	temp1
   1368  f30f				  -	      sta	playfield-128
   1369  f30f					      else
   1370  f30f		       85 a7		      sta	playfield+3
   1371  f311		       a5 9e		      lda	temp3
   1372  f313		       85 a6		      sta	playfield+2
   1373  f315		       a5 9d		      lda	temp2
   1374  f317		       85 a5		      sta	playfield+1
   1375  f319		       a5 9c		      lda	temp1
   1376  f31b		       85 a4		      sta	playfield
   1377  f31d					      endif
   1378  f31d				   noshiftdown
      0  f31d					      RETURN
      1  f31d					      ifnconst	bankswitch
      2  f31d		       60		      rts
      3  f31e				  -	      else
      4  f31e				  -	      jmp	BS_return
      5  f31e					      endif
   1380  f31e							; Provided under the CC0 license. See the included LICENSE.txt for details.
   1381  f31e
   1382  f31e							;standard routines needed for pretty much all games
   1383  f31e							; just the random number generator is left - maybe we should remove this asm file altogether?
   1384  f31e							; repositioning code and score pointer setup moved to overscan
   1385  f31e							; read switches, joysticks now compiler generated (more efficient)
   1386  f31e
   1387  f31e				   randomize
   1388  f31e		       a5 a2		      lda	rand
   1389  f320		       4a		      lsr
   1390  f321					      ifconst	rand16
   1391  f321		       26 ed		      rol	rand16
   1392  f323					      endif
   1393  f323		       90 02		      bcc	noeor
   1394  f325		       49 b4		      eor	#$B4
   1395  f327				   noeor
   1396  f327		       85 a2		      sta	rand
   1397  f329					      ifconst	rand16
   1398  f329		       45 ed		      eor	rand16
   1399  f32b					      endif
      0  f32b					      RETURN
      1  f32b					      ifnconst	bankswitch
      2  f32b		       60		      rts
      3  f32c				  -	      else
      4  f32c				  -	      jmp	BS_return
      5  f32c					      endif
   1401  f32c							; Provided under the CC0 license. See the included LICENSE.txt for details.
   1402  f32c
   1403  f32c				   drawscreen
   1404  f32c				  -	      ifconst	debugscore
   1405  f32c				  -	      ldx	#14
   1406  f32c				  -	      lda	INTIM	; display # cycles left in the score
   1407  f32c				  -
   1408  f32c				  -	      ifconst	mincycles
   1409  f32c				  -	      lda	mincycles
   1410  f32c				  -	      cmp	INTIM
   1411  f32c				  -	      lda	mincycles
   1412  f32c				  -	      bcc	nochange
   1413  f32c				  -	      lda	INTIM
   1414  f32c				  -	      sta	mincycles
   1415  f32c				  -nochange
   1416  f32c				  -	      endif
   1417  f32c				  -
   1418  f32c				  -			; cmp #$2B
   1419  f32c				  -			; bcs no_cycles_left
   1420  f32c				  -	      bmi	cycles_left
   1421  f32c				  -	      ldx	#64
   1422  f32c				  -	      eor	#$ff	;make negative
   1423  f32c				  -cycles_left
   1424  f32c				  -	      stx	scorecolor
   1425  f32c				  -	      and	#$7f	; clear sign bit
   1426  f32c				  -	      tax
   1427  f32c				  -	      lda	scorebcd,x
   1428  f32c				  -	      sta	score+2
   1429  f32c				  -	      lda	scorebcd1,x
   1430  f32c				  -	      sta	score+1
   1431  f32c				  -	      jmp	done_debugscore
   1432  f32c				  -scorebcd
   1433  f32c				  -	      .byte	$00, $64, $28, $92, $56, $20, $84, $48, $12, $76, $40
   1434  f32c				  -	      .byte	$04, $68, $32, $96, $60, $24, $88, $52, $16, $80, $44
   1435  f32c				  -	      .byte	$08, $72, $36, $00, $64, $28, $92, $56, $20, $84, $48
   1436  f32c				  -	      .byte	$12, $76, $40, $04, $68, $32, $96, $60, $24, $88
   1437  f32c				  -scorebcd1
   1438  f32c				  -	      .byte	0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6
   1439  f32c				  -	      .byte	7, 7, 8, 8, 9, $10, $10, $11, $12, $12, $13
   1440  f32c				  -	      .byte	$14, $14, $15, $16, $16, $17, $17, $18, $19, $19, $20
   1441  f32c				  -	      .byte	$21, $21, $22, $23, $23, $24, $24, $25, $26, $26
   1442  f32c				  -done_debugscore
   1443  f32c					      endif
   1444  f32c
   1445  f32c				  -	      ifconst	debugcycles
   1446  f32c				  -	      lda	INTIM	; if we go over, it mucks up the background color
   1447  f32c				  -			; cmp #$2B
   1448  f32c				  -			; BCC overscan
   1449  f32c				  -	      bmi	overscan
   1450  f32c				  -	      sta	COLUBK
   1451  f32c				  -	      bcs	doneoverscan
   1452  f32c					      endif
   1453  f32c
   1454  f32c				   overscan
   1455  f32c				  -	      ifconst	interlaced
   1456  f32c				  -	      PHP
   1457  f32c				  -	      PLA
   1458  f32c				  -	      EOR	#4	; flip interrupt bit
   1459  f32c				  -	      PHA
   1460  f32c				  -	      PLP
   1461  f32c				  -	      AND	#4	; isolate the interrupt bit
   1462  f32c				  -	      TAX		; save it for later
   1463  f32c					      endif
   1464  f32c
   1465  f32c				   overscanloop
   1466  f32c		       ad 84 02 	      lda	INTIM	;wait for sync
   1467  f32f		       30 fb		      bmi	overscanloop
   1468  f331				   doneoverscan
   1469  f331
   1470  f331							;do VSYNC
   1471  f331
   1472  f331				  -	      ifconst	interlaced
   1473  f331				  -	      CPX	#4
   1474  f331				  -	      BNE	oddframevsync
   1475  f331					      endif
   1476  f331
   1477  f331		       a9 02		      lda	#2
   1478  f333		       85 02		      sta	WSYNC
   1479  f335		       85 00		      sta	VSYNC
   1480  f337		       85 02		      STA	WSYNC
   1481  f339		       85 02		      STA	WSYNC
   1482  f33b		       4a		      lsr
   1483  f33c		       85 02		      STA	WSYNC
   1484  f33e		       85 00		      STA	VSYNC
   1485  f340		       85 01		      sta	VBLANK
   1486  f342					      ifnconst	overscan_time
   1487  f342		       a9 a5		      lda	#37+128
   1488  f344				  -	      else
   1489  f344				  -	      lda	#overscan_time+128
   1490  f344					      endif
   1491  f344		       8d 96 02 	      sta	TIM64T
   1492  f347
   1493  f347				  -	      ifconst	interlaced
   1494  f347				  -	      jmp	postsync
   1495  f347				  -
   1496  f347				  -oddframevsync
   1497  f347				  -	      sta	WSYNC
   1498  f347				  -
   1499  f347				  -	      LDA	($80,X)	; 11 waste
   1500  f347				  -	      LDA	($80,X)	; 11 waste
   1501  f347				  -	      LDA	($80,X)	; 11 waste
   1502  f347				  -
   1503  f347				  -	      lda	#2
   1504  f347				  -	      sta	VSYNC
   1505  f347				  -	      sta	WSYNC
   1506  f347				  -	      sta	WSYNC
   1507  f347				  -	      sta	WSYNC
   1508  f347				  -
   1509  f347				  -	      LDA	($80,X)	; 11 waste
   1510  f347				  -	      LDA	($80,X)	; 11 waste
   1511  f347				  -	      LDA	($80,X)	; 11 waste
   1512  f347				  -
   1513  f347				  -	      lda	#0
   1514  f347				  -	      sta	VSYNC
   1515  f347				  -	      sta	VBLANK
   1516  f347				  -	      ifnconst	overscan_time
   1517  f347				  -	      lda	#37+128
   1518  f347				  -	      else
   1519  f347				  -	      lda	#overscan_time+128
   1520  f347				  -	      endif
   1521  f347				  -	      sta	TIM64T
   1522  f347				  -
   1523  f347				  -postsync
   1524  f347					      endif
   1525  f347
   1526  f347				  -	      ifconst	legacy
   1527  f347				  -	      if	legacy < 100
   1528  f347				  -	      ldx	#4
   1529  f347				  -adjustloop
   1530  f347				  -	      lda	player0x,x
   1531  f347				  -	      sec
   1532  f347				  -	      sbc	#14	;?
   1533  f347				  -	      sta	player0x,x
   1534  f347				  -	      dex
   1535  f347				  -	      bpl	adjustloop
   1536  f347				  -	      endif
   1537  f347					      endif
   1538  f347				  -	      if	((<*)>$e9)&&((<*)<$fa)
   1539  f347				  -	      repeat	($fa-(<*))
   1540  f347				  -	      nop
   1541  f347				  -	      repend
   1542  f347					      endif
   1543  f347		       85 02		      sta	WSYNC
   1544  f349		       a2 04		      ldx	#4
      0  f34b					      SLEEP	3
      1  f34b				   .CYCLES    SET	3
      2  f34b
      3  f34b				  -	      IF	.CYCLES < 2
      4  f34b				  -	      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
      5  f34b				  -	      ERR
      6  f34b					      ENDIF
      7  f34b
      8  f34b					      IF	.CYCLES & 1
      9  f34b					      IFNCONST	NO_ILLEGAL_OPCODES
     10  f34b		       04 00		      nop	0
     11  f34d				  -	      ELSE
     12  f34d				  -	      bit	VSYNC
     13  f34d					      ENDIF
     14  f34d				   .CYCLES    SET	.CYCLES - 3
     15  f34d					      ENDIF
     16  f34d
     17  f34d				  -	      REPEAT	.CYCLES / 2
     18  f34d				  -	      nop
     19  f34d					      REPEND
   1546  f34d				   HorPosLoop		; 5
   1547  f34d		       b5 80		      lda	player0x,X	;+4 9
   1548  f34f		       38		      sec		;+2 11
   1549  f350				   DivideLoop
   1550  f350		       e9 0f		      sbc	#15
   1551  f352		       b0 fc		      bcs	DivideLoop	;+4 15
   1552  f354		       95 9c		      sta	temp1,X	;+4 19
   1553  f356		       95 10		      sta	RESP0,X	;+4 23
   1554  f358		       85 02		      sta	WSYNC
   1555  f35a		       ca		      dex
   1556  f35b		       10 f0		      bpl	HorPosLoop	;+5 5
   1557  f35d							; 4
   1558  f35d
   1559  f35d		       a2 04		      ldx	#4
   1560  f35f		       b4 9c		      ldy	temp1,X
   1561  f361		       b9 bd f2 	      lda	repostable-256,Y
   1562  f364		       95 20		      sta	HMP0,X	;+14 18
   1563  f366
   1564  f366		       ca		      dex
   1565  f367		       b4 9c		      ldy	temp1,X
   1566  f369		       b9 bd f2 	      lda	repostable-256,Y
   1567  f36c		       95 20		      sta	HMP0,X	;+14 32
   1568  f36e
   1569  f36e		       ca		      dex
   1570  f36f		       b4 9c		      ldy	temp1,X
   1571  f371		       b9 bd f2 	      lda	repostable-256,Y
   1572  f374		       95 20		      sta	HMP0,X	;+14 46
   1573  f376
   1574  f376		       ca		      dex
   1575  f377		       b4 9c		      ldy	temp1,X
   1576  f379		       b9 bd f2 	      lda	repostable-256,Y
   1577  f37c		       95 20		      sta	HMP0,X	;+14 60
   1578  f37e
   1579  f37e		       ca		      dex
   1580  f37f		       b4 9c		      ldy	temp1,X
   1581  f381		       b9 bd f2 	      lda	repostable-256,Y
   1582  f384		       95 20		      sta	HMP0,X	;+14 74
   1583  f386
   1584  f386		       85 02		      sta	WSYNC
   1585  f388
   1586  f388		       85 2a		      sta	HMOVE	;+3 3
   1587  f38a
   1588  f38a
   1589  f38a				  -	      ifconst	legacy
   1590  f38a				  -	      if	legacy < 100
   1591  f38a				  -	      ldx	#4
   1592  f38a				  -adjustloop2
   1593  f38a				  -	      lda	player0x,x
   1594  f38a				  -	      clc
   1595  f38a				  -	      adc	#14	;?
   1596  f38a				  -	      sta	player0x,x
   1597  f38a				  -	      dex
   1598  f38a				  -	      bpl	adjustloop2
   1599  f38a				  -	      endif
   1600  f38a					      endif
   1601  f38a
   1602  f38a
   1603  f38a
   1604  f38a
   1605  f38a							;set score pointers
   1606  f38a		       a7 95		      lax	score+2
   1607  f38c		       20 bd f3 	      jsr	scorepointerset
   1608  f38f		       84 9b		      sty	scorepointers+5
   1609  f391		       86 98		      stx	scorepointers+2
   1610  f393		       a7 94		      lax	score+1
   1611  f395		       20 bd f3 	      jsr	scorepointerset
   1612  f398		       84 9a		      sty	scorepointers+4
   1613  f39a		       86 97		      stx	scorepointers+1
   1614  f39c		       a7 93		      lax	score
   1615  f39e		       20 bd f3 	      jsr	scorepointerset
   1616  f3a1		       84 99		      sty	scorepointers+3
   1617  f3a3		       86 96		      stx	scorepointers
   1618  f3a5
   1619  f3a5				   vblk
   1620  f3a5							; run possible vblank bB code
   1621  f3a5				  -	      ifconst	vblank_bB_code
   1622  f3a5				  -	      jsr	vblank_bB_code
   1623  f3a5					      endif
   1624  f3a5				   vblk2
   1625  f3a5		       ad 84 02 	      LDA	INTIM
   1626  f3a8		       30 fb		      bmi	vblk2
   1627  f3aa		       4c 34 f0 	      jmp	kernel
   1628  f3ad
   1629  f3ad
   1630  f3ad		       80 70 60 50*	      .byte.b	$80,$70,$60,$50,$40,$30,$20,$10,$00
   1631  f3b6		       f0 e0 d0 c0*	      .byte.b	$F0,$E0,$D0,$C0,$B0,$A0,$90
   1632  f3bd				   repostable
   1633  f3bd
   1634  f3bd				   scorepointerset
   1635  f3bd		       29 0f		      and	#$0F
   1636  f3bf		       0a		      asl
   1637  f3c0		       0a		      asl
   1638  f3c1		       0a		      asl
   1639  f3c2		       69 9c		      adc	#<scoretable
   1640  f3c4		       a8		      tay
   1641  f3c5		       8a		      txa
   1642  f3c6							; and #$F0
   1643  f3c6							; lsr
   1644  f3c6		       4b f0		      asr	#$F0
   1645  f3c8		       69 9c		      adc	#<scoretable
   1646  f3ca		       aa		      tax
   1647  f3cb		       60		      rts
   1648  f3cc				   game
   1649  f3cc				   .
   1650  f3cc							; 
   1651  f3cc
   1652  f3cc				   .
   1653  f3cc							; 
   1654  f3cc
   1655  f3cc				   .
   1656  f3cc							; 
   1657  f3cc
   1658  f3cc				   .
   1659  f3cc							; 
   1660  f3cc
   1661  f3cc				   .
   1662  f3cc							; 
   1663  f3cc
   1664  f3cc				   .
   1665  f3cc							; 
   1666  f3cc
   1667  f3cc				   .
   1668  f3cc							; 
   1669  f3cc
   1670  f3cc				   .
   1671  f3cc							; 
   1672  f3cc
   1673  f3cc				   .
   1674  f3cc							; 
   1675  f3cc
   1676  f3cc				   .
   1677  f3cc							; 
   1678  f3cc
   1679  f3cc				   .
   1680  f3cc							; 
   1681  f3cc
   1682  f3cc				   .
   1683  f3cc							; 
   1684  f3cc
   1685  f3cc				   .
   1686  f3cc							; 
   1687  f3cc
   1688  f3cc				   .
   1689  f3cc							; 
   1690  f3cc
   1691  f3cc				   .
   1692  f3cc							; 
   1693  f3cc
   1694  f3cc				   .
   1695  f3cc							; 
   1696  f3cc
   1697  f3cc				   .
   1698  f3cc							; 
   1699  f3cc
   1700  f3cc				   .
   1701  f3cc							; 
   1702  f3cc
   1703  f3cc				   .
   1704  f3cc							; 
   1705  f3cc
   1706  f3cc				   .
   1707  f3cc							; 
   1708  f3cc
   1709  f3cc				   .
   1710  f3cc							; 
   1711  f3cc
   1712  f3cc				   .
   1713  f3cc							; 
   1714  f3cc
   1715  f3cc				   .
   1716  f3cc							; 
   1717  f3cc
   1718  f3cc				   .
   1719  f3cc							; 
   1720  f3cc
   1721  f3cc				   .
   1722  f3cc							; 
   1723  f3cc
   1724  f3cc				   .
   1725  f3cc							; 
   1726  f3cc
   1727  f3cc				   .
   1728  f3cc							; 
   1729  f3cc
   1730  f3cc				   .
   1731  f3cc							; 
   1732  f3cc
   1733  f3cc				   .
   1734  f3cc							; 
   1735  f3cc
   1736  f3cc				   .
   1737  f3cc							; 
   1738  f3cc
   1739  f3cc				   .
   1740  f3cc							; 
   1741  f3cc
   1742  f3cc				   .
   1743  f3cc							; 
   1744  f3cc
   1745  f3cc				   .
   1746  f3cc							; 
   1747  f3cc
   1748  f3cc				   .
   1749  f3cc							; 
   1750  f3cc
   1751  f3cc				   .
   1752  f3cc							; 
   1753  f3cc
   1754  f3cc				   .
   1755  f3cc							; 
   1756  f3cc
   1757  f3cc				   .
   1758  f3cc							; 
   1759  f3cc
   1760  f3cc				   .
   1761  f3cc							; 
   1762  f3cc
   1763  f3cc				   .
   1764  f3cc							; 
   1765  f3cc
   1766  f3cc				   .
   1767  f3cc							; 
   1768  f3cc
   1769  f3cc				   .
   1770  f3cc							; 
   1771  f3cc
   1772  f3cc				   .
   1773  f3cc							; 
   1774  f3cc
   1775  f3cc				   .
   1776  f3cc							; 
   1777  f3cc
   1778  f3cc				   .
   1779  f3cc							; 
   1780  f3cc
   1781  f3cc				   .
   1782  f3cc							; 
   1783  f3cc
   1784  f3cc				   .
   1785  f3cc							; 
   1786  f3cc
   1787  f3cc				   .
   1788  f3cc							; 
   1789  f3cc
   1790  f3cc				   .
   1791  f3cc							; 
   1792  f3cc
   1793  f3cc				   .
   1794  f3cc							; 
   1795  f3cc
   1796  f3cc				   .
   1797  f3cc							; 
   1798  f3cc
   1799  f3cc				   .
   1800  f3cc							; 
   1801  f3cc
   1802  f3cc				   .
   1803  f3cc							; 
   1804  f3cc
   1805  f3cc				   .
   1806  f3cc							; 
   1807  f3cc
   1808  f3cc				   .
   1809  f3cc							; 
   1810  f3cc
   1811  f3cc				   .L00 		;  dim _BitOp_01  =  y
   1812  f3cc
   1813  f3cc				   .L01 		;  dim _Bit0_Reset_Restrainer	=  y
   1814  f3cc
   1815  f3cc				   .L02 		;  dim _Bit4_Toggle_Screen  =	y
   1816  f3cc
   1817  f3cc				   .
   1818  f3cc							; 
   1819  f3cc
   1820  f3cc				   .
   1821  f3cc							; 
   1822  f3cc
   1823  f3cc				   .
   1824  f3cc							; 
   1825  f3cc
   1826  f3cc				   .
   1827  f3cc							; 
   1828  f3cc
   1829  f3cc				   .L03 		;  dim rand16	=  z
   1830  f3cc
   1831  f3cc				   .
   1832  f3cc							; 
   1833  f3cc
   1834  f3cc				   .
   1835  f3cc							; 
   1836  f3cc
   1837  f3cc				   .
   1838  f3cc							; 
   1839  f3cc
   1840  f3cc				   .
   1841  f3cc							; 
   1842  f3cc
   1843  f3cc				   .
   1844  f3cc							; 
   1845  f3cc
   1846  f3cc				   .
   1847  f3cc							; 
   1848  f3cc
   1849  f3cc				   .
   1850  f3cc							; 
   1851  f3cc
   1852  f3cc				   .
   1853  f3cc							; 
   1854  f3cc
   1855  f3cc				   .
   1856  f3cc							; 
   1857  f3cc
   1858  f3cc				   .L04 		;  const _P_Edge_Top  =  9
   1859  f3cc
   1860  f3cc				   .L05 		;  const _P_Edge_Bottom  =  88
   1861  f3cc
   1862  f3cc				   .L06 		;  const _P_Edge_Left	=  1
   1863  f3cc
   1864  f3cc				   .L07 		;  const _P_Edge_Right  =  153
   1865  f3cc
   1866  f3cc				   .
   1867  f3cc							; 
   1868  f3cc
   1869  f3cc				   .
   1870  f3cc							; 
   1871  f3cc
   1872  f3cc				   .
   1873  f3cc							; 
   1874  f3cc
   1875  f3cc				   .
   1876  f3cc							; 
   1877  f3cc
   1878  f3cc				   .
   1879  f3cc							; 
   1880  f3cc
   1881  f3cc				   .
   1882  f3cc							; 
   1883  f3cc
   1884  f3cc				   .
   1885  f3cc							; 
   1886  f3cc
   1887  f3cc				   .L08 		;  const noscore  =  1
   1888  f3cc
   1889  f3cc				   .
   1890  f3cc							; 
   1891  f3cc
   1892  f3cc				   .
   1893  f3cc							; 
   1894  f3cc
   1895  f3cc				   .
   1896  f3cc							; 
   1897  f3cc
   1898  f3cc				   .
   1899  f3cc							; 
   1900  f3cc
   1901  f3cc				   .
   1902  f3cc							; 
   1903  f3cc
   1904  f3cc				   .
   1905  f3cc							; 
   1906  f3cc
   1907  f3cc				   .
   1908  f3cc							; 
   1909  f3cc
   1910  f3cc				   .
   1911  f3cc							; 
   1912  f3cc
   1913  f3cc				   .
   1914  f3cc							; 
   1915  f3cc
   1916  f3cc				   .
   1917  f3cc							; 
   1918  f3cc
   1919  f3cc				   .
   1920  f3cc							; 
   1921  f3cc
   1922  f3cc				   .__Start_Restart
   1923  f3cc							; __Start_Restart
   1924  f3cc
   1925  f3cc				   .
   1926  f3cc							; 
   1927  f3cc
   1928  f3cc				   .
   1929  f3cc							; 
   1930  f3cc
   1931  f3cc				   .
   1932  f3cc							; 
   1933  f3cc
   1934  f3cc				   .
   1935  f3cc							; 
   1936  f3cc
   1937  f3cc				   .
   1938  f3cc							; 
   1939  f3cc
   1940  f3cc				   .
   1941  f3cc							; 
   1942  f3cc
   1943  f3cc				   .L09 		;  AUDV0  =  0  :  AUDV1  =  0
   1944  f3cc
   1945  f3cc		       a9 00		      LDA	#0
   1946  f3ce		       85 19		      STA	AUDV0
   1947  f3d0		       85 1a		      STA	AUDV1
   1948  f3d2				   .
   1949  f3d2							; 
   1950  f3d2
   1951  f3d2				   .
   1952  f3d2							; 
   1953  f3d2
   1954  f3d2				   .
   1955  f3d2							; 
   1956  f3d2
   1957  f3d2				   .
   1958  f3d2							; 
   1959  f3d2
   1960  f3d2				   .
   1961  f3d2							; 
   1962  f3d2
   1963  f3d2				   .
   1964  f3d2							; 
   1965  f3d2
   1966  f3d2				   .
   1967  f3d2							; 
   1968  f3d2
   1969  f3d2				   .
   1970  f3d2							; 
   1971  f3d2
   1972  f3d2				   .
   1973  f3d2							; 
   1974  f3d2
   1975  f3d2				   .L010		;  a  =  0  :	b  =  0  :  c  =  0  :	d  =  0  :  e  =  0  :	f  =  0  :  g  =  0  :	h  =  0  :  i  =  0
   1976  f3d2
   1977  f3d2		       a9 00		      LDA	#0
   1978  f3d4		       85 d4		      STA	a
   1979  f3d6		       85 d5		      STA	b
   1980  f3d8		       85 d6		      STA	c
   1981  f3da		       85 d7		      STA	d
   1982  f3dc		       85 d8		      STA	e
   1983  f3de		       85 d9		      STA	f
   1984  f3e0		       85 da		      STA	g
   1985  f3e2		       85 db		      STA	h
   1986  f3e4		       85 dc		      STA	i
   1987  f3e6				   .L011		;  j  =  0  :	k  =  0  :  l  =  0  :	m  =  0  :  n  =  0  :	o  =  0  :  p  =  0  :	q  =  0  :  r  =  0
   1988  f3e6
   1989  f3e6		       a9 00		      LDA	#0
   1990  f3e8		       85 dd		      STA	j
   1991  f3ea		       85 de		      STA	k
   1992  f3ec		       85 df		      STA	l
   1993  f3ee		       85 e0		      STA	m
   1994  f3f0		       85 e1		      STA	n
   1995  f3f2		       85 e2		      STA	o
   1996  f3f4		       85 e3		      STA	p
   1997  f3f6		       85 e4		      STA	q
   1998  f3f8		       85 e5		      STA	r
   1999  f3fa				   .L012		;  s  =  0  :	t  =  0  :  u  =  0  :	v  =  0  :  w  =  0  :	x  =  0
   2000  f3fa
   2001  f3fa		       a9 00		      LDA	#0
   2002  f3fc		       85 e6		      STA	s
   2003  f3fe		       85 e7		      STA	t
   2004  f400		       85 e8		      STA	u
   2005  f402		       85 e9		      STA	v
   2006  f404		       85 ea		      STA	w
   2007  f406		       85 eb		      STA	x
   2008  f408				   .
   2009  f408							; 
   2010  f408
   2011  f408				   .
   2012  f408							; 
   2013  f408
   2014  f408				   .
   2015  f408							; 
   2016  f408
   2017  f408				   .
   2018  f408							; 
   2019  f408
   2020  f408				   .
   2021  f408							; 
   2022  f408
   2023  f408				   .
   2024  f408							; 
   2025  f408
   2026  f408				   .
   2027  f408							; 
   2028  f408
   2029  f408				   .
   2030  f408							; 
   2031  f408
   2032  f408				   .L013		;  _BitOp_01  =  _BitOp_01  &	%00010000
   2033  f408
   2034  f408		       a5 ec		      LDA	_BitOp_01
   2035  f40a		       29 10		      AND	#%00010000
   2036  f40c		       85 ec		      STA	_BitOp_01
   2037  f40e				   .
   2038  f40e							; 
   2039  f40e
   2040  f40e				   .
   2041  f40e							; 
   2042  f40e
   2043  f40e				   .
   2044  f40e							; 
   2045  f40e
   2046  f40e				   .
   2047  f40e							; 
   2048  f40e
   2049  f40e				   .
   2050  f40e							; 
   2051  f40e
   2052  f40e				   .
   2053  f40e							; 
   2054  f40e
   2055  f40e				   .L014		;  player0x  =  77  :	player0y  =  48
   2056  f40e
   2057  f40e		       a9 4d		      LDA	#77
   2058  f410		       85 80		      STA	player0x
   2059  f412		       a9 30		      LDA	#48
   2060  f414		       85 85		      STA	player0y
   2061  f416				   .
   2062  f416							; 
   2063  f416
   2064  f416				   .
   2065  f416							; 
   2066  f416
   2067  f416				   .
   2068  f416							; 
   2069  f416
   2070  f416				   .
   2071  f416							; 
   2072  f416
   2073  f416				   .
   2074  f416							; 
   2075  f416
   2076  f416				   .
   2077  f416							; 
   2078  f416
   2079  f416				   .L015		;  COLUPF  =  $2C
   2080  f416
   2081  f416		       a9 2c		      LDA	#$2C
   2082  f418		       85 08		      STA	COLUPF
   2083  f41a				   .
   2084  f41a							; 
   2085  f41a
   2086  f41a				   .
   2087  f41a							; 
   2088  f41a
   2089  f41a				   .
   2090  f41a							; 
   2091  f41a
   2092  f41a				   .
   2093  f41a							; 
   2094  f41a
   2095  f41a				   .
   2096  f41a							; 
   2097  f41a
   2098  f41a				   .
   2099  f41a							; 
   2100  f41a
   2101  f41a				   .L016		;  COLUBK  =  0
   2102  f41a
   2103  f41a		       a9 00		      LDA	#0
   2104  f41c		       85 09		      STA	COLUBK
   2105  f41e				   .
   2106  f41e							; 
   2107  f41e
   2108  f41e				   .
   2109  f41e							; 
   2110  f41e
   2111  f41e				   .
   2112  f41e							; 
   2113  f41e
   2114  f41e				   .
   2115  f41e							; 
   2116  f41e
   2117  f41e				   .
   2118  f41e							; 
   2119  f41e
   2120  f41e				   .
   2121  f41e							; 
   2122  f41e
   2123  f41e				   .
   2124  f41e							; 
   2125  f41e
   2126  f41e				   .
   2127  f41e							; 
   2128  f41e
   2129  f41e				   .
   2130  f41e							; 
   2131  f41e
   2132  f41e				   .L017		;  _Bit0_Reset_Restrainer{0}  =  1
   2133  f41e
   2134  f41e		       a5 ec		      LDA	_Bit0_Reset_Restrainer
   2135  f420		       09 01		      ORA	#1
   2136  f422		       85 ec		      STA	_Bit0_Reset_Restrainer
   2137  f424				   .
   2138  f424							; 
   2139  f424
   2140  f424				   .
   2141  f424							; 
   2142  f424
   2143  f424				   .
   2144  f424							; 
   2145  f424
   2146  f424				   .
   2147  f424							; 
   2148  f424
   2149  f424				   .
   2150  f424							; 
   2151  f424
   2152  f424				   .
   2153  f424							; 
   2154  f424
   2155  f424				   .L018		;  player0:
   2156  f424
   2157  f424		       a2 64		      LDX	#<playerL018_0
   2158  f426		       86 8a		      STX	player0pointerlo
   2159  f428		       a9 f6		      LDA	#>playerL018_0
   2160  f42a		       85 8b		      STA	player0pointerhi
   2161  f42c		       a9 07		      LDA	#7
   2162  f42e		       85 8e		      STA	player0height
   2163  f430				   .
   2164  f430							; 
   2165  f430
   2166  f430				   .
   2167  f430							; 
   2168  f430
   2169  f430				   .
   2170  f430							; 
   2171  f430
   2172  f430				   .
   2173  f430							; 
   2174  f430
   2175  f430				   .
   2176  f430							; 
   2177  f430
   2178  f430				   .
   2179  f430							; 
   2180  f430
   2181  f430				   .L019		;  _Bit4_Toggle_Screen  =  _Bit4_Toggle_Screen  ^  %00010000
   2182  f430
   2183  f430		       a5 ec		      LDA	_Bit4_Toggle_Screen
   2184  f432		       49 10		      EOR	#%00010000
   2185  f434		       85 ec		      STA	_Bit4_Toggle_Screen
   2186  f436				   .
   2187  f436							; 
   2188  f436
   2189  f436				   .L020		;  if _Bit4_Toggle_Screen{4} then goto __Skip_Playfield_01
   2190  f436
   2191  f436		       a5 ec		      LDA	_Bit4_Toggle_Screen
   2192  f438		       29 10		      AND	#16
   2193  f43a		       f0 03		      BEQ	.skipL020
   2194  f43c				   .condpart0
   2195  f43c		       4c 7f f4 	      jmp	.__Skip_Playfield_01
   2196  f43f
   2197  f43f				   .skipL020
   2198  f43f				   .
   2199  f43f							; 
   2200  f43f
   2201  f43f				   .L021		;  playfield:
   2202  f43f
   2203  f43f				  -	      ifconst	pfres
   2204  f43f				  -	      ldx	#(12>pfres)*(pfres*pfwidth-1)+(12<=pfres)*47
   2205  f43f					      else
   2206  f43f		       a2 2f		      ldx	#((12*pfwidth-1)*((12*pfwidth-1)<47))+(47*((12*pfwidth-1)>=47))
   2207  f441					      endif
   2208  f441		       4c 74 f4 	      jmp	pflabel0
   2209  f444				   PF_data0
   2210  f444		       ff ff		      .byte.b	%11111111, %11111111
   2211  f446					      if	(pfwidth>2)
   2212  f446		       ff ff		      .byte.b	%11111111, %11111111
   2213  f448					      endif
   2214  f448		       80 80		      .byte.b	%10000000, %10000000
   2215  f44a					      if	(pfwidth>2)
   2216  f44a		       80 80		      .byte.b	%10000000, %10000000
   2217  f44c					      endif
   2218  f44c		       9c 9f		      .byte.b	%10011100, %10011111
   2219  f44e					      if	(pfwidth>2)
   2220  f44e		       9f 9c		      .byte.b	%10011111, %10011100
   2221  f450					      endif
   2222  f450		       80 00		      .byte.b	%10000000, %00000000
   2223  f452					      if	(pfwidth>2)
   2224  f452		       00 80		      .byte.b	%00000000, %10000000
   2225  f454					      endif
   2226  f454		       9c 7f		      .byte.b	%10011100, %01111111
   2227  f456					      if	(pfwidth>2)
   2228  f456		       7f 9c		      .byte.b	%01111111, %10011100
   2229  f458					      endif
   2230  f458		       84 00		      .byte.b	%10000100, %00000000
   2231  f45a					      if	(pfwidth>2)
   2232  f45a		       00 84		      .byte.b	%00000000, %10000100
   2233  f45c					      endif
   2234  f45c		       e4 f9		      .byte.b	%11100100, %11111001
   2235  f45e					      if	(pfwidth>2)
   2236  f45e		       f9 e4		      .byte.b	%11111001, %11100100
   2237  f460					      endif
   2238  f460		       80 81		      .byte.b	%10000000, %10000001
   2239  f462					      if	(pfwidth>2)
   2240  f462		       81 80		      .byte.b	%10000001, %10000000
   2241  f464					      endif
   2242  f464		       9f 9f		      .byte.b	%10011111, %10011111
   2243  f466					      if	(pfwidth>2)
   2244  f466		       9f 9f		      .byte.b	%10011111, %10011111
   2245  f468					      endif
   2246  f468		       80 00		      .byte.b	%10000000, %00000000
   2247  f46a					      if	(pfwidth>2)
   2248  f46a		       00 80		      .byte.b	%00000000, %10000000
   2249  f46c					      endif
   2250  f46c		       ff ff		      .byte.b	%11111111, %11111111
   2251  f46e					      if	(pfwidth>2)
   2252  f46e		       ff ff		      .byte.b	%11111111, %11111111
   2253  f470					      endif
   2254  f470		       ff ff		      .byte.b	%11111111, %11111111
   2255  f472					      if	(pfwidth>2)
   2256  f472		       ff ff		      .byte.b	%11111111, %11111111
   2257  f474					      endif
   2258  f474				   pflabel0
   2259  f474		       bd 44 f4 	      lda	PF_data0,x
   2260  f477		       95 a4		      sta	playfield,x
   2261  f479		       ca		      dex
   2262  f47a		       10 f8		      bpl	pflabel0
   2263  f47c				   .
   2264  f47c							; 
   2265  f47c
   2266  f47c				   .L022		;  goto __Skip_Playfield_02
   2267  f47c
   2268  f47c		       4c b8 f4 	      jmp	.__Skip_Playfield_02
   2269  f47f
   2270  f47f				   .
   2271  f47f							; 
   2272  f47f
   2273  f47f				   .
   2274  f47f							; 
   2275  f47f
   2276  f47f				   .__Skip_Playfield_01
   2277  f47f							; __Skip_Playfield_01
   2278  f47f
   2279  f47f				   .
   2280  f47f							; 
   2281  f47f
   2282  f47f				   .
   2283  f47f							; 
   2284  f47f
   2285  f47f				   .L023		;  playfield:
   2286  f47f
   2287  f47f				  -	      ifconst	pfres
   2288  f47f				  -	      ldx	#(11>pfres)*(pfres*pfwidth-1)+(11<=pfres)*43
   2289  f47f					      else
   2290  f47f		       a2 2b		      ldx	#((11*pfwidth-1)*((11*pfwidth-1)<47))+(47*((11*pfwidth-1)>=47))
   2291  f481					      endif
   2292  f481		       4c b0 f4 	      jmp	pflabel1
   2293  f484				   PF_data1
   2294  f484		       00 00		      .byte.b	%00000000, %00000000
   2295  f486					      if	(pfwidth>2)
   2296  f486		       00 00		      .byte.b	%00000000, %00000000
   2297  f488					      endif
   2298  f488		       00 00		      .byte.b	%00000000, %00000000
   2299  f48a					      if	(pfwidth>2)
   2300  f48a		       00 00		      .byte.b	%00000000, %00000000
   2301  f48c					      endif
   2302  f48c		       0f 3f		      .byte.b	%00001111, %00111111
   2303  f48e					      if	(pfwidth>2)
   2304  f48e		       3f 0f		      .byte.b	%00111111, %00001111
   2305  f490					      endif
   2306  f490		       08 00		      .byte.b	%00001000, %00000000
   2307  f492					      if	(pfwidth>2)
   2308  f492		       00 08		      .byte.b	%00000000, %00001000
   2309  f494					      endif
   2310  f494		       08 00		      .byte.b	%00001000, %00000000
   2311  f496					      if	(pfwidth>2)
   2312  f496		       00 08		      .byte.b	%00000000, %00001000
   2313  f498					      endif
   2314  f498		       08 00		      .byte.b	%00001000, %00000000
   2315  f49a					      if	(pfwidth>2)
   2316  f49a		       00 08		      .byte.b	%00000000, %00001000
   2317  f49c					      endif
   2318  f49c		       00 00		      .byte.b	%00000000, %00000000
   2319  f49e					      if	(pfwidth>2)
   2320  f49e		       00 00		      .byte.b	%00000000, %00000000
   2321  f4a0					      endif
   2322  f4a0		       00 00		      .byte.b	%00000000, %00000000
   2323  f4a2					      if	(pfwidth>2)
   2324  f4a2		       00 00		      .byte.b	%00000000, %00000000
   2325  f4a4					      endif
   2326  f4a4		       0f 70		      .byte.b	%00001111, %01110000
   2327  f4a6					      if	(pfwidth>2)
   2328  f4a6		       70 0f		      .byte.b	%01110000, %00001111
   2329  f4a8					      endif
   2330  f4a8		       00 00		      .byte.b	%00000000, %00000000
   2331  f4aa					      if	(pfwidth>2)
   2332  f4aa		       00 00		      .byte.b	%00000000, %00000000
   2333  f4ac					      endif
   2334  f4ac		       00 00		      .byte.b	%00000000, %00000000
   2335  f4ae					      if	(pfwidth>2)
   2336  f4ae		       00 00		      .byte.b	%00000000, %00000000
   2337  f4b0					      endif
   2338  f4b0				   pflabel1
   2339  f4b0		       bd 84 f4 	      lda	PF_data1,x
   2340  f4b3		       95 a4		      sta	playfield,x
   2341  f4b5		       ca		      dex
   2342  f4b6		       10 f8		      bpl	pflabel1
   2343  f4b8				   .
   2344  f4b8							; 
   2345  f4b8
   2346  f4b8				   .__Skip_Playfield_02
   2347  f4b8							; __Skip_Playfield_02
   2348  f4b8
   2349  f4b8				   .
   2350  f4b8							; 
   2351  f4b8
   2352  f4b8				   .
   2353  f4b8							; 
   2354  f4b8
   2355  f4b8				   .
   2356  f4b8							; 
   2357  f4b8
   2358  f4b8				   .
   2359  f4b8							; 
   2360  f4b8
   2361  f4b8				   .
   2362  f4b8							; 
   2363  f4b8
   2364  f4b8				   .
   2365  f4b8							; 
   2366  f4b8
   2367  f4b8				   .
   2368  f4b8							; 
   2369  f4b8
   2370  f4b8				   .
   2371  f4b8							; 
   2372  f4b8
   2373  f4b8				   .
   2374  f4b8							; 
   2375  f4b8
   2376  f4b8				   .
   2377  f4b8							; 
   2378  f4b8
   2379  f4b8				   .
   2380  f4b8							; 
   2381  f4b8
   2382  f4b8				   .__Main_Loop
   2383  f4b8							; __Main_Loop
   2384  f4b8
   2385  f4b8				   .
   2386  f4b8							; 
   2387  f4b8
   2388  f4b8				   .
   2389  f4b8							; 
   2390  f4b8
   2391  f4b8				   .
   2392  f4b8							; 
   2393  f4b8
   2394  f4b8				   .
   2395  f4b8							; 
   2396  f4b8
   2397  f4b8				   .
   2398  f4b8							; 
   2399  f4b8
   2400  f4b8				   .
   2401  f4b8							; 
   2402  f4b8
   2403  f4b8				   .
   2404  f4b8							; 
   2405  f4b8
   2406  f4b8				   .L024		;  COLUP0  =  $9C
   2407  f4b8
   2408  f4b8		       a9 9c		      LDA	#$9C
   2409  f4ba		       85 06		      STA	COLUP0
   2410  f4bc				   .
   2411  f4bc							; 
   2412  f4bc
   2413  f4bc				   .L025		;  if joy0fire then pfscroll up
   2414  f4bc
   2415  f4bc		       24 0c		      bit	INPT4
   2416  f4be		       30 05		      BMI	.skipL025
   2417  f4c0				   .condpart1
   2418  f4c0		       a9 02		      LDA	#2
   2419  f4c2		       20 5e f2 	      jsr	pfscroll
   2420  f4c5				   .skipL025
   2421  f4c5				   .
   2422  f4c5							; 
   2423  f4c5
   2424  f4c5				   .
   2425  f4c5							; 
   2426  f4c5
   2427  f4c5				   .
   2428  f4c5							; 
   2429  f4c5
   2430  f4c5				   .
   2431  f4c5							; 
   2432  f4c5
   2433  f4c5				   .
   2434  f4c5							; 
   2435  f4c5
   2436  f4c5				   .
   2437  f4c5							; 
   2438  f4c5
   2439  f4c5				   .
   2440  f4c5							; 
   2441  f4c5
   2442  f4c5				   .
   2443  f4c5							; 
   2444  f4c5
   2445  f4c5				   .L026		;  if !joy0up then goto __Skip_Joy0_Up
   2446  f4c5
   2447  f4c5		       a9 10		      lda	#$10
   2448  f4c7		       2c 80 02 	      bit	SWCHA
   2449  f4ca		       f0 03		      BEQ	.skipL026
   2450  f4cc				   .condpart2
   2451  f4cc		       4c 33 f5 	      jmp	.__Skip_Joy0_Up
   2452  f4cf
   2453  f4cf				   .skipL026
   2454  f4cf				   .
   2455  f4cf							; 
   2456  f4cf
   2457  f4cf				   .
   2458  f4cf							; 
   2459  f4cf
   2460  f4cf				   .
   2461  f4cf							; 
   2462  f4cf
   2463  f4cf				   .
   2464  f4cf							; 
   2465  f4cf
   2466  f4cf				   .L027		;  if player0y  <=  _P_Edge_Top then goto __Skip_Joy0_Up
   2467  f4cf
   2468  f4cf		       a9 09		      LDA	#_P_Edge_Top
   2469  f4d1		       c5 85		      CMP	player0y
   2470  f4d3		       90 03		      BCC	.skipL027
   2471  f4d5				   .condpart3
   2472  f4d5		       4c 33 f5 	      jmp	.__Skip_Joy0_Up
   2473  f4d8
   2474  f4d8				   .skipL027
   2475  f4d8				   .
   2476  f4d8							; 
   2477  f4d8
   2478  f4d8				   .
   2479  f4d8							; 
   2480  f4d8
   2481  f4d8				   .
   2482  f4d8							; 
   2483  f4d8
   2484  f4d8				   .
   2485  f4d8							; 
   2486  f4d8
   2487  f4d8				   .L028		;  temp5  =   ( player0x - 10 )  / 4
   2488  f4d8
   2489  f4d8							; complex statement detected
   2490  f4d8		       a5 80		      LDA	player0x
   2491  f4da		       38		      SEC
   2492  f4db		       e9 0a		      SBC	#10
   2493  f4dd		       4a		      lsr
   2494  f4de		       4a		      lsr
   2495  f4df		       85 a0		      STA	temp5
   2496  f4e1				   .
   2497  f4e1							; 
   2498  f4e1
   2499  f4e1				   .L029		;  temp6  =   ( player0y - 9 )  / 8
   2500  f4e1
   2501  f4e1							; complex statement detected
   2502  f4e1		       a5 85		      LDA	player0y
   2503  f4e3		       38		      SEC
   2504  f4e4		       e9 09		      SBC	#9
   2505  f4e6		       4a		      lsr
   2506  f4e7		       4a		      lsr
   2507  f4e8		       4a		      lsr
   2508  f4e9		       85 a1		      STA	temp6
   2509  f4eb				   .
   2510  f4eb							; 
   2511  f4eb
   2512  f4eb				   .L030		;  if temp5  <  34 then if pfread ( temp5 , temp6 )  then goto __Skip_Joy0_Up
   2513  f4eb
   2514  f4eb		       a5 a0		      LDA	temp5
   2515  f4ed		       c9 22		      CMP	#34
   2516  f4ef		       b0 0c		      BCS	.skipL030
   2517  f4f1				   .condpart4
   2518  f4f1		       a5 a0		      LDA	temp5
   2519  f4f3		       a4 a1		      LDY	temp6
   2520  f4f5		       20 d6 f1 	      jsr	pfread
   2521  f4f8		       d0 03		      BNE	.skip4then
   2522  f4fa				   .condpart5
   2523  f4fa		       4c 33 f5 	      jmp	.__Skip_Joy0_Up
   2524  f4fd
   2525  f4fd				   .skip4then
   2526  f4fd				   .skipL030
   2527  f4fd				   .
   2528  f4fd							; 
   2529  f4fd
   2530  f4fd				   .L031		;  temp4  =   ( player0x - 17 )  / 4
   2531  f4fd
   2532  f4fd							; complex statement detected
   2533  f4fd		       a5 80		      LDA	player0x
   2534  f4ff		       38		      SEC
   2535  f500		       e9 11		      SBC	#17
   2536  f502		       4a		      lsr
   2537  f503		       4a		      lsr
   2538  f504		       85 9f		      STA	temp4
   2539  f506				   .
   2540  f506							; 
   2541  f506
   2542  f506				   .L032		;  if temp4  <  34 then if pfread ( temp4 , temp6 )  then goto __Skip_Joy0_Up
   2543  f506
   2544  f506		       a5 9f		      LDA	temp4
   2545  f508		       c9 22		      CMP	#34
   2546  f50a		       b0 0c		      BCS	.skipL032
   2547  f50c				   .condpart6
   2548  f50c		       a5 9f		      LDA	temp4
   2549  f50e		       a4 a1		      LDY	temp6
   2550  f510		       20 d6 f1 	      jsr	pfread
   2551  f513		       d0 03		      BNE	.skip6then
   2552  f515				   .condpart7
   2553  f515		       4c 33 f5 	      jmp	.__Skip_Joy0_Up
   2554  f518
   2555  f518				   .skip6then
   2556  f518				   .skipL032
   2557  f518				   .
   2558  f518							; 
   2559  f518
   2560  f518				   .L033		;  temp3  =  temp5  -	1
   2561  f518
   2562  f518		       a5 a0		      LDA	temp5
   2563  f51a		       38		      SEC
   2564  f51b		       e9 01		      SBC	#1
   2565  f51d		       85 9e		      STA	temp3
   2566  f51f				   .
   2567  f51f							; 
   2568  f51f
   2569  f51f				   .L034		;  if temp3  <  34 then if pfread ( temp3 , temp6 )  then goto __Skip_Joy0_Up
   2570  f51f
   2571  f51f		       a5 9e		      LDA	temp3
   2572  f521		       c9 22		      CMP	#34
   2573  f523		       b0 0c		      BCS	.skipL034
   2574  f525				   .condpart8
   2575  f525		       a5 9e		      LDA	temp3
   2576  f527		       a4 a1		      LDY	temp6
   2577  f529		       20 d6 f1 	      jsr	pfread
   2578  f52c		       d0 03		      BNE	.skip8then
   2579  f52e				   .condpart9
   2580  f52e		       4c 33 f5 	      jmp	.__Skip_Joy0_Up
   2581  f531
   2582  f531				   .skip8then
   2583  f531				   .skipL034
   2584  f531				   .
   2585  f531							; 
   2586  f531
   2587  f531				   .
   2588  f531							; 
   2589  f531
   2590  f531				   .
   2591  f531							; 
   2592  f531
   2593  f531				   .
   2594  f531							; 
   2595  f531
   2596  f531				   .L035		;  player0y  =  player0y  -  1
   2597  f531
   2598  f531		       c6 85		      DEC	player0y
   2599  f533				   .
   2600  f533							; 
   2601  f533
   2602  f533				   .__Skip_Joy0_Up
   2603  f533							; __Skip_Joy0_Up
   2604  f533
   2605  f533				   .
   2606  f533							; 
   2607  f533
   2608  f533				   .
   2609  f533							; 
   2610  f533
   2611  f533				   .
   2612  f533							; 
   2613  f533
   2614  f533				   .
   2615  f533							; 
   2616  f533
   2617  f533				   .
   2618  f533							; 
   2619  f533
   2620  f533				   .
   2621  f533							; 
   2622  f533
   2623  f533				   .
   2624  f533							; 
   2625  f533
   2626  f533				   .
   2627  f533							; 
   2628  f533
   2629  f533				   .
   2630  f533							; 
   2631  f533
   2632  f533				   .
   2633  f533							; 
   2634  f533
   2635  f533				   .L036		;  if !joy0down then goto __Skip_Joy0_Down
   2636  f533
   2637  f533		       a9 20		      lda	#$20
   2638  f535		       2c 80 02 	      bit	SWCHA
   2639  f538		       f0 03		      BEQ	.skipL036
   2640  f53a				   .condpart10
   2641  f53a		       4c 9e f5 	      jmp	.__Skip_Joy0_Down
   2642  f53d
   2643  f53d				   .skipL036
   2644  f53d				   .
   2645  f53d							; 
   2646  f53d
   2647  f53d				   .
   2648  f53d							; 
   2649  f53d
   2650  f53d				   .
   2651  f53d							; 
   2652  f53d
   2653  f53d				   .
   2654  f53d							; 
   2655  f53d
   2656  f53d				   .L037		;  if player0y  >=  _P_Edge_Bottom then goto __Skip_Joy0_Down
   2657  f53d
   2658  f53d		       a5 85		      LDA	player0y
   2659  f53f		       c9 58		      CMP	#_P_Edge_Bottom
   2660  f541		       90 03		      BCC	.skipL037
   2661  f543				   .condpart11
   2662  f543		       4c 9e f5 	      jmp	.__Skip_Joy0_Down
   2663  f546
   2664  f546				   .skipL037
   2665  f546				   .
   2666  f546							; 
   2667  f546
   2668  f546				   .
   2669  f546							; 
   2670  f546
   2671  f546				   .
   2672  f546							; 
   2673  f546
   2674  f546				   .
   2675  f546							; 
   2676  f546
   2677  f546				   .L038		;  temp5  =   ( player0x - 10 )  / 4
   2678  f546
   2679  f546							; complex statement detected
   2680  f546		       a5 80		      LDA	player0x
   2681  f548		       38		      SEC
   2682  f549		       e9 0a		      SBC	#10
   2683  f54b		       4a		      lsr
   2684  f54c		       4a		      lsr
   2685  f54d		       85 a0		      STA	temp5
   2686  f54f				   .
   2687  f54f							; 
   2688  f54f
   2689  f54f				   .L039		;  temp6  =   ( player0y )  / 8
   2690  f54f
   2691  f54f							; complex statement detected
   2692  f54f		       a5 85		      LDA	player0y
   2693  f551		       4a		      lsr
   2694  f552		       4a		      lsr
   2695  f553		       4a		      lsr
   2696  f554		       85 a1		      STA	temp6
   2697  f556				   .
   2698  f556							; 
   2699  f556
   2700  f556				   .L040		;  if temp5  <  34 then if pfread ( temp5 , temp6 )  then goto __Skip_Joy0_Down
   2701  f556
   2702  f556		       a5 a0		      LDA	temp5
   2703  f558		       c9 22		      CMP	#34
   2704  f55a		       b0 0c		      BCS	.skipL040
   2705  f55c				   .condpart12
   2706  f55c		       a5 a0		      LDA	temp5
   2707  f55e		       a4 a1		      LDY	temp6
   2708  f560		       20 d6 f1 	      jsr	pfread
   2709  f563		       d0 03		      BNE	.skip12then
   2710  f565				   .condpart13
   2711  f565		       4c 9e f5 	      jmp	.__Skip_Joy0_Down
   2712  f568
   2713  f568				   .skip12then
   2714  f568				   .skipL040
   2715  f568				   .
   2716  f568							; 
   2717  f568
   2718  f568				   .L041		;  temp4  =   ( player0x - 17 )  / 4
   2719  f568
   2720  f568							; complex statement detected
   2721  f568		       a5 80		      LDA	player0x
   2722  f56a		       38		      SEC
   2723  f56b		       e9 11		      SBC	#17
   2724  f56d		       4a		      lsr
   2725  f56e		       4a		      lsr
   2726  f56f		       85 9f		      STA	temp4
   2727  f571				   .
   2728  f571							; 
   2729  f571
   2730  f571				   .L042		;  if temp4  <  34 then if pfread ( temp4 , temp6 )  then goto __Skip_Joy0_Down
   2731  f571
   2732  f571		       a5 9f		      LDA	temp4
   2733  f573		       c9 22		      CMP	#34
   2734  f575		       b0 0c		      BCS	.skipL042
   2735  f577				   .condpart14
   2736  f577		       a5 9f		      LDA	temp4
   2737  f579		       a4 a1		      LDY	temp6
   2738  f57b		       20 d6 f1 	      jsr	pfread
   2739  f57e		       d0 03		      BNE	.skip14then
   2740  f580				   .condpart15
   2741  f580		       4c 9e f5 	      jmp	.__Skip_Joy0_Down
   2742  f583
   2743  f583				   .skip14then
   2744  f583				   .skipL042
   2745  f583				   .
   2746  f583							; 
   2747  f583
   2748  f583				   .L043		;  temp3  =  temp5  -	1
   2749  f583
   2750  f583		       a5 a0		      LDA	temp5
   2751  f585		       38		      SEC
   2752  f586		       e9 01		      SBC	#1
   2753  f588		       85 9e		      STA	temp3
   2754  f58a				   .
   2755  f58a							; 
   2756  f58a
   2757  f58a				   .L044		;  if temp3  <  34 then if pfread ( temp3 , temp6 )  then goto __Skip_Joy0_Down
   2758  f58a
   2759  f58a		       a5 9e		      LDA	temp3
   2760  f58c		       c9 22		      CMP	#34
   2761  f58e		       b0 0c		      BCS	.skipL044
   2762  f590				   .condpart16
   2763  f590		       a5 9e		      LDA	temp3
   2764  f592		       a4 a1		      LDY	temp6
   2765  f594		       20 d6 f1 	      jsr	pfread
   2766  f597		       d0 03		      BNE	.skip16then
   2767  f599				   .condpart17
   2768  f599		       4c 9e f5 	      jmp	.__Skip_Joy0_Down
   2769  f59c
   2770  f59c				   .skip16then
   2771  f59c				   .skipL044
   2772  f59c				   .
   2773  f59c							; 
   2774  f59c
   2775  f59c				   .
   2776  f59c							; 
   2777  f59c
   2778  f59c				   .
   2779  f59c							; 
   2780  f59c
   2781  f59c				   .
   2782  f59c							; 
   2783  f59c
   2784  f59c				   .L045		;  player0y  =  player0y  +  1
   2785  f59c
   2786  f59c		       e6 85		      INC	player0y
   2787  f59e				   .
   2788  f59e							; 
   2789  f59e
   2790  f59e				   .__Skip_Joy0_Down
   2791  f59e							; __Skip_Joy0_Down
   2792  f59e
   2793  f59e				   .
   2794  f59e							; 
   2795  f59e
   2796  f59e				   .
   2797  f59e							; 
   2798  f59e
   2799  f59e				   .
   2800  f59e							; 
   2801  f59e
   2802  f59e				   .
   2803  f59e							; 
   2804  f59e
   2805  f59e				   .
   2806  f59e							; 
   2807  f59e
   2808  f59e				   .
   2809  f59e							; 
   2810  f59e
   2811  f59e				   .
   2812  f59e							; 
   2813  f59e
   2814  f59e				   .
   2815  f59e							; 
   2816  f59e
   2817  f59e				   .
   2818  f59e							; 
   2819  f59e
   2820  f59e				   .
   2821  f59e							; 
   2822  f59e
   2823  f59e				   .L046		;  if !joy0left then goto __Skip_Joy0_Left
   2824  f59e
   2825  f59e		       2c 80 02 	      bit	SWCHA
   2826  f5a1		       50 03		      BVC	.skipL046
   2827  f5a3				   .condpart18
   2828  f5a3		       4c f2 f5 	      jmp	.__Skip_Joy0_Left
   2829  f5a6
   2830  f5a6				   .skipL046
   2831  f5a6				   .
   2832  f5a6							; 
   2833  f5a6
   2834  f5a6				   .
   2835  f5a6							; 
   2836  f5a6
   2837  f5a6				   .
   2838  f5a6							; 
   2839  f5a6
   2840  f5a6				   .
   2841  f5a6							; 
   2842  f5a6
   2843  f5a6				   .L047		;  if player0x  <=  _P_Edge_Left then goto __Skip_Joy0_Left
   2844  f5a6
   2845  f5a6		       a9 01		      LDA	#_P_Edge_Left
   2846  f5a8		       c5 80		      CMP	player0x
   2847  f5aa		       90 03		      BCC	.skipL047
   2848  f5ac				   .condpart19
   2849  f5ac		       4c f2 f5 	      jmp	.__Skip_Joy0_Left
   2850  f5af
   2851  f5af				   .skipL047
   2852  f5af				   .
   2853  f5af							; 
   2854  f5af
   2855  f5af				   .
   2856  f5af							; 
   2857  f5af
   2858  f5af				   .
   2859  f5af							; 
   2860  f5af
   2861  f5af				   .
   2862  f5af							; 
   2863  f5af
   2864  f5af				   .L048		;  temp5  =   ( player0y - 1 )  / 8
   2865  f5af
   2866  f5af							; complex statement detected
   2867  f5af		       a5 85		      LDA	player0y
   2868  f5b1		       38		      SEC
   2869  f5b2		       e9 01		      SBC	#1
   2870  f5b4		       4a		      lsr
   2871  f5b5		       4a		      lsr
   2872  f5b6		       4a		      lsr
   2873  f5b7		       85 a0		      STA	temp5
   2874  f5b9				   .
   2875  f5b9							; 
   2876  f5b9
   2877  f5b9				   .L049		;  temp6  =   ( player0x - 18 )  / 4
   2878  f5b9
   2879  f5b9							; complex statement detected
   2880  f5b9		       a5 80		      LDA	player0x
   2881  f5bb		       38		      SEC
   2882  f5bc		       e9 12		      SBC	#18
   2883  f5be		       4a		      lsr
   2884  f5bf		       4a		      lsr
   2885  f5c0		       85 a1		      STA	temp6
   2886  f5c2				   .
   2887  f5c2							; 
   2888  f5c2
   2889  f5c2				   .L050		;  if temp6  <  34 then if pfread ( temp6 , temp5 )  then goto __Skip_Joy0_Left
   2890  f5c2
   2891  f5c2		       a5 a1		      LDA	temp6
   2892  f5c4		       c9 22		      CMP	#34
   2893  f5c6		       b0 0c		      BCS	.skipL050
   2894  f5c8				   .condpart20
   2895  f5c8		       a5 a1		      LDA	temp6
   2896  f5ca		       a4 a0		      LDY	temp5
   2897  f5cc		       20 d6 f1 	      jsr	pfread
   2898  f5cf		       d0 03		      BNE	.skip20then
   2899  f5d1				   .condpart21
   2900  f5d1		       4c f2 f5 	      jmp	.__Skip_Joy0_Left
   2901  f5d4
   2902  f5d4				   .skip20then
   2903  f5d4				   .skipL050
   2904  f5d4				   .
   2905  f5d4							; 
   2906  f5d4
   2907  f5d4				   .L051		;  temp3  =   ( player0y - 8 )  / 8
   2908  f5d4
   2909  f5d4							; complex statement detected
   2910  f5d4		       a5 85		      LDA	player0y
   2911  f5d6		       38		      SEC
   2912  f5d7		       e9 08		      SBC	#8
   2913  f5d9		       4a		      lsr
   2914  f5da		       4a		      lsr
   2915  f5db		       4a		      lsr
   2916  f5dc		       85 9e		      STA	temp3
   2917  f5de				   .
   2918  f5de							; 
   2919  f5de
   2920  f5de				   .L052		;  if temp6  <  34 then if pfread ( temp6 , temp3 )  then goto __Skip_Joy0_Left
   2921  f5de
   2922  f5de		       a5 a1		      LDA	temp6
   2923  f5e0		       c9 22		      CMP	#34
   2924  f5e2		       b0 0c		      BCS	.skipL052
   2925  f5e4				   .condpart22
   2926  f5e4		       a5 a1		      LDA	temp6
   2927  f5e6		       a4 9e		      LDY	temp3
   2928  f5e8		       20 d6 f1 	      jsr	pfread
   2929  f5eb		       d0 03		      BNE	.skip22then
   2930  f5ed				   .condpart23
   2931  f5ed		       4c f2 f5 	      jmp	.__Skip_Joy0_Left
   2932  f5f0
   2933  f5f0				   .skip22then
   2934  f5f0				   .skipL052
   2935  f5f0				   .
   2936  f5f0							; 
   2937  f5f0
   2938  f5f0				   .
   2939  f5f0							; 
   2940  f5f0
   2941  f5f0				   .
   2942  f5f0							; 
   2943  f5f0
   2944  f5f0				   .
   2945  f5f0							; 
   2946  f5f0
   2947  f5f0				   .L053		;  player0x  =  player0x  -  1
   2948  f5f0
   2949  f5f0		       c6 80		      DEC	player0x
   2950  f5f2				   .
   2951  f5f2							; 
   2952  f5f2
   2953  f5f2				   .__Skip_Joy0_Left
   2954  f5f2							; __Skip_Joy0_Left
   2955  f5f2
   2956  f5f2				   .
   2957  f5f2							; 
   2958  f5f2
   2959  f5f2				   .
   2960  f5f2							; 
   2961  f5f2
   2962  f5f2				   .
   2963  f5f2							; 
   2964  f5f2
   2965  f5f2				   .
   2966  f5f2							; 
   2967  f5f2
   2968  f5f2				   .
   2969  f5f2							; 
   2970  f5f2
   2971  f5f2				   .
   2972  f5f2							; 
   2973  f5f2
   2974  f5f2				   .
   2975  f5f2							; 
   2976  f5f2
   2977  f5f2				   .
   2978  f5f2							; 
   2979  f5f2
   2980  f5f2				   .
   2981  f5f2							; 
   2982  f5f2
   2983  f5f2				   .
   2984  f5f2							; 
   2985  f5f2
   2986  f5f2				   .L054		;  if !joy0right then goto __Skip_Joy0_Right
   2987  f5f2
   2988  f5f2		       2c 80 02 	      bit	SWCHA
   2989  f5f5		       10 03		      BPL	.skipL054
   2990  f5f7				   .condpart24
   2991  f5f7		       4c 46 f6 	      jmp	.__Skip_Joy0_Right
   2992  f5fa
   2993  f5fa				   .skipL054
   2994  f5fa				   .
   2995  f5fa							; 
   2996  f5fa
   2997  f5fa				   .
   2998  f5fa							; 
   2999  f5fa
   3000  f5fa				   .
   3001  f5fa							; 
   3002  f5fa
   3003  f5fa				   .
   3004  f5fa							; 
   3005  f5fa
   3006  f5fa				   .L055		;  if player0x  >=  _P_Edge_Right then goto __Skip_Joy0_Right
   3007  f5fa
   3008  f5fa		       a5 80		      LDA	player0x
   3009  f5fc		       c9 99		      CMP	#_P_Edge_Right
   3010  f5fe		       90 03		      BCC	.skipL055
   3011  f600				   .condpart25
   3012  f600		       4c 46 f6 	      jmp	.__Skip_Joy0_Right
   3013  f603
   3014  f603				   .skipL055
   3015  f603				   .
   3016  f603							; 
   3017  f603
   3018  f603				   .
   3019  f603							; 
   3020  f603
   3021  f603				   .
   3022  f603							; 
   3023  f603
   3024  f603				   .
   3025  f603							; 
   3026  f603
   3027  f603				   .L056		;  temp5  =   ( player0y - 1 )  / 8
   3028  f603
   3029  f603							; complex statement detected
   3030  f603		       a5 85		      LDA	player0y
   3031  f605		       38		      SEC
   3032  f606		       e9 01		      SBC	#1
   3033  f608		       4a		      lsr
   3034  f609		       4a		      lsr
   3035  f60a		       4a		      lsr
   3036  f60b		       85 a0		      STA	temp5
   3037  f60d				   .
   3038  f60d							; 
   3039  f60d
   3040  f60d				   .L057		;  temp6  =   ( player0x - 9 )  / 4
   3041  f60d
   3042  f60d							; complex statement detected
   3043  f60d		       a5 80		      LDA	player0x
   3044  f60f		       38		      SEC
   3045  f610		       e9 09		      SBC	#9
   3046  f612		       4a		      lsr
   3047  f613		       4a		      lsr
   3048  f614		       85 a1		      STA	temp6
   3049  f616				   .
   3050  f616							; 
   3051  f616
   3052  f616				   .L058		;  if temp6  <  34 then if pfread ( temp6 , temp5 )  then goto __Skip_Joy0_Right
   3053  f616
   3054  f616		       a5 a1		      LDA	temp6
   3055  f618		       c9 22		      CMP	#34
   3056  f61a		       b0 0c		      BCS	.skipL058
   3057  f61c				   .condpart26
   3058  f61c		       a5 a1		      LDA	temp6
   3059  f61e		       a4 a0		      LDY	temp5
   3060  f620		       20 d6 f1 	      jsr	pfread
   3061  f623		       d0 03		      BNE	.skip26then
   3062  f625				   .condpart27
   3063  f625		       4c 46 f6 	      jmp	.__Skip_Joy0_Right
   3064  f628
   3065  f628				   .skip26then
   3066  f628				   .skipL058
   3067  f628				   .
   3068  f628							; 
   3069  f628
   3070  f628				   .L059		;  temp3  =   ( player0y - 8 )  / 8
   3071  f628
   3072  f628							; complex statement detected
   3073  f628		       a5 85		      LDA	player0y
   3074  f62a		       38		      SEC
   3075  f62b		       e9 08		      SBC	#8
   3076  f62d		       4a		      lsr
   3077  f62e		       4a		      lsr
   3078  f62f		       4a		      lsr
   3079  f630		       85 9e		      STA	temp3
   3080  f632				   .
   3081  f632							; 
   3082  f632
   3083  f632				   .L060		;  if temp6  <  34 then if pfread ( temp6 , temp3 )  then goto __Skip_Joy0_Right
   3084  f632
   3085  f632		       a5 a1		      LDA	temp6
   3086  f634		       c9 22		      CMP	#34
   3087  f636		       b0 0c		      BCS	.skipL060
   3088  f638				   .condpart28
   3089  f638		       a5 a1		      LDA	temp6
   3090  f63a		       a4 9e		      LDY	temp3
   3091  f63c		       20 d6 f1 	      jsr	pfread
   3092  f63f		       d0 03		      BNE	.skip28then
   3093  f641				   .condpart29
   3094  f641		       4c 46 f6 	      jmp	.__Skip_Joy0_Right
   3095  f644
   3096  f644				   .skip28then
   3097  f644				   .skipL060
   3098  f644				   .
   3099  f644							; 
   3100  f644
   3101  f644				   .
   3102  f644							; 
   3103  f644
   3104  f644				   .
   3105  f644							; 
   3106  f644
   3107  f644				   .
   3108  f644							; 
   3109  f644
   3110  f644				   .L061		;  player0x  =  player0x  +  1
   3111  f644
   3112  f644		       e6 80		      INC	player0x
   3113  f646				   .
   3114  f646							; 
   3115  f646
   3116  f646				   .__Skip_Joy0_Right
   3117  f646							; __Skip_Joy0_Right
   3118  f646
   3119  f646				   .
   3120  f646							; 
   3121  f646
   3122  f646				   .
   3123  f646							; 
   3124  f646
   3125  f646				   .
   3126  f646							; 
   3127  f646
   3128  f646				   .
   3129  f646							; 
   3130  f646
   3131  f646				   .
   3132  f646							; 
   3133  f646
   3134  f646				   .
   3135  f646							; 
   3136  f646
   3137  f646				   .
   3138  f646							; 
   3139  f646
   3140  f646				   .L062		;  drawscreen
   3141  f646
   3142  f646		       20 2c f3 	      jsr	drawscreen
   3143  f649				   .
   3144  f649							; 
   3145  f649
   3146  f649				   .
   3147  f649							; 
   3148  f649
   3149  f649				   .
   3150  f649							; 
   3151  f649
   3152  f649				   .
   3153  f649							; 
   3154  f649
   3155  f649				   .
   3156  f649							; 
   3157  f649
   3158  f649				   .
   3159  f649							; 
   3160  f649
   3161  f649				   .
   3162  f649							; 
   3163  f649
   3164  f649				   .
   3165  f649							; 
   3166  f649
   3167  f649				   .
   3168  f649							; 
   3169  f649
   3170  f649				   .
   3171  f649							; 
   3172  f649
   3173  f649				   .
   3174  f649							; 
   3175  f649
   3176  f649				   .
   3177  f649							; 
   3178  f649
   3179  f649				   .
   3180  f649							; 
   3181  f649
   3182  f649				   .
   3183  f649							; 
   3184  f649
   3185  f649				   .
   3186  f649							; 
   3187  f649
   3188  f649				   .L063		;  if !switchreset then _Bit0_Reset_Restrainer{0}  =  0  :  goto __Main_Loop
   3189  f649
   3190  f649		       a9 01		      lda	#1
   3191  f64b		       2c 82 02 	      bit	SWCHB
   3192  f64e		       f0 09		      BEQ	.skipL063
   3193  f650				   .condpart30
   3194  f650		       a5 ec		      LDA	_Bit0_Reset_Restrainer
   3195  f652		       29 fe		      AND	#254
   3196  f654		       85 ec		      STA	_Bit0_Reset_Restrainer
   3197  f656		       4c b8 f4 	      jmp	.__Main_Loop
   3198  f659
   3199  f659				   .skipL063
   3200  f659				   .
   3201  f659							; 
   3202  f659
   3203  f659				   .
   3204  f659							; 
   3205  f659
   3206  f659				   .
   3207  f659							; 
   3208  f659
   3209  f659				   .
   3210  f659							; 
   3211  f659
   3212  f659				   .
   3213  f659							; 
   3214  f659
   3215  f659				   .L064		;  if _Bit0_Reset_Restrainer{0} then goto __Main_Loop
   3216  f659
   3217  f659		       a5 ec		      LDA	_Bit0_Reset_Restrainer
   3218  f65b		       4a		      LSR
   3219  f65c		       90 03		      BCC	.skipL064
   3220  f65e				   .condpart31
   3221  f65e		       4c b8 f4 	      jmp	.__Main_Loop
   3222  f661
   3223  f661				   .skipL064
   3224  f661				   .
   3225  f661							; 
   3226  f661
   3227  f661				   .
   3228  f661							; 
   3229  f661
   3230  f661				   .
   3231  f661							; 
   3232  f661
   3233  f661				   .
   3234  f661							; 
   3235  f661
   3236  f661				   .L065		;  goto __Start_Restart
   3237  f661		       4c cc f3 	      jmp	.__Start_Restart
   3238  f664				  -	      if	(<*) > (<(*+7))
   3239  f664				  -	      repeat	($100-<*)
   3240  f664				  -	      .byte	0
   3241  f664				  -	      repend
   3242  f664					      endif
   3243  f664				   playerL018_0
   3244  f664		       3c		      .byte.b	%00111100
   3245  f665		       7e		      .byte.b	%01111110
   3246  f666		       c3		      .byte.b	%11000011
   3247  f667		       bd		      .byte.b	%10111101
   3248  f668		       ff		      .byte.b	%11111111
   3249  f669		       db		      .byte.b	%11011011
   3250  f66a		       7e		      .byte.b	%01111110
   3251  f66b		       3c		      .byte.b	%00111100
   3252  f66c					      if	ECHOFIRST
      2352 bytes of ROM space left
   3253  f66c					      echo	"    ",[(scoretable - *)]d , "bytes of ROM space left")
   3254  f66c					      endif
   3255  f66c		       00 01	   ECHOFIRST  =	1
   3256  f66c
   3257  f66c
   3258  f66c
   3259  f66c							; Provided under the CC0 license. See the included LICENSE.txt for details.
   3260  f66c
   3261  f66c							; feel free to modify the score graphics - just keep each digit 8 high
   3262  f66c							; and keep the conditional compilation stuff intact
   3263  f66c				  -	      ifconst	ROM2k
   3264  f66c				  -	      ORG	$F7AC-8
   3265  f66c					      else
   3266  f66c				  -	      ifconst	bankswitch
   3267  f66c				  -	      if	bankswitch == 8
   3268  f66c				  -	      ORG	$2F94-bscode_length
   3269  f66c				  -	      RORG	$FF94-bscode_length
   3270  f66c				  -	      endif
   3271  f66c				  -	      if	bankswitch == 16
   3272  f66c				  -	      ORG	$4F94-bscode_length
   3273  f66c				  -	      RORG	$FF94-bscode_length
   3274  f66c				  -	      endif
   3275  f66c				  -	      if	bankswitch == 32
   3276  f66c				  -	      ORG	$8F94-bscode_length
   3277  f66c				  -	      RORG	$FF94-bscode_length
   3278  f66c				  -	      endif
   3279  f66c				  -	      if	bankswitch == 64
   3280  f66c				  -	      ORG	$10F80-bscode_length
   3281  f66c				  -	      RORG	$1FF80-bscode_length
   3282  f66c				  -	      endif
   3283  f66c					      else
   3284  ff9c					      ORG	$FF9C
   3285  ff9c					      endif
   3286  ff9c					      endif
   3287  ff9c
   3288  ff9c							; font equates
   3289  ff9c		       00 01	   .21stcentury =	1
   3290  ff9c		       00 02	   alarmclock =	2
   3291  ff9c		       00 03	   handwritten =	3
   3292  ff9c		       00 04	   interrupted =	4
   3293  ff9c		       00 05	   retroputer =	5
   3294  ff9c		       00 06	   whimsey    =	6
   3295  ff9c		       00 07	   tiny       =	7
   3296  ff9c		       00 08	   hex	      =	8
   3297  ff9c
   3298  ff9c				  -	      ifconst	font
   3299  ff9c				  -	      if	font == hex
   3300  ff9c				  -	      ORG	. - 48
   3301  ff9c				  -	      endif
   3302  ff9c					      endif
   3303  ff9c
   3304  ff9c				   scoretable
   3305  ff9c
   3306  ff9c				  -	      ifconst	font
   3307  ff9c				  -	      if	font == .21stcentury
   3308  ff9c				  -	      include	"score_graphics.asm.21stcentury"
   3309  ff9c				  -	      endif
   3310  ff9c				  -	      if	font == alarmclock
   3311  ff9c				  -	      include	"score_graphics.asm.alarmclock"
   3312  ff9c				  -	      endif
   3313  ff9c				  -	      if	font == handwritten
   3314  ff9c				  -	      include	"score_graphics.asm.handwritten"
   3315  ff9c				  -	      endif
   3316  ff9c				  -	      if	font == interrupted
   3317  ff9c				  -	      include	"score_graphics.asm.interrupted"
   3318  ff9c				  -	      endif
   3319  ff9c				  -	      if	font == retroputer
   3320  ff9c				  -	      include	"score_graphics.asm.retroputer"
   3321  ff9c				  -	      endif
   3322  ff9c				  -	      if	font == whimsey
   3323  ff9c				  -	      include	"score_graphics.asm.whimsey"
   3324  ff9c				  -	      endif
   3325  ff9c				  -	      if	font == tiny
   3326  ff9c				  -	      include	"score_graphics.asm.tiny"
   3327  ff9c				  -	      endif
   3328  ff9c				  -	      if	font == hex
   3329  ff9c				  -	      include	"score_graphics.asm.hex"
   3330  ff9c				  -	      endif
   3331  ff9c					      else		; default font
   3332  ff9c
   3333  ff9c		       3c		      .byte.b	%00111100
   3334  ff9d		       66		      .byte.b	%01100110
   3335  ff9e		       66		      .byte.b	%01100110
   3336  ff9f		       66		      .byte.b	%01100110
   3337  ffa0		       66		      .byte.b	%01100110
   3338  ffa1		       66		      .byte.b	%01100110
   3339  ffa2		       66		      .byte.b	%01100110
   3340  ffa3		       3c		      .byte.b	%00111100
   3341  ffa4
   3342  ffa4		       7e		      .byte.b	%01111110
   3343  ffa5		       18		      .byte.b	%00011000
   3344  ffa6		       18		      .byte.b	%00011000
   3345  ffa7		       18		      .byte.b	%00011000
   3346  ffa8		       18		      .byte.b	%00011000
   3347  ffa9		       38		      .byte.b	%00111000
   3348  ffaa		       18		      .byte.b	%00011000
   3349  ffab		       08		      .byte.b	%00001000
   3350  ffac
   3351  ffac		       7e		      .byte.b	%01111110
   3352  ffad		       60		      .byte.b	%01100000
   3353  ffae		       60		      .byte.b	%01100000
   3354  ffaf		       3c		      .byte.b	%00111100
   3355  ffb0		       06		      .byte.b	%00000110
   3356  ffb1		       06		      .byte.b	%00000110
   3357  ffb2		       46		      .byte.b	%01000110
   3358  ffb3		       3c		      .byte.b	%00111100
   3359  ffb4
   3360  ffb4		       3c		      .byte.b	%00111100
   3361  ffb5		       46		      .byte.b	%01000110
   3362  ffb6		       06		      .byte.b	%00000110
   3363  ffb7		       06		      .byte.b	%00000110
   3364  ffb8		       1c		      .byte.b	%00011100
   3365  ffb9		       06		      .byte.b	%00000110
   3366  ffba		       46		      .byte.b	%01000110
   3367  ffbb		       3c		      .byte.b	%00111100
   3368  ffbc
   3369  ffbc		       0c		      .byte.b	%00001100
   3370  ffbd		       0c		      .byte.b	%00001100
   3371  ffbe		       7e		      .byte.b	%01111110
   3372  ffbf		       4c		      .byte.b	%01001100
   3373  ffc0		       4c		      .byte.b	%01001100
   3374  ffc1		       2c		      .byte.b	%00101100
   3375  ffc2		       1c		      .byte.b	%00011100
   3376  ffc3		       0c		      .byte.b	%00001100
   3377  ffc4
   3378  ffc4		       3c		      .byte.b	%00111100
   3379  ffc5		       46		      .byte.b	%01000110
   3380  ffc6		       06		      .byte.b	%00000110
   3381  ffc7		       06		      .byte.b	%00000110
   3382  ffc8		       3c		      .byte.b	%00111100
   3383  ffc9		       60		      .byte.b	%01100000
   3384  ffca		       60		      .byte.b	%01100000
   3385  ffcb		       7e		      .byte.b	%01111110
   3386  ffcc
   3387  ffcc		       3c		      .byte.b	%00111100
   3388  ffcd		       66		      .byte.b	%01100110
   3389  ffce		       66		      .byte.b	%01100110
   3390  ffcf		       66		      .byte.b	%01100110
   3391  ffd0		       7c		      .byte.b	%01111100
   3392  ffd1		       60		      .byte.b	%01100000
   3393  ffd2		       62		      .byte.b	%01100010
   3394  ffd3		       3c		      .byte.b	%00111100
   3395  ffd4
   3396  ffd4		       30		      .byte.b	%00110000
   3397  ffd5		       30		      .byte.b	%00110000
   3398  ffd6		       30		      .byte.b	%00110000
   3399  ffd7		       18		      .byte.b	%00011000
   3400  ffd8		       0c		      .byte.b	%00001100
   3401  ffd9		       06		      .byte.b	%00000110
   3402  ffda		       42		      .byte.b	%01000010
   3403  ffdb		       3e		      .byte.b	%00111110
   3404  ffdc
   3405  ffdc		       3c		      .byte.b	%00111100
   3406  ffdd		       66		      .byte.b	%01100110
   3407  ffde		       66		      .byte.b	%01100110
   3408  ffdf		       66		      .byte.b	%01100110
   3409  ffe0		       3c		      .byte.b	%00111100
   3410  ffe1		       66		      .byte.b	%01100110
   3411  ffe2		       66		      .byte.b	%01100110
   3412  ffe3		       3c		      .byte.b	%00111100
   3413  ffe4
   3414  ffe4		       3c		      .byte.b	%00111100
   3415  ffe5		       46		      .byte.b	%01000110
   3416  ffe6		       06		      .byte.b	%00000110
   3417  ffe7		       3e		      .byte.b	%00111110
   3418  ffe8		       66		      .byte.b	%01100110
   3419  ffe9		       66		      .byte.b	%01100110
   3420  ffea		       66		      .byte.b	%01100110
   3421  ffeb		       3c		      .byte.b	%00111100
   3422  ffec
   3423  ffec					      ifnconst	DPC_kernel_options
   3424  ffec
   3425  ffec		       00		      .byte.b	%00000000
   3426  ffed		       00		      .byte.b	%00000000
   3427  ffee		       00		      .byte.b	%00000000
   3428  ffef		       00		      .byte.b	%00000000
   3429  fff0		       00		      .byte.b	%00000000
   3430  fff1		       00		      .byte.b	%00000000
   3431  fff2		       00		      .byte.b	%00000000
   3432  fff3		       00		      .byte.b	%00000000
   3433  fff4
   3434  fff4					      endif
   3435  fff4
   3436  fff4					      endif
   3437  fff4
   3438  fff4				  -	      ifconst	ROM2k
   3439  fff4				  -	      ORG	$F7FC
   3440  fff4					      else
   3441  fff4				  -	      ifconst	bankswitch
   3442  fff4				  -	      if	bankswitch == 8
   3443  fff4				  -	      ORG	$2FF4-bscode_length
   3444  fff4				  -	      RORG	$FFF4-bscode_length
   3445  fff4				  -	      endif
   3446  fff4				  -	      if	bankswitch == 16
   3447  fff4				  -	      ORG	$4FF4-bscode_length
   3448  fff4				  -	      RORG	$FFF4-bscode_length
   3449  fff4				  -	      endif
   3450  fff4				  -	      if	bankswitch == 32
   3451  fff4				  -	      ORG	$8FF4-bscode_length
   3452  fff4				  -	      RORG	$FFF4-bscode_length
   3453  fff4				  -	      endif
   3454  fff4				  -	      if	bankswitch == 64
   3455  fff4				  -	      ORG	$10FE0-bscode_length
   3456  fff4				  -	      RORG	$1FFE0-bscode_length
   3457  fff4				  -	      endif
   3458  fff4					      else
   3459  fffc					      ORG	$FFFC
   3460  fffc					      endif
   3461  fffc					      endif
   3462  fffc							; Provided under the CC0 license. See the included LICENSE.txt for details.
   3463  fffc
   3464  fffc				  -	      ifconst	bankswitch
   3465  fffc				  -	      if	bankswitch == 8
   3466  fffc				  -	      ORG	$2FFC
   3467  fffc				  -	      RORG	$FFFC
   3468  fffc				  -	      endif
   3469  fffc				  -	      if	bankswitch == 16
   3470  fffc				  -	      ORG	$4FFC
   3471  fffc				  -	      RORG	$FFFC
   3472  fffc				  -	      endif
   3473  fffc				  -	      if	bankswitch == 32
   3474  fffc				  -	      ORG	$8FFC
   3475  fffc				  -	      RORG	$FFFC
   3476  fffc				  -	      endif
   3477  fffc				  -	      if	bankswitch == 64
   3478  fffc				  -	      ORG	$10FF0
   3479  fffc				  -	      RORG	$1FFF0
   3480  fffc				  -	      lda	$ffe0	; we use wasted space to assist stella with EF format auto-detection
   3481  fffc				  -	      ORG	$10FF8
   3482  fffc				  -	      RORG	$1FFF8
   3483  fffc				  -	      ifconst	superchip
   3484  fffc				  -	      .byte	"E","F","S","C"
   3485  fffc				  -	      else
   3486  fffc				  -	      .byte	"E","F","E","F"
   3487  fffc				  -	      endif
   3488  fffc				  -	      ORG	$10FFC
   3489  fffc				  -	      RORG	$1FFFC
   3490  fffc				  -	      endif
   3491  fffc					      else
   3492  fffc				  -	      ifconst	ROM2k
   3493  fffc				  -	      ORG	$F7FC
   3494  fffc					      else
   3495  fffc					      ORG	$FFFC
   3496  fffc					      endif
   3497  fffc					      endif
   3498  fffc		       00 f0		      .word.w	(start & $ffff)
   3499  fffe		       00 f0		      .word.w	(start & $ffff)
