OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/openlane/volare_pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project_4/runs/RUN_2025.05.30_22.17.17/tmp/routing/24-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 434795 445515 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     26398
Number of terminals:      85
Number of snets:          2
Number of nets:           6617

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 333.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 304173.
[INFO DRT-0033] mcon shape region query size = 93792.
[INFO DRT-0033] met1 shape region query size = 70864.
[INFO DRT-0033] via shape region query size = 13260.
[INFO DRT-0033] met2 shape region query size = 7956.
[INFO DRT-0033] via2 shape region query size = 10608.
[INFO DRT-0033] met3 shape region query size = 8039.
[INFO DRT-0033] via3 shape region query size = 10608.
[INFO DRT-0033] met4 shape region query size = 3298.
[INFO DRT-0033] via4 shape region query size = 578.
[INFO DRT-0033] met5 shape region query size = 646.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1180 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 315 unique inst patterns.
[INFO DRT-0084]   Complete 6934 groups.
#scanned instances     = 26398
#unique  instances     = 333
#stdCellGenAp          = 8945
#stdCellValidPlanarAp  = 77
#stdCellValidViaAp     = 6893
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 21281
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:19, memory = 202.87 (MB), peak = 204.66 (MB)

Number of guides:     71064

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 63 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 64 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 21572.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 18338.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 11525.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2789.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1006.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 73.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 34103 vertical wires in 2 frboxes and 21200 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6235 vertical wires in 2 frboxes and 8706 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 326.50 (MB), peak = 326.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.62 (MB), peak = 326.62 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:09, memory = 403.07 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:09, memory = 456.60 (MB).
    Completing 30% with 1762 violations.
    elapsed time = 00:00:27, memory = 581.97 (MB).
    Completing 40% with 1762 violations.
    elapsed time = 00:00:30, memory = 581.97 (MB).
    Completing 50% with 1762 violations.
    elapsed time = 00:00:38, memory = 598.22 (MB).
    Completing 60% with 3479 violations.
    elapsed time = 00:00:57, memory = 590.09 (MB).
    Completing 70% with 3479 violations.
    elapsed time = 00:01:03, memory = 590.09 (MB).
    Completing 80% with 5262 violations.
    elapsed time = 00:01:27, memory = 624.38 (MB).
    Completing 90% with 5262 violations.
    elapsed time = 00:01:32, memory = 613.37 (MB).
    Completing 100% with 6923 violations.
    elapsed time = 00:01:52, memory = 625.49 (MB).
[INFO DRT-0199]   Number of violations = 10162.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   met5
Cut Spacing          0      4      0      0      0      0      0      0
Metal Spacing       25      0    647      0    672    222      7      9
Min Hole             0      0      1      0      0      0      0      0
Recheck              2      0   1622      0   1185    336     87      7
Short                0      0   3713      1   1433    178     10      1
[INFO DRT-0267] cpu time = 00:03:30, elapsed time = 00:01:52, memory = 824.87 (MB), peak = 824.87 (MB)
Total wire length = 384106 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132941 um.
Total wire length on LAYER met2 = 139815 um.
Total wire length on LAYER met3 = 75976 um.
Total wire length on LAYER met4 = 30607 um.
Total wire length on LAYER met5 = 4765 um.
Total number of vias = 66721.
Up-via summary (total 66721):

------------------------
 FR_MASTERSLICE        0
            li1    25490
           met1    33538
           met2     5525
           met3     2047
           met4      121
------------------------
                   66721


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 10162 violations.
    elapsed time = 00:00:06, memory = 824.87 (MB).
    Completing 20% with 10162 violations.
    elapsed time = 00:00:13, memory = 824.87 (MB).
    Completing 30% with 8692 violations.
    elapsed time = 00:00:26, memory = 826.49 (MB).
    Completing 40% with 8692 violations.
    elapsed time = 00:00:31, memory = 826.49 (MB).
    Completing 50% with 8692 violations.
    elapsed time = 00:00:45, memory = 826.49 (MB).
    Completing 60% with 7305 violations.
    elapsed time = 00:00:48, memory = 826.49 (MB).
    Completing 70% with 7305 violations.
    elapsed time = 00:00:59, memory = 826.49 (MB).
    Completing 80% with 6238 violations.
    elapsed time = 00:01:12, memory = 826.49 (MB).
    Completing 90% with 6238 violations.
    elapsed time = 00:01:17, memory = 826.49 (MB).
    Completing 100% with 4624 violations.
    elapsed time = 00:01:34, memory = 826.49 (MB).
[INFO DRT-0199]   Number of violations = 4631.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          4      0      1      0      0      0
Metal Spacing        0    420      0    423    148      9
Recheck              0      8      0      1      0      0
Short                0   2768      1    757     89      2
[INFO DRT-0267] cpu time = 00:02:54, elapsed time = 00:01:34, memory = 829.49 (MB), peak = 829.49 (MB)
Total wire length = 380468 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131362 um.
Total wire length on LAYER met2 = 138525 um.
Total wire length on LAYER met3 = 75721 um.
Total wire length on LAYER met4 = 30236 um.
Total wire length on LAYER met5 = 4622 um.
Total number of vias = 66203.
Up-via summary (total 66203):

------------------------
 FR_MASTERSLICE        0
            li1    25482
           met1    33095
           met2     5563
           met3     1948
           met4      115
------------------------
                   66203


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4631 violations.
    elapsed time = 00:00:05, memory = 829.49 (MB).
    Completing 20% with 4631 violations.
    elapsed time = 00:00:15, memory = 829.49 (MB).
    Completing 30% with 4507 violations.
    elapsed time = 00:00:25, memory = 829.49 (MB).
    Completing 40% with 4507 violations.
    elapsed time = 00:00:31, memory = 829.49 (MB).
    Completing 50% with 4507 violations.
    elapsed time = 00:00:43, memory = 829.49 (MB).
    Completing 60% with 4249 violations.
    elapsed time = 00:00:49, memory = 829.49 (MB).
    Completing 70% with 4249 violations.
    elapsed time = 00:00:56, memory = 829.49 (MB).
    Completing 80% with 4369 violations.
    elapsed time = 00:01:08, memory = 829.49 (MB).
    Completing 90% with 4369 violations.
    elapsed time = 00:01:15, memory = 829.49 (MB).
    Completing 100% with 4114 violations.
    elapsed time = 00:01:27, memory = 829.49 (MB).
[INFO DRT-0199]   Number of violations = 4119.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4
Cut Spacing          1      0      0      0      2      0      0
Metal Spacing        0    386      0    357      0    155      3
Recheck              0      6      0      0      0      0      0
Short                0   2524      1    613      0     70      1
[INFO DRT-0267] cpu time = 00:02:48, elapsed time = 00:01:27, memory = 829.49 (MB), peak = 829.49 (MB)
Total wire length = 379259 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131097 um.
Total wire length on LAYER met2 = 137835 um.
Total wire length on LAYER met3 = 75407 um.
Total wire length on LAYER met4 = 30338 um.
Total wire length on LAYER met5 = 4579 um.
Total number of vias = 65968.
Up-via summary (total 65968):

------------------------
 FR_MASTERSLICE        0
            li1    25482
           met1    33030
           met2     5433
           met3     1912
           met4      111
------------------------
                   65968


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4119 violations.
    elapsed time = 00:00:04, memory = 829.49 (MB).
    Completing 20% with 4119 violations.
    elapsed time = 00:00:05, memory = 829.49 (MB).
    Completing 30% with 3121 violations.
    elapsed time = 00:00:16, memory = 829.49 (MB).
    Completing 40% with 3121 violations.
    elapsed time = 00:00:21, memory = 829.49 (MB).
    Completing 50% with 3121 violations.
    elapsed time = 00:00:26, memory = 829.49 (MB).
    Completing 60% with 2287 violations.
    elapsed time = 00:00:33, memory = 829.49 (MB).
    Completing 70% with 2287 violations.
    elapsed time = 00:00:37, memory = 829.49 (MB).
    Completing 80% with 1458 violations.
    elapsed time = 00:00:52, memory = 859.99 (MB).
    Completing 90% with 1458 violations.
    elapsed time = 00:00:58, memory = 829.57 (MB).
    Completing 100% with 547 violations.
    elapsed time = 00:01:08, memory = 829.57 (MB).
[INFO DRT-0199]   Number of violations = 547.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0
Metal Spacing       98      0    105      2      1
Short              209      3    128      0      0
[INFO DRT-0267] cpu time = 00:02:10, elapsed time = 00:01:09, memory = 829.57 (MB), peak = 859.99 (MB)
Total wire length = 379414 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 124170 um.
Total wire length on LAYER met2 = 134431 um.
Total wire length on LAYER met3 = 81701 um.
Total wire length on LAYER met4 = 34507 um.
Total wire length on LAYER met5 = 4603 um.
Total number of vias = 68177.
Up-via summary (total 68177):

------------------------
 FR_MASTERSLICE        0
            li1    25482
           met1    33304
           met2     6894
           met3     2386
           met4      111
------------------------
                   68177


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 547 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 20% with 547 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 30% with 409 violations.
    elapsed time = 00:00:02, memory = 829.57 (MB).
    Completing 40% with 409 violations.
    elapsed time = 00:00:02, memory = 829.57 (MB).
    Completing 50% with 409 violations.
    elapsed time = 00:00:05, memory = 829.57 (MB).
    Completing 60% with 286 violations.
    elapsed time = 00:00:05, memory = 829.57 (MB).
    Completing 70% with 286 violations.
    elapsed time = 00:00:07, memory = 829.57 (MB).
    Completing 80% with 108 violations.
    elapsed time = 00:00:10, memory = 829.57 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:11, memory = 829.57 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:16, memory = 829.57 (MB).
[INFO DRT-0199]   Number of violations = 53.
Viol/Layer        met1   met2
Metal Spacing        6     19
Short                7     21
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:16, memory = 829.57 (MB), peak = 859.99 (MB)
Total wire length = 379329 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 123989 um.
Total wire length on LAYER met2 = 134209 um.
Total wire length on LAYER met3 = 81896 um.
Total wire length on LAYER met4 = 34634 um.
Total wire length on LAYER met5 = 4598 um.
Total number of vias = 68222.
Up-via summary (total 68222):

------------------------
 FR_MASTERSLICE        0
            li1    25482
           met1    33261
           met2     6953
           met3     2416
           met4      110
------------------------
                   68222


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 53 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 30% with 53 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 60% with 42 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 70% with 42 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:02, memory = 829.57 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:02, memory = 829.57 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 829.57 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met2
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 829.57 (MB), peak = 859.99 (MB)
Total wire length = 379317 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 123947 um.
Total wire length on LAYER met2 = 134120 um.
Total wire length on LAYER met3 = 81922 um.
Total wire length on LAYER met4 = 34727 um.
Total wire length on LAYER met5 = 4598 um.
Total number of vias = 68219.
Up-via summary (total 68219):

------------------------
 FR_MASTERSLICE        0
            li1    25482
           met1    33246
           met2     6954
           met3     2427
           met4      110
------------------------
                   68219


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 829.57 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 829.57 (MB), peak = 859.99 (MB)
Total wire length = 379315 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 123936 um.
Total wire length on LAYER met2 = 134121 um.
Total wire length on LAYER met3 = 81930 um.
Total wire length on LAYER met4 = 34727 um.
Total wire length on LAYER met5 = 4598 um.
Total number of vias = 68217.
Up-via summary (total 68217):

------------------------
 FR_MASTERSLICE        0
            li1    25482
           met1    33242
           met2     6956
           met3     2427
           met4      110
------------------------
                   68217


[INFO DRT-0198] Complete detail routing.
Total wire length = 379315 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 123936 um.
Total wire length on LAYER met2 = 134121 um.
Total wire length on LAYER met3 = 81930 um.
Total wire length on LAYER met4 = 34727 um.
Total wire length on LAYER met5 = 4598 um.
Total number of vias = 68217.
Up-via summary (total 68217):

------------------------
 FR_MASTERSLICE        0
            li1    25482
           met1    33242
           met2     6956
           met3     2427
           met4      110
------------------------
                   68217


[INFO DRT-0267] cpu time = 00:12:03, elapsed time = 00:06:26, memory = 829.57 (MB), peak = 859.99 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project_4/runs/RUN_2025.05.30_22.17.17/results/routing/top.odb'…
Writing netlist to '/openlane/designs/project_4/runs/RUN_2025.05.30_22.17.17/results/routing/top.nl.v'…
Writing powered netlist to '/openlane/designs/project_4/runs/RUN_2025.05.30_22.17.17/results/routing/top.pnl.v'…
Writing layout to '/openlane/designs/project_4/runs/RUN_2025.05.30_22.17.17/results/routing/top.def'…
