
---------- Begin Simulation Statistics ----------
final_tick                                90647355500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163380                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653580                       # Number of bytes of host memory used
host_op_rate                                   163701                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   612.07                       # Real time elapsed on the host
host_tick_rate                              148100001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090647                       # Number of seconds simulated
sim_ticks                                 90647355500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.812947                       # CPI: cycles per instruction
system.cpu.discardedOps                        189647                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        47999155                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.551588                       # IPC: instructions per cycle
system.cpu.numCycles                        181294711                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133295556                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546453                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          596                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            596                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485877                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735520                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103875                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101877                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905032                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              411                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51031159                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51031159                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51031583                       # number of overall hits
system.cpu.dcache.overall_hits::total        51031583                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047217                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047217                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055212                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055212                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35394354995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35394354995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35394354995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35394354995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52078376                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52078376                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086795                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086795                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33798.491616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33798.491616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33542.411378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33542.411378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       203288                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4420                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.992760                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       876896                       # number of writebacks
system.cpu.dcache.writebacks::total            876896                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67845                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987363                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32689950998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32689950998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33305950997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33305950997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018806                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018806                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018956                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33378.482332                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33378.482332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33732.225126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33732.225126                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986851                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40530715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40530715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15329238499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15329238499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41129294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41129294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25609.382386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25609.382386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3151                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14661751999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14661751999                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24623.887353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24623.887353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20065116496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20065116496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44724.513964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44724.513964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64694                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64694                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18028198999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18028198999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46955.282539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46955.282539                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    615999999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    615999999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77086.722438                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77086.722438                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.616333                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019022                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.684800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.616333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53074234                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53074234                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686385                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475506                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025096                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278672                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278672                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278672                       # number of overall hits
system.cpu.icache.overall_hits::total        10278672                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54926500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54926500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54926500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54926500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74426.151762                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74426.151762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74426.151762                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74426.151762                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54188500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54188500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73426.151762                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73426.151762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73426.151762                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73426.151762                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278672                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278672                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54926500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54926500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74426.151762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74426.151762                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54188500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54188500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73426.151762                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73426.151762                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.751912                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.739837                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.751912                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.400148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.400148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280148                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280148                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90647355500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   67                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               710451                       # number of demand (read+write) hits
system.l2.demand_hits::total                   710518                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  67                       # number of overall hits
system.l2.overall_hits::.cpu.data              710451                       # number of overall hits
system.l2.overall_hits::total                  710518                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276912                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277583                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            276912                       # number of overall misses
system.l2.overall_misses::total                277583                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52356500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24098452500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24150809000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52356500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24098452500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24150809000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987363                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988101                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987363                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988101                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.909214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.280456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.280926                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.909214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.280456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.280926                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78027.570790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87025.670610                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87003.919548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78027.570790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87025.670610                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87003.919548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190769                       # number of writebacks
system.l2.writebacks::total                    190769                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277578                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277578                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45646500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21329051000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21374697500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45646500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21329051000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21374697500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.280451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.280921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.280451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.280921                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68027.570790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77026.044845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77004.292487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68027.570790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77026.044845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77004.292487                       # average overall mshr miss latency
system.l2.replacements                         269471                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       876896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           876896                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       876896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       876896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            215899                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                215899                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168218                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168218                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15084887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15084887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.437934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89674.633511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89674.633511                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13402707500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13402707500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.437934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79674.633511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79674.633511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52356500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52356500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.909214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.909214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78027.570790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78027.570790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45646500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45646500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68027.570790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68027.570790                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        494552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            494552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9013565000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9013565000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.180182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82926.058476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82926.058476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7926343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7926343500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.180174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72926.823322                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72926.823322                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8045.645643                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277663                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.108923                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       7.267940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        27.612130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8010.765573                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4052                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16068783                       # Number of tag accesses
system.l2.tags.data_accesses                 16068783                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    190769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013801855250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              753587                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179701                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277578                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190769                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277578                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190769                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    646                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277578                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190769                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  207294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.470178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.910792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.992681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11251     99.42%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      0.20%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           34      0.30%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.855350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.822705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6701     59.21%     59.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              131      1.16%     60.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3927     34.70%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              538      4.75%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   41344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17764992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12209216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    195.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90639512000                       # Total gap between requests
system.mem_ctrls.avgGap                     193530.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17680704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12208128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 473747.962785301555                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 195049308.415842324495                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 134677155.584533303976                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       276907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       190769                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18153750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9919306750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2203593551250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27054.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35821.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11551109.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17722048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17764992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12209216                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12209216                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       276907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         277578                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190769                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190769                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       473748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    195505406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        195979154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       473748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       473748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    134689158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       134689158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    134689158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       473748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    195505406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       330668312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               276932                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              190752                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16711                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17774                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12475                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4744985500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1384660000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9937460500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17134.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35884.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              154840                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98259                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       214585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   139.486805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.881421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   199.755168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       159010     74.10%     74.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30541     14.23%     88.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4211      1.96%     90.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2357      1.10%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10121      4.72%     96.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          598      0.28%     96.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          455      0.21%     96.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          874      0.41%     97.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6418      2.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       214585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17723648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12208128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              195.523056                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              134.677156                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       760145820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       404027085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      985234320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     496599480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7155024240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27301244400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11818063200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48920338545                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.677504                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30449390000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3026660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57171305500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       771991080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       410322990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      992060160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     499125960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7155024240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27016976850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12057446400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48902947680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.485652                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31070589750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3026660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56550105750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190769                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78106                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168218                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168218                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       824031                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 824031                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29974208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29974208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277578                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1362139500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1506118000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            603984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1067665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188657                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384117                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603246                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961577                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963286                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119312576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119374720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          269471                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12209216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1257572                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1255680     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1892      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1257572                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90647355500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1864721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481046995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
