{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653502357091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653502357091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 15:12:37 2022 " "Processing started: Wed May 25 15:12:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653502357091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502357091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_INTERMEDIARIA -c MIPS_INTERMEDIARIA " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_INTERMEDIARIA -c MIPS_INTERMEDIARIA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502357091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653502357387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_intermediaria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_intermediaria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_INTERMEDIARIA-arquitetura " "Found design unit 1: MIPS_INTERMEDIARIA-arquitetura" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363085 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_INTERMEDIARIA " "Found entity 1: MIPS_INTERMEDIARIA" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulinha_overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulinha_overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ulinha_overflow-componente " "Found design unit 1: Ulinha_overflow-componente" {  } { { "Ulinha_overflow.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/Ulinha_overflow.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ulinha_overflow " "Found entity 1: Ulinha_overflow" {  } { { "Ulinha_overflow.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/Ulinha_overflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulinha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulinha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ulinha-componente " "Found design unit 1: Ulinha-componente" {  } { { "Ulinha.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/Ulinha.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ulinha " "Found entity 1: Ulinha" {  } { { "Ulinha.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/Ulinha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363088 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-componente " "Found design unit 1: ULAMIPS-componente" {  } { { "ULAMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ULAMips.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363090 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ULAMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico_1bit-comportamento " "Found design unit 1: somadorGenerico_1bit-comportamento" {  } { { "somadorGenerico_1bit.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/somadorGenerico_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363091 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico_1bit " "Found entity 1: somadorGenerico_1bit" {  } { { "somadorGenerico_1bit.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/somadorGenerico_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363092 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363093 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleftjump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleftjump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeftJump-componente " "Found design unit 1: ShiftLeftJump-componente" {  } { { "ShiftLeftJump.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ShiftLeftJump.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363094 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeftJump " "Found entity 1: ShiftLeftJump" {  } { { "ShiftLeftJump.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ShiftLeftJump.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleftimediato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleftimediato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeftImediato-componente " "Found design unit 1: ShiftLeftImediato-componente" {  } { { "ShiftLeftImediato.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ShiftLeftImediato.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363095 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeftImediato " "Found entity 1: ShiftLeftImediato" {  } { { "ShiftLeftImediato.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ShiftLeftImediato.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "romMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/romMips.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "romMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/romMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363097 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363098 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1bit-comportamento " "Found design unit 1: muxGenerico4x1_1bit-comportamento" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico4x1_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363099 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1bit " "Found entity 1: muxGenerico4x1_1bit" {  } { { "muxGenerico4x1_1bit.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico4x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363101 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1bit-comportamento " "Found design unit 1: muxGenerico2x1_1bit-comportamento" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico2x1_1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363102 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1bit " "Found entity 1: muxGenerico2x1_1bit" {  } { { "muxGenerico2x1_1bit.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico2x1_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363103 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363104 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363105 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363105 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderulaopcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderulaopcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderULAOpcode-arch_name " "Found design unit 1: decoderULAOpcode-arch_name" {  } { { "decoderULAOpcode.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/decoderULAOpcode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363106 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderULAOpcode " "Found entity 1: decoderULAOpcode" {  } { { "decoderULAOpcode.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/decoderULAOpcode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderulafunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderulafunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderULAFunct-arch_name " "Found design unit 1: decoderULAFunct-arch_name" {  } { { "decoderULAFunct.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/decoderULAFunct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363107 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderULAFunct " "Found entity 1: decoderULAFunct" {  } { { "decoderULAFunct.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/decoderULAFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodergenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodergenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGenerico-arch_name " "Found design unit 1: decoderGenerico-arch_name" {  } { { "decoderGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/decoderGenerico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363108 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGenerico " "Found entity 1: decoderGenerico" {  } { { "decoderGenerico.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/decoderGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363109 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363109 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653502363109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_INTERMEDIARIA " "Elaborating entity \"MIPS_INTERMEDIARIA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653502363138 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] MIPS_INTERMEDIARIA.vhd(20) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at MIPS_INTERMEDIARIA.vhd(20)" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502363146 "|MIPS_INTERMEDIARIA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_UlaCtrl " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_UlaCtrl\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "MUX_UlaCtrl" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULAOpcode decoderULAOpcode:decoderULAOpcode " "Elaborating entity \"decoderULAOpcode\" for hierarchy \"decoderULAOpcode:decoderULAOpcode\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "decoderULAOpcode" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderULAFunct decoderULAFunct:decoderULAFunct " "Elaborating entity \"decoderULAFunct\" for hierarchy \"decoderULAFunct:decoderULAFunct\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "decoderULAFunct" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"ULAMIPS:ULA\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "ULA" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ulinha ULAMIPS:ULA\|Ulinha:ULINHA0 " "Elaborating entity \"Ulinha\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\"" {  } { { "ULAMips.vhd" "ULINHA0" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ULAMips.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1bit ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico2x1_1bit:MUX_B " "Elaborating entity \"muxGenerico2x1_1bit\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico2x1_1bit:MUX_B\"" {  } { { "Ulinha.vhd" "MUX_B" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/Ulinha.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico_1bit ULAMIPS:ULA\|Ulinha:ULINHA0\|somadorGenerico_1bit:Adder " "Elaborating entity \"somadorGenerico_1bit\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\|somadorGenerico_1bit:Adder\"" {  } { { "Ulinha.vhd" "Adder" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/Ulinha.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1bit ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico4x1_1bit:Mux_resultado_ulinha " "Elaborating entity \"muxGenerico4x1_1bit\" for hierarchy \"ULAMIPS:ULA\|Ulinha:ULINHA0\|muxGenerico4x1_1bit:Mux_resultado_ulinha\"" {  } { { "Ulinha.vhd" "Mux_resultado_ulinha" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/Ulinha.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ulinha_overflow ULAMIPS:ULA\|Ulinha_overflow:ULINHA31 " "Elaborating entity \"Ulinha_overflow\" for hierarchy \"ULAMIPS:ULA\|Ulinha_overflow:ULINHA31\"" {  } { { "ULAMips.vhd" "ULINHA31" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ULAMips.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "PC" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "incrementaPC" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderGenerico decoderGenerico:decoder " "Elaborating entity \"decoderGenerico\" for hierarchy \"decoderGenerico:decoder\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "decoder" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somadorImediato " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somadorImediato\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "somadorImediato" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "ROM" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363187 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM romMips.vhd(18) " "VHDL Signal Declaration warning at romMips.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/romMips.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653502363188 "|MIPS_INTERMEDIARIA|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAMMIPS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAMMIPS\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "RAMMIPS" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoReg\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "bancoReg" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estendeSinal\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "estendeSinal" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_Prox_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_Prox_PC\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "MUX_Prox_PC" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RtRd " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RtRd\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "MUX_RtRd" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:decoder_binario0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:decoder_binario0\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "decoder_binario0" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502363193 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:bancoReg\|registrador " "RAM logic \"bancoRegistradores:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653502363424 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAMMIPS\|memRAM " "RAM logic \"RAMMIPS:RAMMIPS\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "ramMips.vhd" "memRAM" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1653502363424 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "romMips.vhd" "memROM" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/romMips.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653502363424 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653502363424 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ROMcontent.mif" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1653502363425 ""}  } { { "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ROMcontent.mif" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1653502363425 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "ramMips.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/ramMips.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1653502363428 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1653502363428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653502365803 "|MIPS_INTERMEDIARIA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653502365803 "|MIPS_INTERMEDIARIA|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653502365803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653502365912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653502367711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653502367920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653502367920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPS_INTERMEDIARIA.vhd" "" { Text "E:/Documents/Insper/DesComp/descomp_aulas/MIPS_Inter/MIPS_INTERMEDIARIA.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653502368076 "|MIPS_INTERMEDIARIA|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653502368076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3688 " "Implemented 3688 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653502368081 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653502368081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3622 " "Implemented 3622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653502368081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653502368081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653502368103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 15:12:48 2022 " "Processing ended: Wed May 25 15:12:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653502368103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653502368103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653502368103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653502368103 ""}
