;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMN 20, <12
	JMZ <-127, #100
	DAT #-127, #100
	SUB -97, <-125
	DAT #-127, #100
	CMP @124, 106
	JMZ <-127, #100
	DJN 0, 3
	JMZ <-127, #100
	SUB @121, 106
	MOV -97, <-125
	JMN <-127, 100
	DAT #-127, #100
	MOV -1, <-20
	ADD 210, 60
	CMP @124, 106
	SUB @121, 106
	JMZ <-127, #100
	SUB @121, 106
	SUB @121, 106
	MOV -4, <-20
	JMP <-127, 100
	JMP <-127, 100
	JMN 20, <12
	JMP <-127, #100
	SLT 20, @12
	SUB @-127, 100
	JMP -207, @-120
	CMP #270, <1
	DAT #-207, #-120
	CMP #270, <1
	SLT 20, @12
	SLT 20, @12
	SLT 20, @12
	JMP <-127, #100
	JMP <-127, #100
	ADD #270, <1
	ADD #270, <1
	MOV -4, <-20
	MOV -4, <-20
	ADD #270, <1
	SPL 0, #2
	ADD 240, 60
	CMP -207, <-120
	MOV -4, <-20
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMN 20, <12
