INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_9/project_9.srcs/sources_1/new/counter_mod_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_9/project_9.srcs/sources_1/new/jk_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_9/project_9.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/project_9/project_9.srcs/sim_1/new/counter_mod_8_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8_test
