{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637853326726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637853326727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 09:15:26 2021 " "Processing started: Thu Nov 25 09:15:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637853326727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853326727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda " "Command: quartus_map --read_settings_files=on --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853326728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637853328701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637853328701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file text_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_rom " "Found entity 1: text_rom" {  } { { "text_rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/text_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuerzabruta.sv 1 1 " "Found 1 design units, including 1 entities, in source file fuerzabruta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuerzaBruta " "Found entity 1: FuerzaBruta" {  } { { "FuerzaBruta.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter2 " "Found entity 1: Counter2" {  } { { "Counter2.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/Counter2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuerzabruta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fuerzabruta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FuerzaBruta_tb " "Found entity 1: FuerzaBruta_tb" {  } { { "FuerzaBruta_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greaterathanb.sv 1 1 " "Found 1 design units, including 1 entities, in source file greaterathanb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GreaterAThanB " "Found entity 1: GreaterAThanB" {  } { { "GreaterAThanB.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/GreaterAThanB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmkmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmkmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMKMP " "Found entity 1: FSMKMP" {  } { { "FSMKMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FSMKMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finPatron FinPatron KMP.sv(3) " "Verilog HDL Declaration information at KMP.sv(3): object \"finPatron\" differs only in case from object \"FinPatron\" in the same scope" {  } { { "KMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637853374666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file kmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KMP " "Found entity 1: KMP" {  } { { "KMP.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule_tb " "Found entity 1: TopModule_tb" {  } { { "TopModule_tb.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file convertdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convertDisplay " "Found entity 1: convertDisplay" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/countercopy.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/countercopy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterCopy " "Found entity 1: counterCopy" {  } { { "output_files/counterCopy.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/counterCopy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853374692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853374692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sumaalgo FuerzaBruta.sv(34) " "Verilog HDL Implicit Net warning at FuerzaBruta.sv(34): created implicit net for \"sumaalgo\"" {  } { { "FuerzaBruta.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853374694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637853375016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KMP KMP:algo_1 " "Elaborating entity \"KMP\" for hierarchy \"KMP:algo_1\"" {  } { { "TopModule.sv" "algo_1" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMKMP KMP:algo_1\|FSMKMP:fsm " "Elaborating entity \"FSMKMP\" for hierarchy \"KMP:algo_1\|FSMKMP:fsm\"" {  } { { "KMP.sv" "fsm" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator KMP:algo_1\|Comparator:finTexto " "Elaborating entity \"Comparator\" for hierarchy \"KMP:algo_1\|Comparator:finTexto\"" {  } { { "KMP.sv" "finTexto" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator KMP:algo_1\|Comparator:letraIgual " "Elaborating entity \"Comparator\" for hierarchy \"KMP:algo_1\|Comparator:letraIgual\"" {  } { { "KMP.sv" "letraIgual" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator KMP:algo_1\|Comparator:FinPatron " "Elaborating entity \"Comparator\" for hierarchy \"KMP:algo_1\|Comparator:FinPatron\"" {  } { { "KMP.sv" "FinPatron" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter2 KMP:algo_1\|Counter2:contador_instancias " "Elaborating entity \"Counter2\" for hierarchy \"KMP:algo_1\|Counter2:contador_instancias\"" {  } { { "KMP.sv" "contador_instancias" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom KMP:algo_1\|rom:patron_mem " "Elaborating entity \"rom\" for hierarchy \"KMP:algo_1\|rom:patron_mem\"" {  } { { "KMP.sv" "patron_mem" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Patron.mif " "Parameter \"init_file\" = \"Patron.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375466 ""}  } { { "rom.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637853375466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2g1 " "Found entity 1: altsyncram_c2g1" {  } { { "db/altsyncram_c2g1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_c2g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853375638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853375638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2g1 KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated " "Elaborating entity \"altsyncram_c2g1\" for hierarchy \"KMP:algo_1\|rom:patron_mem\|altsyncram:altsyncram_component\|altsyncram_c2g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "example.v 1 1 " "Using design file example.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 example " "Found entity 1: example" {  } { { "example.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853375701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1637853375701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "example KMP:algo_1\|example:exampleText " "Elaborating entity \"example\" for hierarchy \"KMP:algo_1\|example:exampleText\"" {  } { { "KMP.sv" "exampleText" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\"" {  } { { "example.v" "altsyncram_component" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\"" {  } { { "example.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component " "Instantiated megafunction \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file example.mif " "Parameter \"init_file\" = \"example.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 11065 " "Parameter \"numwords_a\" = \"11065\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637853375751 ""}  } { { "example.v" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/example.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637853375751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9mf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9mf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9mf1 " "Found entity 1: altsyncram_9mf1" {  } { { "db/altsyncram_9mf1.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853375913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853375913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9mf1 KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated " "Elaborating entity \"altsyncram_9mf1\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853375915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853376447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853376447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_9mf1.tdf" "rden_decode" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853376449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637853376741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853376741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"KMP:algo_1\|example:exampleText\|altsyncram:altsyncram_component\|altsyncram_9mf1:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_9mf1.tdf" "mux2" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/db/altsyncram_9mf1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853376742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterCopy KMP:algo_1\|counterCopy:contador_text " "Elaborating entity \"counterCopy\" for hierarchy \"KMP:algo_1\|counterCopy:contador_text\"" {  } { { "KMP.sv" "contador_text" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/KMP.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853376776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FuerzaBruta FuerzaBruta:algo_2 " "Elaborating entity \"FuerzaBruta\" for hierarchy \"FuerzaBruta:algo_2\"" {  } { { "TopModule.sv" "algo_2" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853376798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FuerzaBruta:algo_2\|FSM:control " "Elaborating entity \"FSM\" for hierarchy \"FuerzaBruta:algo_2\|FSM:control\"" {  } { { "FuerzaBruta.sv" "control" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/FuerzaBruta.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853376811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertDisplay convertDisplay:instanciaKMP " "Elaborating entity \"convertDisplay\" for hierarchy \"convertDisplay:instanciaKMP\"" {  } { { "TopModule.sv" "instanciaKMP" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/TopModule.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853377066 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "convertDisplay.sv(5) " "Verilog HDL Case Statement warning at convertDisplay.sv(5): incomplete case statement has no default case item" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1637853377097 "|TopModule|convertDisplay:instanciaKMP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display convertDisplay.sv(5) " "Verilog HDL Always Construct warning at convertDisplay.sv(5): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1637853377097 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] convertDisplay.sv(5) " "Inferred latch for \"display\[0\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853377097 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] convertDisplay.sv(5) " "Inferred latch for \"display\[1\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853377097 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] convertDisplay.sv(5) " "Inferred latch for \"display\[2\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853377097 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] convertDisplay.sv(5) " "Inferred latch for \"display\[3\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853377101 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] convertDisplay.sv(5) " "Inferred latch for \"display\[4\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853377101 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] convertDisplay.sv(5) " "Inferred latch for \"display\[5\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853377101 "|TopModule|convertDisplay:instanciaKMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] convertDisplay.sv(5) " "Inferred latch for \"display\[6\]\" at convertDisplay.sv(5)" {  } { { "convertDisplay.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/convertDisplay.sv" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853377101 "|TopModule|convertDisplay:instanciaKMP"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637853379815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637853380757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637853381458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg " "Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853381663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637853382273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637853382273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637853382638 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637853382638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637853382638 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637853382638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637853382638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637853382780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 09:16:22 2021 " "Processing ended: Thu Nov 25 09:16:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637853382780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637853382780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637853382780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637853382780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637853387316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637853387319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 09:16:25 2021 " "Processing started: Thu Nov 25 09:16:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637853387319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637853387319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637853387319 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637853387728 ""}
{ "Info" "0" "" "Project  = AlgoritmosBusqueda" {  } {  } 0 0 "Project  = AlgoritmosBusqueda" 0 0 "Fitter" 0 0 1637853387732 ""}
{ "Info" "0" "" "Revision = AlgoritmosBusqueda" {  } {  } 0 0 "Revision = AlgoritmosBusqueda" 0 0 "Fitter" 0 0 1637853387732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637853388230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637853388232 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AlgoritmosBusqueda 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"AlgoritmosBusqueda\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637853388265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637853388877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637853388878 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637853390350 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637853390449 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637853390886 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637853390904 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1637853426603 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 125 global CLKCTRL_G6 " "clk~inputCLKENA0 with 125 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637853426882 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1637853426882 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637853426883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637853426896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637853426898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637853426900 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637853426902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637853426902 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637853426903 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637853426904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637853426905 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637853426905 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637853427257 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1637853525214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AlgoritmosBusqueda.sdc " "Synopsys Design Constraints File file not found: 'AlgoritmosBusqueda.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637853525227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637853525238 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637853525295 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637853525297 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637853525307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637853525392 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1637853526024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637853538238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637853593986 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637853601576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637853601576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637853604521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637853625404 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637853625404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637853633945 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637853633945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637853633954 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.25 " "Total time spent on timing analysis during the Fitter is 2.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637853639581 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637853639715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637853641595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637853641596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637853643262 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637853650006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.fit.smsg " "Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/output_files/AlgoritmosBusqueda.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637853651194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6177 " "Peak virtual memory: 6177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637853654011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 09:20:54 2021 " "Processing ended: Thu Nov 25 09:20:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637853654011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:29 " "Elapsed time: 00:04:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637853654011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:22 " "Total CPU time (on all processors): 00:03:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637853654011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637853654011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637853658659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637853658661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 09:20:58 2021 " "Processing started: Thu Nov 25 09:20:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637853658661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637853658661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637853658662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637853661634 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637853679297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637853680636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 09:21:20 2021 " "Processing ended: Thu Nov 25 09:21:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637853680636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637853680636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637853680636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637853680636 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637853681763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637853684933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637853684934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 09:21:23 2021 " "Processing started: Thu Nov 25 09:21:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637853684934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637853684934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AlgoritmosBusqueda -c AlgoritmosBusqueda " "Command: quartus_sta AlgoritmosBusqueda -c AlgoritmosBusqueda" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637853684934 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637853685381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637853687901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637853687901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853688074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853688074 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1637853689657 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AlgoritmosBusqueda.sdc " "Synopsys Design Constraints File file not found: 'AlgoritmosBusqueda.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637853689833 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853689833 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637853689838 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " "create_clock -period 1.000 -name FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637853689838 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " "create_clock -period 1.000 -name KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637853689838 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853689838 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637853689849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853689852 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637853689857 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637853689898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637853690038 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637853690038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.704 " "Worst-case setup slack is -4.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.704             -31.733 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "   -4.704             -31.733 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.551             -30.652 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "   -4.551             -30.652 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208            -586.905 clk  " "   -4.208            -586.905 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853690085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.538               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    2.538               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.872               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    2.872               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853690125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.396 " "Worst-case recovery slack is -1.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.396             -40.015 clk  " "   -1.396             -40.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853690175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.198 " "Worst-case removal slack is 1.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 clk  " "    1.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853690196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1344.866 clk  " "   -2.174           -1344.866 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    0.321               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    0.325               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853690237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853690237 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637853690318 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853690318 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637853690343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637853690468 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637853694670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853694902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637853694946 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637853694945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.709 " "Worst-case setup slack is -4.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.709             -31.585 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "   -4.709             -31.585 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.590             -31.109 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "   -4.590             -31.109 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.052            -521.536 clk  " "   -4.052            -521.536 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853695000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clk  " "    0.291               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.532               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    2.532               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.772               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    2.772               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853695045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.327 " "Worst-case recovery slack is -1.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.327             -38.410 clk  " "   -1.327             -38.410 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853695115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.277 " "Worst-case removal slack is 1.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 clk  " "    1.277               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853695144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1347.778 clk  " "   -2.174           -1347.778 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    0.306               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    0.349               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853695195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853695195 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637853695235 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853695235 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637853695253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637853695704 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637853699184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853699398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637853699410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637853699410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.558 " "Worst-case setup slack is -2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558            -343.739 clk  " "   -2.558            -343.739 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558             -17.338 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "   -2.558             -17.338 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513             -16.893 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "   -2.513             -16.893 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853699424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    1.970               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.117               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    2.117               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853699493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.312 " "Worst-case recovery slack is -0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312              -6.824 clk  " "   -0.312              -6.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853699524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.635 " "Worst-case removal slack is 0.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 clk  " "    0.635               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853699537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1296.027 clk  " "   -2.174           -1296.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    0.413               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    0.437               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853699694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853699694 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637853699726 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853699726 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637853699741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853700174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1637853700182 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637853700182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.488 " "Worst-case setup slack is -2.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488             -16.842 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "   -2.488             -16.842 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.448             -16.502 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "   -2.448             -16.502 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961            -294.727 clk  " "   -1.961            -294.727 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853700203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.962               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    1.962               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.099               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    2.099               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853700425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.213 " "Worst-case recovery slack is -0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -3.984 clk  " "   -0.213              -3.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853700821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.585 " "Worst-case removal slack is 0.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585               0.000 clk  " "    0.585               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853700944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1297.860 clk  " "   -2.174           -1297.860 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\]  " "    0.410               0.000 FuerzaBruta:algo_2\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\]  " "    0.440               0.000 KMP:algo_1\|Counter2:contador_instancias\|Q\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637853700965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637853700965 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637853701137 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637853701137 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637853706193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637853706194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5120 " "Peak virtual memory: 5120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637853706653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 09:21:46 2021 " "Processing ended: Thu Nov 25 09:21:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637853706653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637853706653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637853706653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637853706653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1637853710544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637853710546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 09:21:50 2021 " "Processing started: Thu Nov 25 09:21:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637853710546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637853710546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AlgoritmosBusqueda -c AlgoritmosBusqueda" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1637853710549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1637853714742 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1637853714859 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AlgoritmosBusqueda.svo C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/simulation/modelsim/ simulation " "Generated file AlgoritmosBusqueda.svo in folder \"C:/Users/50689/Desktop/Allan/TallerDD-master/tallerDD/proyecto/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1637853715805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637853716357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 09:21:56 2021 " "Processing ended: Thu Nov 25 09:21:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637853716357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637853716357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637853716357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637853716357 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1637853717514 ""}
