--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12207368 paths analyzed, 1058 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.233ns.
--------------------------------------------------------------------------------
Slack:                  2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.180ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.180ns (6.388ns logic, 10.792ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  2.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.180ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.180ns (6.437ns logic, 10.743ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  2.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.090ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.090ns (6.387ns logic, 10.703ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  2.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.977ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.977ns (6.364ns logic, 10.613ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  2.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.090ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.090ns (6.436ns logic, 10.654ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  2.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.019ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.019ns (6.388ns logic, 10.631ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  2.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.977ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.977ns (6.413ns logic, 10.564ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  2.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.019ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     17.019ns (6.437ns logic, 10.582ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.887ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.887ns (6.363ns logic, 10.524ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.929ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.929ns (6.387ns logic, 10.542ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.892ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.BQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X6Y46.D3       net (fanout=12)       1.844   M_state_q_FSM_FFd3_2
    SLICE_X6Y46.D        Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X10Y43.C2      net (fanout=12)       1.064   M_ctrl_sel_new_pos[1]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.892ns (6.364ns logic, 10.528ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  3.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.887ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.887ns (6.412ns logic, 10.475ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.816ns (6.364ns logic, 10.452ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  3.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.877ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X11Y43.B2      net (fanout=4)        0.953   decoder/N156
    SLICE_X11Y43.B       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Maddsub_n0037_Madd_xor<2>11
    SLICE_X11Y43.A5      net (fanout=4)        0.243   decoder/GND_6_o_GND_6_o_add_13_OUT<2>1
    SLICE_X11Y43.A       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Sh1776_SW2
    SLICE_X10Y44.C2      net (fanout=1)        1.058   decoder/N189
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.877ns (6.417ns logic, 10.460ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.929ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.929ns (6.436ns logic, 10.493ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.877ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X11Y43.B2      net (fanout=4)        0.953   decoder/N156
    SLICE_X11Y43.B       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Maddsub_n0037_Madd_xor<2>11
    SLICE_X11Y43.A5      net (fanout=4)        0.243   decoder/GND_6_o_GND_6_o_add_13_OUT<2>1
    SLICE_X11Y43.A       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Sh1776_SW2
    SLICE_X10Y44.C2      net (fanout=1)        1.058   decoder/N189
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.877ns (6.466ns logic, 10.411ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  3.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.816ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.816ns (6.413ns logic, 10.403ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  3.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.726ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.726ns (6.363ns logic, 10.363ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.789ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X9Y46.C2       net (fanout=8)        2.068   M_state_q_FSM_FFd3_1
    SLICE_X9Y46.C        Tilo                  0.259   M_alu_a[6]
                                                       M_ctrl_state<0>1_1
    SLICE_X10Y43.D5      net (fanout=3)        0.714   M_ctrl_state<0>1
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.789ns (6.387ns logic, 10.402ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.787ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X11Y43.B2      net (fanout=4)        0.953   decoder/N156
    SLICE_X11Y43.B       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Maddsub_n0037_Madd_xor<2>11
    SLICE_X11Y43.A5      net (fanout=4)        0.243   decoder/GND_6_o_GND_6_o_add_13_OUT<2>1
    SLICE_X11Y43.A       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Sh1776_SW2
    SLICE_X10Y44.C2      net (fanout=1)        1.058   decoder/N189
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.787ns (6.416ns logic, 10.371ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  3.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.765ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X9Y46.C2       net (fanout=8)        2.068   M_state_q_FSM_FFd3_1
    SLICE_X9Y46.C        Tilo                  0.259   M_alu_a[6]
                                                       M_ctrl_state<0>1_1
    SLICE_X10Y43.C5      net (fanout=3)        0.689   M_ctrl_state<0>1
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.765ns (6.388ns logic, 10.377ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  3.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.689ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.BQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X6Y46.D3       net (fanout=12)       1.844   M_state_q_FSM_FFd3_2
    SLICE_X6Y46.D        Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X10Y43.C2      net (fanout=12)       1.064   M_ctrl_sel_new_pos[1]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.689ns (6.340ns logic, 10.349ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.806ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.BQ      Tcko                  0.430   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    SLICE_X6Y46.D1       net (fanout=9)        1.804   M_state_q_FSM_FFd2_2
    SLICE_X6Y46.D        Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X10Y43.C2      net (fanout=12)       1.064   M_ctrl_sel_new_pos[1]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.806ns (6.318ns logic, 10.488ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  3.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.674ns (Levels of Logic = 8)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X11Y43.B2      net (fanout=4)        0.953   decoder/N156
    SLICE_X11Y43.B       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Maddsub_n0037_Madd_xor<2>11
    SLICE_X11Y43.A5      net (fanout=4)        0.243   decoder/GND_6_o_GND_6_o_add_13_OUT<2>1
    SLICE_X11Y43.A       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Sh1776_SW2
    SLICE_X10Y44.C2      net (fanout=1)        1.058   decoder/N189
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.674ns (6.393ns logic, 10.281ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  3.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.787ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X11Y43.B2      net (fanout=4)        0.953   decoder/N156
    SLICE_X11Y43.B       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Maddsub_n0037_Madd_xor<2>11
    SLICE_X11Y43.A5      net (fanout=4)        0.243   decoder/GND_6_o_GND_6_o_add_13_OUT<2>1
    SLICE_X11Y43.A       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Sh1776_SW2
    SLICE_X10Y44.C2      net (fanout=1)        1.058   decoder/N189
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.787ns (6.465ns logic, 10.322ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  3.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.731ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.BQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X6Y46.D3       net (fanout=12)       1.844   M_state_q_FSM_FFd3_2
    SLICE_X6Y46.D        Tilo                  0.235   M_reg_d_q[1]
                                                       ctrl/Mmux_sel_new_pos1
    SLICE_X10Y43.C2      net (fanout=12)       1.064   M_ctrl_sel_new_pos[1]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.731ns (6.364ns logic, 10.367ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  3.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_2 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.781ns (Levels of Logic = 8)
  Clock Path Skew:      0.037ns (0.662 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_2 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.BQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_2
    SLICE_X10Y42.B1      net (fanout=10)       1.652   M_state_q_FSM_FFd1_2
    SLICE_X10Y42.B       Tilo                  0.235   M_decoder_curr_pos[4]
                                                       mux1131
    SLICE_X10Y43.D2      net (fanout=10)       1.097   M_decoder_curr_pos[4]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.781ns (6.412ns logic, 10.369ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.726ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.AQ      Tcko                  0.525   M_state_q_FSM_FFd1_2
                                                       M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A3      net (fanout=11)       1.526   M_state_q_FSM_FFd1_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.D4      net (fanout=23)       1.508   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Topdc                 0.402   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_F
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X14Y47.B2      net (fanout=3)        1.963   n0022[0]
    SLICE_X14Y47.B       Tilo                  0.235   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In7
    SLICE_X14Y47.AX      net (fanout=1)        0.546   M_state_q_FSM_FFd4-In
    SLICE_X14Y47.CLK     Tdick                 0.114   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     16.726ns (6.412ns logic, 10.314ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.716ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A1      net (fanout=8)        1.575   M_state_q_FSM_FFd3_1
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X11Y43.B2      net (fanout=4)        0.953   decoder/N156
    SLICE_X11Y43.B       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Maddsub_n0037_Madd_xor<2>11
    SLICE_X11Y43.A5      net (fanout=4)        0.243   decoder/GND_6_o_GND_6_o_add_13_OUT<2>1
    SLICE_X11Y43.A       Tilo                  0.259   decoder/Sh1772
                                                       decoder/Sh1776_SW2
    SLICE_X10Y44.C2      net (fanout=1)        1.058   decoder/N189
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X9Y50.A1       net (fanout=8)        1.579   Sh1776
    SLICE_X9Y50.A        Tilo                  0.259   N173
                                                       Mmux_M_alu_a11
    DSP48_X0Y12.B0       net (fanout=9)        0.606   M_alu_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.716ns (6.417ns logic, 10.299ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  3.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_player_pos_a_q_0 (FF)
  Destination:          M_r2_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.771ns (Levels of Logic = 8)
  Clock Path Skew:      0.048ns (0.662 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_player_pos_a_q_0 to M_r2_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.AQ      Tcko                  0.525   M_player_pos_a_q[2]
                                                       M_player_pos_a_q_0
    SLICE_X13Y47.A4      net (fanout=13)       1.117   M_player_pos_a_q[0]
    SLICE_X13Y47.A       Tilo                  0.259   M_player_pos_b_q_0_1
                                                       mux61
    SLICE_X10Y43.C4      net (fanout=23)       1.597   M_decoder_curr_pos[0]
    SLICE_X10Y43.CMUX    Tilo                  0.403   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0_G
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW0
    SLICE_X10Y43.A2      net (fanout=4)        0.732   decoder/N156
    SLICE_X10Y43.A       Tilo                  0.235   decoder/N132
                                                       decoder/Maddsub_n0037_Madd_xor<2>11_SW3
    SLICE_X12Y43.A3      net (fanout=1)        0.837   decoder/N243
    SLICE_X12Y43.A       Tilo                  0.254   decoder/N244
                                                       decoder/Sh1776_SW0
    SLICE_X10Y44.C1      net (fanout=1)        1.017   decoder/N187
    SLICE_X10Y44.C       Tilo                  0.235   Sh177
                                                       decoder/Sh1776
    SLICE_X11Y44.C2      net (fanout=8)        0.930   Sh1776
    SLICE_X11Y44.C       Tilo                  0.259   N62
                                                       Mmux_M_alu_a91
    DSP48_X0Y12.B2       net (fanout=8)        1.416   M_alu_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   alu/add_call/Mmult_n0022
                                                       alu/add_call/Mmult_n0022
    SLICE_X11Y51.B2      net (fanout=3)        1.608   n0022[0]
    SLICE_X11Y51.B       Tilo                  0.259   M_r1_q[1]
                                                       alu/Mmux_alu313
    SLICE_X13Y48.AX      net (fanout=1)        1.080   M_alu_alu[0]
    SLICE_X13Y48.CLK     Tdick                 0.114   M_r2_q[0]
                                                       M_r2_q_0
    -------------------------------------------------  ---------------------------
    Total                                     16.771ns (6.437ns logic, 10.334ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: right_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: reset_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: up_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: left_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: start_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: down_conditioner/M_sync_out/CLK
  Logical resource: down_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_24/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_slowclk_value/CLK
  Logical resource: slowclk/M_ctr_q_25/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[3]/CLK
  Logical resource: up_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[7]/CLK
  Logical resource: up_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[11]/CLK
  Logical resource: up_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[15]/CLK
  Logical resource: up_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X0Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_conditioner/M_ctr_q[19]/CLK
  Logical resource: up_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X0Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: right_conditioner/M_ctr_q[3]/CLK
  Logical resource: right_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   17.233|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12207368 paths, 0 nets, and 2218 connections

Design statistics:
   Minimum period:  17.233ns{1}   (Maximum frequency:  58.028MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan  4 13:15:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



