Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Mar 18 00:08:50 2022
| Host         : JuanKaHp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  3           
TIMING-18  Warning           Missing input or output delay                18          
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DISPLAY/DIS/clk_d/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.388     -165.344                   1708                65776        0.037        0.000                      0                65776        4.020        0.000                       0                 24054  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.388     -165.344                   1708                65776        0.037        0.000                      0                65776        4.020        0.000                       0                 24054  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1708  Failing Endpoints,  Worst Slack       -0.388ns,  Total Violation     -165.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 3.354ns (40.586%)  route 4.910ns (59.414%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.814     5.417    PROCC/inst/ap_clk
    SLICE_X15Y154        FDRE                                         r  PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y154        FDRE (Prop_fdre_C_Q)         0.456     5.873 r  PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/Q
                         net (fo=17, routed)          0.694     6.567    PROCC/inst/mul_9s_9s_18_1_1_U135/din1[6]
    SLICE_X15Y154        LUT2 (Prop_lut2_I0_O)        0.150     6.717 f  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_39/O
                         net (fo=5, routed)           0.596     7.313    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_39_n_0
    SLICE_X17Y152        LUT3 (Prop_lut3_I2_O)        0.322     7.635 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_22/O
                         net (fo=2, routed)           0.580     8.215    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_22_n_0
    SLICE_X17Y152        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.803 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_13_n_0
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.137 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0_i_6/O[1]
                         net (fo=3, routed)           0.518     9.655    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0_i_6_n_6
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.303     9.958 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_10/O
                         net (fo=2, routed)           0.582    10.540    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_10_n_0
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.150    10.690 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.859    11.549    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_2_n_0
    SLICE_X12Y153        LUT4 (Prop_lut4_I3_O)        0.348    11.897 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.897    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_6_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.277 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.277    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.600 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          1.080    13.681    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X0Y59          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.601    15.023    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X0Y59          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.188    15.212    
                         clock uncertainty           -0.035    15.176    
    DSP48_X0Y59          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.883    13.293    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.293    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_392_reg_30670_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.423ns (40.616%)  route 5.005ns (59.384%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.809     5.412    PROCC/inst/ap_clk
    SLICE_X44Y41         FDRE                                         r  PROCC/inst/sub_ln11_392_reg_30670_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  PROCC/inst/sub_ln11_392_reg_30670_pp0_iter2_reg_reg[4]/Q
                         net (fo=24, routed)          0.546     6.414    PROCC/inst/mul_9s_9s_18_1_1_U198/din1[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.150     6.564 f  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_31/O
                         net (fo=6, routed)           0.467     7.031    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_31_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I0_O)        0.326     7.357 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_23/O
                         net (fo=2, routed)           0.644     8.001    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_23_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.125 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     8.125    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_27_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.526 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.526    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_11_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.839 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.481     9.321    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_12_n_4
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.306     9.627 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_15/O
                         net (fo=2, routed)           0.725    10.352    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_15_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I0_O)        0.149    10.501 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_4/O
                         net (fo=2, routed)           1.016    11.517    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_4_n_0
    SLICE_X53Y42         LUT5 (Prop_lut5_I4_O)        0.332    11.849 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.849    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_8_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.381 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.381    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.715 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          1.125    13.839    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X1Y14          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.755    15.177    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X1Y14          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.195    15.372    
                         clock uncertainty           -0.035    15.337    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.880    13.457    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.382ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_392_reg_30670_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.428ns  (logic 3.423ns (40.616%)  route 5.005ns (59.384%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.809     5.412    PROCC/inst/ap_clk
    SLICE_X44Y41         FDRE                                         r  PROCC/inst/sub_ln11_392_reg_30670_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.456     5.868 r  PROCC/inst/sub_ln11_392_reg_30670_pp0_iter2_reg_reg[4]/Q
                         net (fo=24, routed)          0.546     6.414    PROCC/inst/mul_9s_9s_18_1_1_U198/din1[4]
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.150     6.564 f  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_31/O
                         net (fo=6, routed)           0.467     7.031    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_31_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I0_O)        0.326     7.357 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_23/O
                         net (fo=2, routed)           0.644     8.001    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_23_n_0
    SLICE_X51Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.125 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     8.125    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_27_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.526 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.526    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[8]_INST_0_i_11_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.839 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.481     9.321    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_12_n_4
    SLICE_X46Y41         LUT3 (Prop_lut3_I0_O)        0.306     9.627 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_15/O
                         net (fo=2, routed)           0.725    10.352    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_15_n_0
    SLICE_X53Y41         LUT4 (Prop_lut4_I0_O)        0.149    10.501 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_4/O
                         net (fo=2, routed)           1.016    11.517    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_4_n_0
    SLICE_X53Y42         LUT5 (Prop_lut5_I4_O)        0.332    11.849 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.849    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_i_8_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.381 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.381    PROCC/inst/mul_9s_9s_18_1_1_U198/dout[12]_INST_0_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.715 r  PROCC/inst/mul_9s_9s_18_1_1_U198/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          1.125    13.839    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X1Y14          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.755    15.177    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X1Y14          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.195    15.372    
                         clock uncertainty           -0.035    15.337    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.880    13.457    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U454/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.457    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                 -0.382    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_82_reg_28965_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.188ns (37.853%)  route 5.234ns (62.147%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.697     5.299    PROCC/inst/ap_clk
    SLICE_X5Y118         FDRE                                         r  PROCC/inst/sub_ln11_82_reg_28965_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  PROCC/inst/sub_ln11_82_reg_28965_pp0_iter2_reg_reg[4]/Q
                         net (fo=24, routed)          0.653     6.408    PROCC/inst/mul_9s_9s_18_1_1_U43/din1[4]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.532 f  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_31/O
                         net (fo=6, routed)           0.821     7.354    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_31_n_0
    SLICE_X8Y120         LUT5 (Prop_lut5_I0_O)        0.124     7.478 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_23/O
                         net (fo=2, routed)           0.661     8.139    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_23_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     8.263    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_27_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.664 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.664    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_11_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.977 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.705     9.682    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_12_n_4
    SLICE_X3Y117         LUT3 (Prop_lut3_I0_O)        0.306     9.988 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_15/O
                         net (fo=2, routed)           0.838    10.826    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_15_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I0_O)        0.149    10.975 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_4/O
                         net (fo=2, routed)           0.607    11.581    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_4_n_0
    SLICE_X8Y118         LUT5 (Prop_lut5_I4_O)        0.355    11.936 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.936    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_8_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.449 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.449    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.772 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          0.949    13.721    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X0Y46          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.593    15.015    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X0Y46          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.883    13.356    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 -0.365    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 3.382ns (40.218%)  route 5.027ns (59.782%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.615     5.217    PROCC/inst/ap_clk
    SLICE_X49Y138        FDRE                                         r  PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.419     5.636 r  PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/Q
                         net (fo=24, routed)          0.540     6.177    PROCC/inst/mul_9s_9s_18_1_1_U152/din1[4]
    SLICE_X48Y138        LUT2 (Prop_lut2_I0_O)        0.323     6.500 f  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_31/O
                         net (fo=6, routed)           0.834     7.334    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_31_n_0
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_23/O
                         net (fo=2, routed)           0.629     8.288    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_23_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.673 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.673    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_11_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.986 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.473     9.459    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_12_n_4
    SLICE_X56Y137        LUT3 (Prop_lut3_I0_O)        0.306     9.765 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_15/O
                         net (fo=2, routed)           0.584    10.349    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_15_n_0
    SLICE_X54Y136        LUT4 (Prop_lut4_I0_O)        0.119    10.468 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_4/O
                         net (fo=2, routed)           1.017    11.486    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_4_n_0
    SLICE_X54Y137        LUT5 (Prop_lut5_I4_O)        0.355    11.841 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.841    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_8_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.354 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.354    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          0.950    13.626    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X1Y55          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.575    14.997    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X1Y55          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.188    15.186    
                         clock uncertainty           -0.035    15.150    
    DSP48_X1Y55          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.883    13.267    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 3.382ns (40.218%)  route 5.027ns (59.782%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.615     5.217    PROCC/inst/ap_clk
    SLICE_X49Y138        FDRE                                         r  PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.419     5.636 r  PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/Q
                         net (fo=24, routed)          0.540     6.177    PROCC/inst/mul_9s_9s_18_1_1_U152/din1[4]
    SLICE_X48Y138        LUT2 (Prop_lut2_I0_O)        0.323     6.500 f  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_31/O
                         net (fo=6, routed)           0.834     7.334    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_31_n_0
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_23/O
                         net (fo=2, routed)           0.629     8.288    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_23_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.673 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.673    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_11_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.986 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.473     9.459    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_12_n_4
    SLICE_X56Y137        LUT3 (Prop_lut3_I0_O)        0.306     9.765 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_15/O
                         net (fo=2, routed)           0.584    10.349    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_15_n_0
    SLICE_X54Y136        LUT4 (Prop_lut4_I0_O)        0.119    10.468 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_4/O
                         net (fo=2, routed)           1.017    11.486    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_4_n_0
    SLICE_X54Y137        LUT5 (Prop_lut5_I4_O)        0.355    11.841 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.841    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_8_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.354 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.354    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          0.950    13.626    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X1Y55          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.575    14.997    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X1Y55          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.188    15.186    
                         clock uncertainty           -0.035    15.150    
    DSP48_X1Y55          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.883    13.267    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.359ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 3.382ns (40.218%)  route 5.027ns (59.782%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.615     5.217    PROCC/inst/ap_clk
    SLICE_X49Y138        FDRE                                         r  PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y138        FDRE (Prop_fdre_C_Q)         0.419     5.636 r  PROCC/inst/sub_ln11_300_reg_30164_pp0_iter2_reg_reg[4]/Q
                         net (fo=24, routed)          0.540     6.177    PROCC/inst/mul_9s_9s_18_1_1_U152/din1[4]
    SLICE_X48Y138        LUT2 (Prop_lut2_I0_O)        0.323     6.500 f  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_31/O
                         net (fo=6, routed)           0.834     7.334    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_31_n_0
    SLICE_X52Y135        LUT5 (Prop_lut5_I0_O)        0.326     7.660 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_23/O
                         net (fo=2, routed)           0.629     8.288    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_23_n_0
    SLICE_X52Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.673 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.673    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[8]_INST_0_i_11_n_0
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.986 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.473     9.459    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_12_n_4
    SLICE_X56Y137        LUT3 (Prop_lut3_I0_O)        0.306     9.765 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_15/O
                         net (fo=2, routed)           0.584    10.349    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_15_n_0
    SLICE_X54Y136        LUT4 (Prop_lut4_I0_O)        0.119    10.468 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_4/O
                         net (fo=2, routed)           1.017    11.486    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_4_n_0
    SLICE_X54Y137        LUT5 (Prop_lut5_I4_O)        0.355    11.841 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.841    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_i_8_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.354 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.354    PROCC/inst/mul_9s_9s_18_1_1_U152/dout[12]_INST_0_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.677 r  PROCC/inst/mul_9s_9s_18_1_1_U152/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          0.950    13.626    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X1Y55          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.575    14.997    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X1Y55          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.188    15.186    
                         clock uncertainty           -0.035    15.150    
    DSP48_X1Y55          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.883    13.267    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U408/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                 -0.359    

Slack (VIOLATED) :        -0.354ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_82_reg_28965_pp0_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.411ns  (logic 3.188ns (37.902%)  route 5.223ns (62.098%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.697     5.299    PROCC/inst/ap_clk
    SLICE_X5Y118         FDRE                                         r  PROCC/inst/sub_ln11_82_reg_28965_pp0_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  PROCC/inst/sub_ln11_82_reg_28965_pp0_iter2_reg_reg[4]/Q
                         net (fo=24, routed)          0.653     6.408    PROCC/inst/mul_9s_9s_18_1_1_U43/din1[4]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.532 f  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_31/O
                         net (fo=6, routed)           0.821     7.354    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_31_n_0
    SLICE_X8Y120         LUT5 (Prop_lut5_I0_O)        0.124     7.478 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_23/O
                         net (fo=2, routed)           0.661     8.139    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_23_n_0
    SLICE_X7Y118         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000     8.263    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_27_n_0
    SLICE_X7Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.664 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.664    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[8]_INST_0_i_11_n_0
    SLICE_X7Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.977 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_12/O[3]
                         net (fo=3, routed)           0.705     9.682    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_12_n_4
    SLICE_X3Y117         LUT3 (Prop_lut3_I0_O)        0.306     9.988 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_15/O
                         net (fo=2, routed)           0.838    10.826    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_15_n_0
    SLICE_X8Y117         LUT4 (Prop_lut4_I0_O)        0.149    10.975 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_4/O
                         net (fo=2, routed)           0.607    11.581    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_4_n_0
    SLICE_X8Y118         LUT5 (Prop_lut5_I4_O)        0.355    11.936 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    11.936    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_i_8_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.449 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.449    PROCC/inst/mul_9s_9s_18_1_1_U43/dout[12]_INST_0_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.772 r  PROCC/inst/mul_9s_9s_18_1_1_U43/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          0.938    13.711    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X0Y46          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.593    15.015    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X0Y46          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.883    13.356    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U299/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                 -0.354    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.228ns  (logic 3.354ns (40.763%)  route 4.874ns (59.237%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.814     5.417    PROCC/inst/ap_clk
    SLICE_X15Y154        FDRE                                         r  PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y154        FDRE (Prop_fdre_C_Q)         0.456     5.873 r  PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/Q
                         net (fo=17, routed)          0.694     6.567    PROCC/inst/mul_9s_9s_18_1_1_U135/din1[6]
    SLICE_X15Y154        LUT2 (Prop_lut2_I0_O)        0.150     6.717 f  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_39/O
                         net (fo=5, routed)           0.596     7.313    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_39_n_0
    SLICE_X17Y152        LUT3 (Prop_lut3_I2_O)        0.322     7.635 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_22/O
                         net (fo=2, routed)           0.580     8.215    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_22_n_0
    SLICE_X17Y152        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.803 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_13_n_0
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.137 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0_i_6/O[1]
                         net (fo=3, routed)           0.518     9.655    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0_i_6_n_6
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.303     9.958 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_10/O
                         net (fo=2, routed)           0.582    10.540    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_10_n_0
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.150    10.690 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.859    11.549    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_2_n_0
    SLICE_X12Y153        LUT4 (Prop_lut4_I3_O)        0.348    11.897 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.897    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_6_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.277 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.277    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.600 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          1.045    13.645    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X0Y59          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.601    15.023    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X0Y59          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.188    15.212    
                         clock uncertainty           -0.035    15.176    
    DSP48_X0Y59          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.883    13.293    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.293    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                 -0.352    

Slack (VIOLATED) :        -0.352ns  (required time - arrival time)
  Source:                 PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.228ns  (logic 3.354ns (40.763%)  route 4.874ns (59.237%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.814     5.417    PROCC/inst/ap_clk
    SLICE_X15Y154        FDRE                                         r  PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y154        FDRE (Prop_fdre_C_Q)         0.456     5.873 r  PROCC/inst/sub_ln11_266_reg_29977_pp0_iter2_reg_reg[6]/Q
                         net (fo=17, routed)          0.694     6.567    PROCC/inst/mul_9s_9s_18_1_1_U135/din1[6]
    SLICE_X15Y154        LUT2 (Prop_lut2_I0_O)        0.150     6.717 f  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_39/O
                         net (fo=5, routed)           0.596     7.313    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_39_n_0
    SLICE_X17Y152        LUT3 (Prop_lut3_I2_O)        0.322     7.635 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_22/O
                         net (fo=2, routed)           0.580     8.215    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_22_n_0
    SLICE_X17Y152        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.803 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_13_n_0
    SLICE_X17Y153        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.137 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0_i_6/O[1]
                         net (fo=3, routed)           0.518     9.655    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0_i_6_n_6
    SLICE_X14Y153        LUT2 (Prop_lut2_I1_O)        0.303     9.958 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_10/O
                         net (fo=2, routed)           0.582    10.540    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_10_n_0
    SLICE_X12Y153        LUT3 (Prop_lut3_I0_O)        0.150    10.690 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_2/O
                         net (fo=2, routed)           0.859    11.549    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_2_n_0
    SLICE_X12Y153        LUT4 (Prop_lut4_I3_O)        0.348    11.897 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.897    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_i_6_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.277 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    12.277    PROCC/inst/mul_9s_9s_18_1_1_U135/dout[12]_INST_0_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.600 r  PROCC/inst/mul_9s_9s_18_1_1_U135/dout[16]_INST_0/O[1]
                         net (fo=31, routed)          1.045    13.645    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/in2[17]
    DSP48_X0Y59          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       1.601    15.023    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/clk
    DSP48_X0Y59          DSP48E1                                      r  PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.188    15.212    
                         clock uncertainty           -0.035    15.176    
    DSP48_X0Y59          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.883    13.293    PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U391/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         13.293    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                 -0.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_426_reg_30857_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_426_reg_30857_pp0_iter2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.034%)  route 0.299ns (67.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.568     1.487    PROCC/inst/ap_clk
    SLICE_X64Y53         FDRE                                         r  PROCC/inst/sub_ln11_426_reg_30857_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  PROCC/inst/sub_ln11_426_reg_30857_reg[4]/Q
                         net (fo=1, routed)           0.299     1.927    PROCC/inst/sub_ln11_426_reg_30857[4]
    SLICE_X71Y45         FDRE                                         r  PROCC/inst/sub_ln11_426_reg_30857_pp0_iter2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.910     2.075    PROCC/inst/ap_clk
    SLICE_X71Y45         FDRE                                         r  PROCC/inst/sub_ln11_426_reg_30857_pp0_iter2_reg_reg[4]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X71Y45         FDRE (Hold_fdre_C_D)         0.066     1.890    PROCC/inst/sub_ln11_426_reg_30857_pp0_iter2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_166_reg_29427_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_166_reg_29427_pp0_iter2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.192%)  route 0.228ns (61.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.623     1.543    PROCC/inst/ap_clk
    SLICE_X48Y20         FDRE                                         r  PROCC/inst/sub_ln11_166_reg_29427_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     1.684 r  PROCC/inst/sub_ln11_166_reg_29427_reg[8]/Q
                         net (fo=1, routed)           0.228     1.912    PROCC/inst/sub_ln11_166_reg_29427[8]
    SLICE_X53Y20         FDRE                                         r  PROCC/inst/sub_ln11_166_reg_29427_pp0_iter2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.893     2.058    PROCC/inst/ap_clk
    SLICE_X53Y20         FDRE                                         r  PROCC/inst/sub_ln11_166_reg_29427_pp0_iter2_reg_reg[8]/C
                         clock pessimism             -0.254     1.804    
    SLICE_X53Y20         FDRE (Hold_fdre_C_D)         0.070     1.874    PROCC/inst/sub_ln11_166_reg_29427_pp0_iter2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_70_reg_28899_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_70_reg_28899_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.716%)  route 0.243ns (63.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.569     1.488    PROCC/inst/ap_clk
    SLICE_X13Y106        FDRE                                         r  PROCC/inst/sub_ln11_70_reg_28899_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.629 r  PROCC/inst/sub_ln11_70_reg_28899_reg[3]/Q
                         net (fo=1, routed)           0.243     1.872    PROCC/inst/sub_ln11_70_reg_28899[3]
    SLICE_X14Y99         FDRE                                         r  PROCC/inst/sub_ln11_70_reg_28899_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.847     2.012    PROCC/inst/ap_clk
    SLICE_X14Y99         FDRE                                         r  PROCC/inst/sub_ln11_70_reg_28899_pp0_iter2_reg_reg[3]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.059     1.825    PROCC/inst/sub_ln11_70_reg_28899_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_238_reg_29823_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.633%)  route 0.244ns (63.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.565     1.484    PROCC/inst/ap_clk
    SLICE_X40Y62         FDRE                                         r  PROCC/inst/sub_ln11_238_reg_29823_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  PROCC/inst/sub_ln11_238_reg_29823_reg[5]/Q
                         net (fo=1, routed)           0.244     1.869    PROCC/inst/sub_ln11_238_reg_29823[5]
    SLICE_X52Y62         FDRE                                         r  PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.830     1.995    PROCC/inst/ap_clk
    SLICE_X52Y62         FDRE                                         r  PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[5]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.070     1.814    PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_222_reg_29735_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_222_reg_29735_pp0_iter2_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.942%)  route 0.241ns (63.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.558     1.477    PROCC/inst/ap_clk
    SLICE_X40Y71         FDRE                                         r  PROCC/inst/sub_ln11_222_reg_29735_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  PROCC/inst/sub_ln11_222_reg_29735_reg[5]/Q
                         net (fo=1, routed)           0.241     1.859    PROCC/inst/sub_ln11_222_reg_29735[5]
    SLICE_X52Y70         FDRE                                         r  PROCC/inst/sub_ln11_222_reg_29735_pp0_iter2_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.823     1.988    PROCC/inst/ap_clk
    SLICE_X52Y70         FDRE                                         r  PROCC/inst/sub_ln11_222_reg_29735_pp0_iter2_reg_reg[5]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.066     1.803    PROCC/inst/sub_ln11_222_reg_29735_pp0_iter2_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_108_reg_29108_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.560%)  route 0.245ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.558     1.477    PROCC/inst/ap_clk
    SLICE_X52Y104        FDRE                                         r  PROCC/inst/sub_ln11_108_reg_29108_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  PROCC/inst/sub_ln11_108_reg_29108_reg[3]/Q
                         net (fo=1, routed)           0.245     1.863    PROCC/inst/sub_ln11_108_reg_29108[3]
    SLICE_X50Y98         FDRE                                         r  PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.836     2.001    PROCC/inst/ap_clk
    SLICE_X50Y98         FDRE                                         r  PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[3]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.052     1.807    PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_238_reg_29823_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.229%)  route 0.248ns (63.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.565     1.484    PROCC/inst/ap_clk
    SLICE_X40Y62         FDRE                                         r  PROCC/inst/sub_ln11_238_reg_29823_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  PROCC/inst/sub_ln11_238_reg_29823_reg[7]/Q
                         net (fo=1, routed)           0.248     1.874    PROCC/inst/sub_ln11_238_reg_29823[7]
    SLICE_X52Y63         FDRE                                         r  PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.829     1.994    PROCC/inst/ap_clk
    SLICE_X52Y63         FDRE                                         r  PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[7]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.072     1.815    PROCC/inst/sub_ln11_238_reg_29823_pp0_iter2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_104_reg_29086_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_104_reg_29086_pp0_iter2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.574%)  route 0.230ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.559     1.478    PROCC/inst/ap_clk
    SLICE_X50Y103        FDRE                                         r  PROCC/inst/sub_ln11_104_reg_29086_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  PROCC/inst/sub_ln11_104_reg_29086_reg[1]/Q
                         net (fo=1, routed)           0.230     1.873    PROCC/inst/sub_ln11_104_reg_29086[1]
    SLICE_X50Y96         FDRE                                         r  PROCC/inst/sub_ln11_104_reg_29086_pp0_iter2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.835     2.000    PROCC/inst/ap_clk
    SLICE_X50Y96         FDRE                                         r  PROCC/inst/sub_ln11_104_reg_29086_pp0_iter2_reg_reg[1]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.059     1.813    PROCC/inst/sub_ln11_104_reg_29086_pp0_iter2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_474_reg_31121_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_474_reg_31121_pp0_iter2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.794%)  route 0.253ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.573     1.492    PROCC/inst/ap_clk
    SLICE_X28Y97         FDRE                                         r  PROCC/inst/sub_ln11_474_reg_31121_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  PROCC/inst/sub_ln11_474_reg_31121_reg[7]/Q
                         net (fo=1, routed)           0.253     1.886    PROCC/inst/sub_ln11_474_reg_31121[7]
    SLICE_X35Y102        FDRE                                         r  PROCC/inst/sub_ln11_474_reg_31121_pp0_iter2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.836     2.001    PROCC/inst/ap_clk
    SLICE_X35Y102        FDRE                                         r  PROCC/inst/sub_ln11_474_reg_31121_pp0_iter2_reg_reg[7]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y102        FDRE (Hold_fdre_C_D)         0.070     1.825    PROCC/inst/sub_ln11_474_reg_31121_pp0_iter2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 PROCC/inst/sub_ln11_108_reg_29108_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.403%)  route 0.257ns (64.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.558     1.477    PROCC/inst/ap_clk
    SLICE_X52Y106        FDRE                                         r  PROCC/inst/sub_ln11_108_reg_29108_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  PROCC/inst/sub_ln11_108_reg_29108_reg[8]/Q
                         net (fo=1, routed)           0.257     1.876    PROCC/inst/sub_ln11_108_reg_29108[8]
    SLICE_X50Y99         FDRE                                         r  PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=24053, routed)       0.836     2.001    PROCC/inst/ap_clk
    SLICE_X50Y99         FDRE                                         r  PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[8]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.059     1.814    PROCC/inst/sub_ln11_108_reg_29108_pp0_iter2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y50     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U258/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y56     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U259/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y52     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U260/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y54     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U261/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y51     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U262/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y52     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U263/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y48     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U264/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y53     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U265/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y58     PROCC/inst/mac_muladd_9s_9s_18s_18_4_1_U266/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[19]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[20]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[21]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y117   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y117   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[21]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y119   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_32_reg_1482_reg[21]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y117   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y117   PROCC/inst/grp_sqrt_fixed_32_32_s_fu_2143/x_l_I_V_34_reg_1505_reg[14]_srl3/CLK



