INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 02:58:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 buffer101/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            buffer218/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 1.944ns (25.660%)  route 5.632ns (74.340%))
  Logic Levels:           20  (CARRY4=4 LUT3=2 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2331, unset)         0.508     0.508    buffer101/clk
                         FDRE                                         r  buffer101/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer101/outs_reg[0]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer261/fifo/Q[0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer261/fifo/outputValid_i_9__0/O
                         net (fo=1, unplaced)         0.000     1.297    cmpi1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.581 r  cmpi1/outputValid_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.007     1.588    cmpi1/outputValid_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     1.723 r  cmpi1/outputValid_reg_i_2/CO[0]
                         net (fo=119, unplaced)       0.276     1.999    buffer264/fifo/result[0]
                         LUT4 (Prop_lut4_I2_O)        0.131     2.130 f  buffer264/fifo/fullReg_i_6__5/O
                         net (fo=1, unplaced)         0.377     2.507    buffer264/fifo/fullReg_i_6__5_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.550 r  buffer264/fifo/fullReg_i_5__11/O
                         net (fo=2, unplaced)         0.255     2.805    control_merge1/tehb/control/fullReg_reg_7
                         LUT6 (Prop_lut6_I2_O)        0.043     2.848 f  control_merge1/tehb/control/fullReg_i_4__25/O
                         net (fo=7, unplaced)         0.412     3.260    control_merge1/tehb/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.303 f  control_merge1/tehb/control/B_storeAddr[6]_INST_0_i_3/O
                         net (fo=30, unplaced)        0.314     3.617    buffer32/control/dataReg_reg[1]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.660 r  buffer32/control/Memory[0][7]_i_2__3/O
                         net (fo=98, unplaced)        0.343     4.003    buffer6/fifo/buffer32_outs[7]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.046 r  buffer6/fifo/dataReg[31]_i_3/O
                         net (fo=50, unplaced)        0.326     4.372    buffer63/control/init89_outs[7]
                         LUT6 (Prop_lut6_I3_O)        0.043     4.415 r  buffer63/control/Memory[0][17]_i_1__0/O
                         net (fo=3, unplaced)         0.262     4.677    cmpi12/Memory_reg[0][0]_i_2_0[13]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.720 r  cmpi12/Memory[0][0]_i_21/O
                         net (fo=1, unplaced)         0.244     4.964    cmpi12/Memory[0][0]_i_21_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     5.007 r  cmpi12/Memory[0][0]_i_11/O
                         net (fo=1, unplaced)         0.000     5.007    cmpi12/Memory[0][0]_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     5.253 r  cmpi12/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.253    cmpi12/Memory_reg[0][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     5.375 f  cmpi12/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     5.660    buffer229/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     5.782 f  buffer229/fifo/B_loadEn_INST_0_i_8/O
                         net (fo=4, unplaced)         0.268     6.050    buffer229/fifo/Empty_reg_3
                         LUT6 (Prop_lut6_I4_O)        0.043     6.093 f  buffer229/fifo/B_loadEn_INST_0_i_3/O
                         net (fo=3, unplaced)         0.262     6.355    load3/addr_tehb/control/Memory_reg[0][0]
                         LUT6 (Prop_lut6_I4_O)        0.043     6.398 f  load3/addr_tehb/control/Memory[0][6]_i_2__3/O
                         net (fo=5, unplaced)         0.272     6.670    fork74/control/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.043     6.713 r  fork74/control/generateBlocks[1].regblock/transmitValue_i_2__72/O
                         net (fo=2, unplaced)         0.716     7.429    fork74/control/generateBlocks[3].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     7.472 r  fork74/control/generateBlocks[3].regblock/transmitValue_i_3__33/O
                         net (fo=9, unplaced)         0.285     7.757    buffer218/fifo/anyBlockStop
                         LUT4 (Prop_lut4_I2_O)        0.043     7.800 r  buffer218/fifo/Memory[0][7]_i_1__3/O
                         net (fo=8, unplaced)         0.284     8.084    buffer218/fifo/WriteEn3_out
                         FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=2331, unset)         0.483    14.183    buffer218/fifo/clk
                         FDRE                                         r  buffer218/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    13.955    buffer218/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  5.871    




