#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat May 20 14:19:41 2023
# Process ID: 14396
# Current directory: C:/Users/youssef3453/sequential_8_bit_multipier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6088 C:\Users\youssef3453\sequential_8_bit_multipier\sequential_8_bit_multipier.xpr
# Log file: C:/Users/youssef3453/sequential_8_bit_multipier/vivado.log
# Journal file: C:/Users/youssef3453/sequential_8_bit_multipier\vivado.jou
# Running On: CSE-P07-2165-09, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.227 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_regs_loading_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_regs_loading_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_regs_loading_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.counter_n(x=32,n=1)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_regs_loading_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_regs_loading_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_regs_loading_tb_behav -key {Behavioral:sim_1:Functional:multiplier_regs_loading_tb} -tclbatch {multiplier_regs_loading_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_regs_loading_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_regs_loading_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.367 ; gain = 19.141
set_property top Pushbutton [current_fileset]
update_compile_order -fileset sources_1
set_property top Pushbutton_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Pushbutton_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Pushbutton_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Pushbutton_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pushbutton_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pushbutton_tb_behav xil_defaultlib.Pushbutton_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pushbutton_tb_behav xil_defaultlib.Pushbutton_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_n(x=32,n=1)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.Pushbutton_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pushbutton_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pushbutton_tb_behav -key {Behavioral:sim_1:Functional:Pushbutton_tb} -tclbatch {Pushbutton_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Pushbutton_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pushbutton_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1241.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Pushbutton_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Pushbutton_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pushbutton_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/Pushbutton_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pushbutton_tb_behav xil_defaultlib.Pushbutton_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pushbutton_tb_behav xil_defaultlib.Pushbutton_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_n(x=32,n=1)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.Pushbutton_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pushbutton_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pushbutton_tb_behav -key {Behavioral:sim_1:Functional:Pushbutton_tb} -tclbatch {Pushbutton_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Pushbutton_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pushbutton_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.199 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Pushbutton_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Pushbutton_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pushbutton_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/Pushbutton_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/Pushbutton_tb.v:45]
ERROR: [VRFC 10-8530] module 'Pushbutton_tb' is ignored due to previous errors [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/Pushbutton_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/Pushbutton.dcp with file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/Scanner.dcp
launch_runs synth_1 -jobs 8
[Sat May 20 14:29:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Pushbutton_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Pushbutton_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pushbutton_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/Pushbutton_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pushbutton_tb_behav xil_defaultlib.Pushbutton_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pushbutton_tb_behav xil_defaultlib.Pushbutton_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter_n(x=32,n=500000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.Pushbutton_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pushbutton_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pushbutton_tb_behav -key {Behavioral:sim_1:Functional:Pushbutton_tb} -tclbatch {Pushbutton_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Pushbutton_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pushbutton_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1246.199 ; gain = 0.000
close [ open C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/constrs_1/new/scanner_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/constrs_1/new/scanner_constraints.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/Pushbutton.dcp with file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/Pushbutton.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat May 20 14:47:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat May 20 14:48:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat May 20 14:49:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.277 ; gain = 3.031
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB3FA3A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3382.023 ; gain = 2126.746
set_property PROGRAM.FILE {C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/Pushbutton.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/Pushbutton.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top Scanner [current_fileset]
update_compile_order -fileset sources_1
set_property target_constrs_file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/constrs_1/new/scanner_constraints.xdc [current_fileset -constrset]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/Pushbutton.dcp with file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/Pushbutton.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1

set_property top multiplier [current_fileset]
update_compile_order -fileset sources_1
set_property top multiplier_regs_loading_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_regs_loading_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_regs_loading_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.counter_n(x=32,n=500000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_regs_loading_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_regs_loading_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_regs_loading_tb_behav -key {Behavioral:sim_1:Functional:multiplier_regs_loading_tb} -tclbatch {multiplier_regs_loading_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_regs_loading_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_regs_loading_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3433.227 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_regs_loading_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_regs_loading_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_regs_loading_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.counter_n(x=32,n=500000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_regs_loading_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_regs_loading_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_regs_loading_tb_behav -key {Behavioral:sim_1:Functional:multiplier_regs_loading_tb} -tclbatch {multiplier_regs_loading_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_regs_loading_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_regs_loading_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3438.812 ; gain = 2.293
add_bp {C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v} 24
remove_bps -file {C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v} -line 24
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_regs_loading_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_regs_loading_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_regs_loading_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.counter_n(x=32,n=500000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_regs_loading_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_regs_loading_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_regs_loading_tb_behav -key {Behavioral:sim_1:Functional:multiplier_regs_loading_tb} -tclbatch {multiplier_regs_loading_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_regs_loading_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_regs_loading_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3440.246 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 8
[Sat May 20 15:28:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat May 20 15:29:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/Pushbutton.dcp with file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/multiplier.dcp
launch_runs synth_1 -jobs 8
[Sat May 20 15:35:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat May 20 15:36:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/Pushbutton.dcp with file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/multiplier.dcp
launch_runs synth_1 -jobs 8
[Sat May 20 15:37:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat May 20 15:38:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/Pushbutton.dcp] -no_script -reset -force -quiet
remove_files  -fileset utils_1 C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/Pushbutton.dcp
set_property top Scanner [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/multiplier.dcp to C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Sat May 20 15:43:55 2023] Launched synth_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat May 20 15:44:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_regs_loading_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_regs_loading_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_regs_loading_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.counter_n(x=32,n=500000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_regs_loading_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_regs_loading_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_regs_loading_tb_behav -key {Behavioral:sim_1:Functional:multiplier_regs_loading_tb} -tclbatch {multiplier_regs_loading_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_regs_loading_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_regs_loading_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3456.684 ; gain = 13.422
set_property top multiplier [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_regs_loading_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_regs_loading_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_regs_loading_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.counter_n(x=32,n=500000)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_regs_loading_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_regs_loading_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_regs_loading_tb_behav -key {Behavioral:sim_1:Functional:multiplier_regs_loading_tb} -tclbatch {multiplier_regs_loading_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_regs_loading_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_regs_loading_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3456.684 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_regs_loading_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_regs_loading_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_regs_loading_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Pushbutton.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pushbutton
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Rising_Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rising_Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/Synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Asy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/TFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/clockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/counter_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sim_1/new/multiplier_regs_loading_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_regs_loading_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_regs_loading_tb_behav xil_defaultlib.multiplier_regs_loading_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T' [C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/sources_1/new/multiplier.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFF
Compiling module xil_defaultlib.counter_n(x=32,n=1)
Compiling module xil_defaultlib.clockDivider
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.Asy
Compiling module xil_defaultlib.Rising_Edge_Detector
Compiling module xil_defaultlib.Pushbutton
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_regs_loading_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_regs_loading_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_regs_loading_tb_behav -key {Behavioral:sim_1:Functional:multiplier_regs_loading_tb} -tclbatch {multiplier_regs_loading_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_regs_loading_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_regs_loading_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3456.941 ; gain = 0.258
set_property top Scanner [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.srcs/utils_1/imports/synth_1/multiplier.dcp with file C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/Scanner.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1

launch_runs synth_1 -jobs 8
[Sat May 20 15:58:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sat May 20 15:59:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/youssef3453/sequential_8_bit_multipier/sequential_8_bit_multipier.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 20 16:04:26 2023...
