--
-- Generated by VASY
--
ENTITY or3_x1 IS
PORT(
  q	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT;
  i2	: IN BIT
);
END or3_x1;

ARCHITECTURE VBE OF or3_x1 IS

  SIGNAL nq	: BIT;

BEGIN

  q <= NOT(nq);
  nq <= ((NOT(i0) AND NOT(i1)) AND NOT(i2));
END VBE;
