

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Wed Oct  2 09:52:39 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        axi_interfaces_prj
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     1.541|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |    4|    5|    4|    4| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      728|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|       36|       40|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      576|    -|
|Register             |        -|      -|      846|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      882|     1344|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT| URAM|
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+
    |axi_interfaces_AXILiteS_s_axi_U  |axi_interfaces_AXILiteS_s_axi  |        0|      0|  36|  40|    0|
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+
    |Total                            |                               |        0|      0|  36|  40|    0|
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln64_fu_484_p2                |     +    |      0|  0|  15|           4|           6|
    |add_ln66_1_fu_279_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_2_fu_310_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_3_fu_341_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_4_fu_372_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_5_fu_403_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_6_fu_434_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_7_fu_465_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_fu_248_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln67_1_fu_291_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_2_fu_322_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_3_fu_353_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_4_fu_384_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_5_fu_415_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_6_fu_446_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_7_fu_477_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_fu_260_p2                |     +    |      0|  0|  23|          16|          16|
    |ap_condition_1071                 |    and   |      0|  0|   2|           1|           1|
    |d_i_0_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_0_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_1_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_1_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_2_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_2_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_3_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_3_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_4_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_4_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_5_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_5_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_6_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_6_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_7_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_7_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_0_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_0_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_1_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_1_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_2_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_2_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_3_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_3_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_4_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_4_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_5_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_5_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_6_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_6_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_7_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_7_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_0_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_1_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_2_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_3_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_4_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_5_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_6_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_7_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_0_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_1_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_2_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_3_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_4_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_5_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_6_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_7_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln64_fu_494_p2               |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 728|         465|         453|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_i_0_01_phi_fu_222_p6  |  15|          3|    5|         15|
    |d_i_0_0_data_out                 |   9|          2|   16|         32|
    |d_i_0_0_state                    |  15|          3|    2|          6|
    |d_i_0_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_1_0_data_out                 |   9|          2|   16|         32|
    |d_i_1_0_state                    |  15|          3|    2|          6|
    |d_i_1_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_2_0_data_out                 |   9|          2|   16|         32|
    |d_i_2_0_state                    |  15|          3|    2|          6|
    |d_i_2_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_3_0_data_out                 |   9|          2|   16|         32|
    |d_i_3_0_state                    |  15|          3|    2|          6|
    |d_i_3_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_4_0_data_out                 |   9|          2|   16|         32|
    |d_i_4_0_state                    |  15|          3|    2|          6|
    |d_i_4_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_5_0_data_out                 |   9|          2|   16|         32|
    |d_i_5_0_state                    |  15|          3|    2|          6|
    |d_i_5_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_6_0_data_out                 |   9|          2|   16|         32|
    |d_i_6_0_state                    |  15|          3|    2|          6|
    |d_i_6_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_7_0_data_out                 |   9|          2|   16|         32|
    |d_i_7_0_state                    |  15|          3|    2|          6|
    |d_i_7_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_0_1_data_out                 |   9|          2|   16|         32|
    |d_o_0_1_state                    |  15|          3|    2|          6|
    |d_o_0_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_1_1_data_out                 |   9|          2|   16|         32|
    |d_o_1_1_state                    |  15|          3|    2|          6|
    |d_o_1_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_2_1_data_out                 |   9|          2|   16|         32|
    |d_o_2_1_state                    |  15|          3|    2|          6|
    |d_o_2_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_3_1_data_out                 |   9|          2|   16|         32|
    |d_o_3_1_state                    |  15|          3|    2|          6|
    |d_o_3_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_4_1_data_out                 |   9|          2|   16|         32|
    |d_o_4_1_state                    |  15|          3|    2|          6|
    |d_o_4_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_5_1_data_out                 |   9|          2|   16|         32|
    |d_o_5_1_state                    |  15|          3|    2|          6|
    |d_o_5_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_6_1_data_out                 |   9|          2|   16|         32|
    |d_o_6_1_state                    |  15|          3|    2|          6|
    |d_o_6_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_7_1_data_out                 |   9|          2|   16|         32|
    |d_o_7_1_state                    |  15|          3|    2|          6|
    |d_o_7_TDATA_blk_n                |   9|          2|    1|          2|
    |i_0_01_reg_218                   |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 576|        122|  316|        670|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_0                    |  32|   0|   32|          0|
    |acc_1                    |  32|   0|   32|          0|
    |acc_2                    |  32|   0|   32|          0|
    |acc_3                    |  32|   0|   32|          0|
    |acc_4                    |  32|   0|   32|          0|
    |acc_5                    |  32|   0|   32|          0|
    |acc_6                    |  32|   0|   32|          0|
    |acc_7                    |  32|   0|   32|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |d_i_0_0_payload_A        |  16|   0|   16|          0|
    |d_i_0_0_payload_B        |  16|   0|   16|          0|
    |d_i_0_0_sel_rd           |   1|   0|    1|          0|
    |d_i_0_0_sel_wr           |   1|   0|    1|          0|
    |d_i_0_0_state            |   2|   0|    2|          0|
    |d_i_1_0_payload_A        |  16|   0|   16|          0|
    |d_i_1_0_payload_B        |  16|   0|   16|          0|
    |d_i_1_0_sel_rd           |   1|   0|    1|          0|
    |d_i_1_0_sel_wr           |   1|   0|    1|          0|
    |d_i_1_0_state            |   2|   0|    2|          0|
    |d_i_2_0_payload_A        |  16|   0|   16|          0|
    |d_i_2_0_payload_B        |  16|   0|   16|          0|
    |d_i_2_0_sel_rd           |   1|   0|    1|          0|
    |d_i_2_0_sel_wr           |   1|   0|    1|          0|
    |d_i_2_0_state            |   2|   0|    2|          0|
    |d_i_3_0_payload_A        |  16|   0|   16|          0|
    |d_i_3_0_payload_B        |  16|   0|   16|          0|
    |d_i_3_0_sel_rd           |   1|   0|    1|          0|
    |d_i_3_0_sel_wr           |   1|   0|    1|          0|
    |d_i_3_0_state            |   2|   0|    2|          0|
    |d_i_4_0_payload_A        |  16|   0|   16|          0|
    |d_i_4_0_payload_B        |  16|   0|   16|          0|
    |d_i_4_0_sel_rd           |   1|   0|    1|          0|
    |d_i_4_0_sel_wr           |   1|   0|    1|          0|
    |d_i_4_0_state            |   2|   0|    2|          0|
    |d_i_5_0_payload_A        |  16|   0|   16|          0|
    |d_i_5_0_payload_B        |  16|   0|   16|          0|
    |d_i_5_0_sel_rd           |   1|   0|    1|          0|
    |d_i_5_0_sel_wr           |   1|   0|    1|          0|
    |d_i_5_0_state            |   2|   0|    2|          0|
    |d_i_6_0_payload_A        |  16|   0|   16|          0|
    |d_i_6_0_payload_B        |  16|   0|   16|          0|
    |d_i_6_0_sel_rd           |   1|   0|    1|          0|
    |d_i_6_0_sel_wr           |   1|   0|    1|          0|
    |d_i_6_0_state            |   2|   0|    2|          0|
    |d_i_7_0_payload_A        |  16|   0|   16|          0|
    |d_i_7_0_payload_B        |  16|   0|   16|          0|
    |d_i_7_0_sel_rd           |   1|   0|    1|          0|
    |d_i_7_0_sel_wr           |   1|   0|    1|          0|
    |d_i_7_0_state            |   2|   0|    2|          0|
    |d_o_0_1_payload_A        |  16|   0|   16|          0|
    |d_o_0_1_payload_B        |  16|   0|   16|          0|
    |d_o_0_1_sel_rd           |   1|   0|    1|          0|
    |d_o_0_1_sel_wr           |   1|   0|    1|          0|
    |d_o_0_1_state            |   2|   0|    2|          0|
    |d_o_1_1_payload_A        |  16|   0|   16|          0|
    |d_o_1_1_payload_B        |  16|   0|   16|          0|
    |d_o_1_1_sel_rd           |   1|   0|    1|          0|
    |d_o_1_1_sel_wr           |   1|   0|    1|          0|
    |d_o_1_1_state            |   2|   0|    2|          0|
    |d_o_2_1_payload_A        |  16|   0|   16|          0|
    |d_o_2_1_payload_B        |  16|   0|   16|          0|
    |d_o_2_1_sel_rd           |   1|   0|    1|          0|
    |d_o_2_1_sel_wr           |   1|   0|    1|          0|
    |d_o_2_1_state            |   2|   0|    2|          0|
    |d_o_3_1_payload_A        |  16|   0|   16|          0|
    |d_o_3_1_payload_B        |  16|   0|   16|          0|
    |d_o_3_1_sel_rd           |   1|   0|    1|          0|
    |d_o_3_1_sel_wr           |   1|   0|    1|          0|
    |d_o_3_1_state            |   2|   0|    2|          0|
    |d_o_4_1_payload_A        |  16|   0|   16|          0|
    |d_o_4_1_payload_B        |  16|   0|   16|          0|
    |d_o_4_1_sel_rd           |   1|   0|    1|          0|
    |d_o_4_1_sel_wr           |   1|   0|    1|          0|
    |d_o_4_1_state            |   2|   0|    2|          0|
    |d_o_5_1_payload_A        |  16|   0|   16|          0|
    |d_o_5_1_payload_B        |  16|   0|   16|          0|
    |d_o_5_1_sel_rd           |   1|   0|    1|          0|
    |d_o_5_1_sel_wr           |   1|   0|    1|          0|
    |d_o_5_1_state            |   2|   0|    2|          0|
    |d_o_6_1_payload_A        |  16|   0|   16|          0|
    |d_o_6_1_payload_B        |  16|   0|   16|          0|
    |d_o_6_1_sel_rd           |   1|   0|    1|          0|
    |d_o_6_1_sel_wr           |   1|   0|    1|          0|
    |d_o_6_1_state            |   2|   0|    2|          0|
    |d_o_7_1_payload_A        |  16|   0|   16|          0|
    |d_o_7_1_payload_B        |  16|   0|   16|          0|
    |d_o_7_1_sel_rd           |   1|   0|    1|          0|
    |d_o_7_1_sel_wr           |   1|   0|    1|          0|
    |d_o_7_1_state            |   2|   0|    2|          0|
    |empty_2_reg_542          |   5|   0|    5|          0|
    |i_0_01_reg_218           |   5|   0|    5|          0|
    |icmp_ln64_reg_547        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 846|   0|  846|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|interrupt               | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|d_o_0_TREADY            |  in |    1|    axis    |      d_o_0     |    pointer   |
|d_o_0_TDATA             | out |   16|    axis    |      d_o_0     |    pointer   |
|d_o_0_TVALID            | out |    1|    axis    |      d_o_0     |    pointer   |
|d_o_1_TREADY            |  in |    1|    axis    |      d_o_1     |    pointer   |
|d_o_1_TDATA             | out |   16|    axis    |      d_o_1     |    pointer   |
|d_o_1_TVALID            | out |    1|    axis    |      d_o_1     |    pointer   |
|d_o_2_TREADY            |  in |    1|    axis    |      d_o_2     |    pointer   |
|d_o_2_TDATA             | out |   16|    axis    |      d_o_2     |    pointer   |
|d_o_2_TVALID            | out |    1|    axis    |      d_o_2     |    pointer   |
|d_o_3_TREADY            |  in |    1|    axis    |      d_o_3     |    pointer   |
|d_o_3_TDATA             | out |   16|    axis    |      d_o_3     |    pointer   |
|d_o_3_TVALID            | out |    1|    axis    |      d_o_3     |    pointer   |
|d_o_4_TREADY            |  in |    1|    axis    |      d_o_4     |    pointer   |
|d_o_4_TDATA             | out |   16|    axis    |      d_o_4     |    pointer   |
|d_o_4_TVALID            | out |    1|    axis    |      d_o_4     |    pointer   |
|d_o_5_TREADY            |  in |    1|    axis    |      d_o_5     |    pointer   |
|d_o_5_TDATA             | out |   16|    axis    |      d_o_5     |    pointer   |
|d_o_5_TVALID            | out |    1|    axis    |      d_o_5     |    pointer   |
|d_o_6_TREADY            |  in |    1|    axis    |      d_o_6     |    pointer   |
|d_o_6_TDATA             | out |   16|    axis    |      d_o_6     |    pointer   |
|d_o_6_TVALID            | out |    1|    axis    |      d_o_6     |    pointer   |
|d_o_7_TREADY            |  in |    1|    axis    |      d_o_7     |    pointer   |
|d_o_7_TDATA             | out |   16|    axis    |      d_o_7     |    pointer   |
|d_o_7_TVALID            | out |    1|    axis    |      d_o_7     |    pointer   |
|d_i_0_TDATA             |  in |   16|    axis    |      d_i_0     |    pointer   |
|d_i_0_TVALID            |  in |    1|    axis    |      d_i_0     |    pointer   |
|d_i_0_TREADY            | out |    1|    axis    |      d_i_0     |    pointer   |
|d_i_1_TDATA             |  in |   16|    axis    |      d_i_1     |    pointer   |
|d_i_1_TVALID            |  in |    1|    axis    |      d_i_1     |    pointer   |
|d_i_1_TREADY            | out |    1|    axis    |      d_i_1     |    pointer   |
|d_i_2_TDATA             |  in |   16|    axis    |      d_i_2     |    pointer   |
|d_i_2_TVALID            |  in |    1|    axis    |      d_i_2     |    pointer   |
|d_i_2_TREADY            | out |    1|    axis    |      d_i_2     |    pointer   |
|d_i_3_TDATA             |  in |   16|    axis    |      d_i_3     |    pointer   |
|d_i_3_TVALID            |  in |    1|    axis    |      d_i_3     |    pointer   |
|d_i_3_TREADY            | out |    1|    axis    |      d_i_3     |    pointer   |
|d_i_4_TDATA             |  in |   16|    axis    |      d_i_4     |    pointer   |
|d_i_4_TVALID            |  in |    1|    axis    |      d_i_4     |    pointer   |
|d_i_4_TREADY            | out |    1|    axis    |      d_i_4     |    pointer   |
|d_i_5_TDATA             |  in |   16|    axis    |      d_i_5     |    pointer   |
|d_i_5_TVALID            |  in |    1|    axis    |      d_i_5     |    pointer   |
|d_i_5_TREADY            | out |    1|    axis    |      d_i_5     |    pointer   |
|d_i_6_TDATA             |  in |   16|    axis    |      d_i_6     |    pointer   |
|d_i_6_TVALID            |  in |    1|    axis    |      d_i_6     |    pointer   |
|d_i_6_TREADY            | out |    1|    axis    |      d_i_6     |    pointer   |
|d_i_7_TDATA             |  in |   16|    axis    |      d_i_7     |    pointer   |
|d_i_7_TVALID            |  in |    1|    axis    |      d_i_7     |    pointer   |
|d_i_7_TREADY            | out |    1|    axis    |      d_i_7     |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_i_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_0, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_1, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_2, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_3, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_4, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_5, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_6, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_o_7, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [axi_interfaces.c:58]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.73ns)   --->   "br label %rewind_header" [axi_interfaces.c:64]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %For_Loop ], [ true, %1 ]"   --->   Operation 22 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0_01 = phi i5 [ 0, %0 ], [ %empty_2, %For_Loop ], [ 0, %1 ]" [axi_interfaces.c:64]   --->   Operation 23 'phi' 'i_0_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %For_Loop"   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i5 %i_0_01 to i6" [axi_interfaces.c:64]   --->   Operation 25 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%acc_0_load = load i32* @acc_0, align 16" [axi_interfaces.c:66]   --->   Operation 26 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%d_i_0_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_0)" [axi_interfaces.c:66]   --->   Operation 27 'read' 'd_i_0_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %d_i_0_read to i32" [axi_interfaces.c:66]   --->   Operation 28 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %acc_0_load to i16" [axi_interfaces.c:66]   --->   Operation 29 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%add_ln66 = add nsw i32 %sext_ln66, %acc_0_load" [axi_interfaces.c:66]   --->   Operation 30 'add' 'add_ln66' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "store i32 %add_ln66, i32* @acc_0, align 16" [axi_interfaces.c:66]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.12ns)   --->   "%add_ln67 = add i16 %trunc_ln66, %d_i_0_read" [axi_interfaces.c:67]   --->   Operation 32 'add' 'add_ln67' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %add_ln67)" [axi_interfaces.c:67]   --->   Operation 33 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%acc_1_load = load i32* @acc_1, align 4" [axi_interfaces.c:66]   --->   Operation 34 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%d_i_1_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_1)" [axi_interfaces.c:66]   --->   Operation 35 'read' 'd_i_1_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %d_i_1_read to i32" [axi_interfaces.c:66]   --->   Operation 36 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %acc_1_load to i16" [axi_interfaces.c:66]   --->   Operation 37 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.14ns)   --->   "%add_ln66_1 = add nsw i32 %sext_ln66_1, %acc_1_load" [axi_interfaces.c:66]   --->   Operation 38 'add' 'add_ln66_1' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %add_ln66_1, i32* @acc_1, align 4" [axi_interfaces.c:66]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i16 %trunc_ln66_1, %d_i_1_read" [axi_interfaces.c:67]   --->   Operation 40 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %add_ln67_1)" [axi_interfaces.c:67]   --->   Operation 41 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_2_load = load i32* @acc_2, align 8" [axi_interfaces.c:66]   --->   Operation 42 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%d_i_2_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_2)" [axi_interfaces.c:66]   --->   Operation 43 'read' 'd_i_2_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln66_2 = sext i16 %d_i_2_read to i32" [axi_interfaces.c:66]   --->   Operation 44 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i32 %acc_2_load to i16" [axi_interfaces.c:66]   --->   Operation 45 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%add_ln66_2 = add nsw i32 %sext_ln66_2, %acc_2_load" [axi_interfaces.c:66]   --->   Operation 46 'add' 'add_ln66_2' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %add_ln66_2, i32* @acc_2, align 8" [axi_interfaces.c:66]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i16 %trunc_ln66_2, %d_i_2_read" [axi_interfaces.c:67]   --->   Operation 48 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %add_ln67_2)" [axi_interfaces.c:67]   --->   Operation 49 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%acc_3_load = load i32* @acc_3, align 4" [axi_interfaces.c:66]   --->   Operation 50 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%d_i_3_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_3)" [axi_interfaces.c:66]   --->   Operation 51 'read' 'd_i_3_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %d_i_3_read to i32" [axi_interfaces.c:66]   --->   Operation 52 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln66_3 = trunc i32 %acc_3_load to i16" [axi_interfaces.c:66]   --->   Operation 53 'trunc' 'trunc_ln66_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.14ns)   --->   "%add_ln66_3 = add nsw i32 %sext_ln66_3, %acc_3_load" [axi_interfaces.c:66]   --->   Operation 54 'add' 'add_ln66_3' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %add_ln66_3, i32* @acc_3, align 4" [axi_interfaces.c:66]   --->   Operation 55 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.12ns)   --->   "%add_ln67_3 = add i16 %trunc_ln66_3, %d_i_3_read" [axi_interfaces.c:67]   --->   Operation 56 'add' 'add_ln67_3' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %add_ln67_3)" [axi_interfaces.c:67]   --->   Operation 57 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%acc_4_load = load i32* @acc_4, align 16" [axi_interfaces.c:66]   --->   Operation 58 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%d_i_4_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_4)" [axi_interfaces.c:66]   --->   Operation 59 'read' 'd_i_4_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i16 %d_i_4_read to i32" [axi_interfaces.c:66]   --->   Operation 60 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln66_4 = trunc i32 %acc_4_load to i16" [axi_interfaces.c:66]   --->   Operation 61 'trunc' 'trunc_ln66_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.14ns)   --->   "%add_ln66_4 = add nsw i32 %sext_ln66_4, %acc_4_load" [axi_interfaces.c:66]   --->   Operation 62 'add' 'add_ln66_4' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %add_ln66_4, i32* @acc_4, align 16" [axi_interfaces.c:66]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.12ns)   --->   "%add_ln67_4 = add i16 %trunc_ln66_4, %d_i_4_read" [axi_interfaces.c:67]   --->   Operation 64 'add' 'add_ln67_4' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %add_ln67_4)" [axi_interfaces.c:67]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%acc_5_load = load i32* @acc_5, align 4" [axi_interfaces.c:66]   --->   Operation 66 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%d_i_5_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_5)" [axi_interfaces.c:66]   --->   Operation 67 'read' 'd_i_5_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln66_5 = sext i16 %d_i_5_read to i32" [axi_interfaces.c:66]   --->   Operation 68 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln66_5 = trunc i32 %acc_5_load to i16" [axi_interfaces.c:66]   --->   Operation 69 'trunc' 'trunc_ln66_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln66_5 = add nsw i32 %sext_ln66_5, %acc_5_load" [axi_interfaces.c:66]   --->   Operation 70 'add' 'add_ln66_5' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %add_ln66_5, i32* @acc_5, align 4" [axi_interfaces.c:66]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i16 %trunc_ln66_5, %d_i_5_read" [axi_interfaces.c:67]   --->   Operation 72 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %add_ln67_5)" [axi_interfaces.c:67]   --->   Operation 73 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%acc_6_load = load i32* @acc_6, align 8" [axi_interfaces.c:66]   --->   Operation 74 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%d_i_6_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_6)" [axi_interfaces.c:66]   --->   Operation 75 'read' 'd_i_6_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %d_i_6_read to i32" [axi_interfaces.c:66]   --->   Operation 76 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln66_6 = trunc i32 %acc_6_load to i16" [axi_interfaces.c:66]   --->   Operation 77 'trunc' 'trunc_ln66_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.14ns)   --->   "%add_ln66_6 = add nsw i32 %sext_ln66_6, %acc_6_load" [axi_interfaces.c:66]   --->   Operation 78 'add' 'add_ln66_6' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %add_ln66_6, i32* @acc_6, align 8" [axi_interfaces.c:66]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i16 %trunc_ln66_6, %d_i_6_read" [axi_interfaces.c:67]   --->   Operation 80 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %add_ln67_6)" [axi_interfaces.c:67]   --->   Operation 81 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%acc_7_load = load i32* @acc_7, align 4" [axi_interfaces.c:66]   --->   Operation 82 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%d_i_7_read = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %d_i_7)" [axi_interfaces.c:66]   --->   Operation 83 'read' 'd_i_7_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln66_7 = sext i16 %d_i_7_read to i32" [axi_interfaces.c:66]   --->   Operation 84 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln66_7 = trunc i32 %acc_7_load to i16" [axi_interfaces.c:66]   --->   Operation 85 'trunc' 'trunc_ln66_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.14ns)   --->   "%add_ln66_7 = add nsw i32 %sext_ln66_7, %acc_7_load" [axi_interfaces.c:66]   --->   Operation 86 'add' 'add_ln66_7' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %add_ln66_7, i32* @acc_7, align 4" [axi_interfaces.c:66]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.12ns)   --->   "%add_ln67_7 = add i16 %trunc_ln66_7, %d_i_7_read" [axi_interfaces.c:67]   --->   Operation 88 'add' 'add_ln67_7' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %add_ln67_7)" [axi_interfaces.c:67]   --->   Operation 89 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 90 [1/1] (0.82ns)   --->   "%add_ln64 = add i6 8, %zext_ln64" [axi_interfaces.c:64]   --->   Operation 90 'add' 'add_ln64' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty_2 = trunc i6 %add_ln64 to i5" [axi_interfaces.c:64]   --->   Operation 91 'trunc' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.71ns)   --->   "%icmp_ln64 = icmp eq i6 %add_ln64, -32" [axi_interfaces.c:64]   --->   Operation 92 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %1, label %rewind_header" [axi_interfaces.c:64]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %rewind_header" [axi_interfaces.c:69]   --->   Operation 94 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_7), !map !7"   --->   Operation 95 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_6), !map !13"   --->   Operation 96 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_5), !map !19"   --->   Operation 97 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_4), !map !25"   --->   Operation 98 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_3), !map !31"   --->   Operation 99 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_2), !map !37"   --->   Operation 100 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_1), !map !43"   --->   Operation 101 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_o_0), !map !49"   --->   Operation 102 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_7), !map !55"   --->   Operation 103 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_6), !map !59"   --->   Operation 104 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_5), !map !63"   --->   Operation 105 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_4), !map !67"   --->   Operation 106 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_3), !map !71"   --->   Operation 107 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_2), !map !75"   --->   Operation 108 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_1), !map !79"   --->   Operation 109 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_i_0), !map !83"   --->   Operation 110 'specbitsmap' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @axi_interfaces_str) nounwind"   --->   Operation 111 'spectopmodule' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %For_Loop" [axi_interfaces.c:64]   --->   Operation 112 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind" [axi_interfaces.c:64]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5) nounwind" [axi_interfaces.c:64]   --->   Operation 114 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [axi_interfaces.c:65]   --->   Operation 115 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_0, i16 %add_ln67)" [axi_interfaces.c:67]   --->   Operation 116 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp) nounwind" [axi_interfaces.c:68]   --->   Operation 117 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_1, i16 %add_ln67_1)" [axi_interfaces.c:67]   --->   Operation 118 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 119 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_2, i16 %add_ln67_2)" [axi_interfaces.c:67]   --->   Operation 119 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_3, i16 %add_ln67_3)" [axi_interfaces.c:67]   --->   Operation 120 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 121 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_4, i16 %add_ln67_4)" [axi_interfaces.c:67]   --->   Operation 121 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_5, i16 %add_ln67_5)" [axi_interfaces.c:67]   --->   Operation 122 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 123 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_6, i16 %add_ln67_6)" [axi_interfaces.c:67]   --->   Operation 123 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 124 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %d_o_7, i16 %add_ln67_7)" [axi_interfaces.c:67]   --->   Operation 124 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 125 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [axi_interfaces.c:69]   --->   Operation 126 'return' <Predicate = (icmp_ln64)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_o_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_o_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ acc_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln58 (specinterface    ) [ 0000]
br_ln64            (br               ) [ 0111]
do_init            (phi              ) [ 0011]
i_0_01             (phi              ) [ 0011]
br_ln0             (br               ) [ 0000]
zext_ln64          (zext             ) [ 0000]
acc_0_load         (load             ) [ 0000]
d_i_0_read         (read             ) [ 0000]
sext_ln66          (sext             ) [ 0000]
trunc_ln66         (trunc            ) [ 0000]
add_ln66           (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67           (add              ) [ 0011]
acc_1_load         (load             ) [ 0000]
d_i_1_read         (read             ) [ 0000]
sext_ln66_1        (sext             ) [ 0000]
trunc_ln66_1       (trunc            ) [ 0000]
add_ln66_1         (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67_1         (add              ) [ 0011]
acc_2_load         (load             ) [ 0000]
d_i_2_read         (read             ) [ 0000]
sext_ln66_2        (sext             ) [ 0000]
trunc_ln66_2       (trunc            ) [ 0000]
add_ln66_2         (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67_2         (add              ) [ 0011]
acc_3_load         (load             ) [ 0000]
d_i_3_read         (read             ) [ 0000]
sext_ln66_3        (sext             ) [ 0000]
trunc_ln66_3       (trunc            ) [ 0000]
add_ln66_3         (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67_3         (add              ) [ 0011]
acc_4_load         (load             ) [ 0000]
d_i_4_read         (read             ) [ 0000]
sext_ln66_4        (sext             ) [ 0000]
trunc_ln66_4       (trunc            ) [ 0000]
add_ln66_4         (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67_4         (add              ) [ 0011]
acc_5_load         (load             ) [ 0000]
d_i_5_read         (read             ) [ 0000]
sext_ln66_5        (sext             ) [ 0000]
trunc_ln66_5       (trunc            ) [ 0000]
add_ln66_5         (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67_5         (add              ) [ 0011]
acc_6_load         (load             ) [ 0000]
d_i_6_read         (read             ) [ 0000]
sext_ln66_6        (sext             ) [ 0000]
trunc_ln66_6       (trunc            ) [ 0000]
add_ln66_6         (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67_6         (add              ) [ 0011]
acc_7_load         (load             ) [ 0000]
d_i_7_read         (read             ) [ 0000]
sext_ln66_7        (sext             ) [ 0000]
trunc_ln66_7       (trunc            ) [ 0000]
add_ln66_7         (add              ) [ 0000]
store_ln66         (store            ) [ 0000]
add_ln67_7         (add              ) [ 0011]
add_ln64           (add              ) [ 0000]
empty_2            (trunc            ) [ 0111]
icmp_ln64          (icmp             ) [ 0011]
br_ln64            (br               ) [ 0111]
br_ln69            (br               ) [ 0111]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
spectopmodule_ln0  (spectopmodule    ) [ 0000]
br_ln64            (br               ) [ 0000]
specloopname_ln64  (specloopname     ) [ 0000]
tmp                (specregionbegin  ) [ 0000]
specpipeline_ln65  (specpipeline     ) [ 0000]
write_ln67         (write            ) [ 0000]
empty              (specregionend    ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
write_ln67         (write            ) [ 0000]
empty_3            (speclooptripcount) [ 0000]
return_ln69        (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_o_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_o_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_o_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d_o_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="d_o_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_o_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_o_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_i_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="d_i_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="d_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="d_i_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="d_i_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="d_i_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="d_i_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="d_i_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="acc_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="acc_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="acc_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="acc_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="acc_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="acc_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="acc_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="acc_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_interfaces_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="d_i_0_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_0_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="d_i_1_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_1_read/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="16" slack="0"/>
<pin id="121" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="d_i_2_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_2_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="d_i_3_read_read_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_3_read/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="d_i_4_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_4_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="d_i_5_read_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_5_read/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="0"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="d_i_6_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_6_read/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="d_i_7_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_7_read/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="do_init_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="do_init_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_0_01_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_01 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_0_01_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="1" slack="0"/>
<pin id="228" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_01/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln64_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="acc_0_load_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_0_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln66_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln66_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln66_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln66_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln67_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="acc_1_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_load/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln66_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln66_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln66_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln66_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln67_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="acc_2_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_load/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln66_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_2/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln66_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln66_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln66_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln67_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="acc_3_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_3_load/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sext_ln66_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_3/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln66_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln66_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_3/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln66_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln67_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="0"/>
<pin id="356" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_3/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="acc_4_load_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_4_load/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln66_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="0"/>
<pin id="366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_4/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln66_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_4/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln66_4_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_4/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln66_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln67_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_4/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="acc_5_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sext_ln66_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_5/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln66_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_5/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln66_5_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_5/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln66_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln67_5_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_5/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_6_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_load/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln66_6_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_6/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln66_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_6/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln66_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_6/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="store_ln66_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln67_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_6/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="acc_7_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_7_load/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln66_7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66_7/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln66_7_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_7/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln66_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_7/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln66_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln67_7_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_7/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln64_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="5" slack="0"/>
<pin id="487" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="empty_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln64_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="6" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="return_ln69_fu_500">
<pin_list>
<pin id="501" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln69/3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln67_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

<comp id="507" class="1005" name="add_ln67_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="add_ln67_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="add_ln67_3_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="1"/>
<pin id="519" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_3 "/>
</bind>
</comp>

<comp id="522" class="1005" name="add_ln67_4_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="1"/>
<pin id="524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_4 "/>
</bind>
</comp>

<comp id="527" class="1005" name="add_ln67_5_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="1"/>
<pin id="529" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_5 "/>
</bind>
</comp>

<comp id="532" class="1005" name="add_ln67_6_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_6 "/>
</bind>
</comp>

<comp id="537" class="1005" name="add_ln67_7_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="1"/>
<pin id="539" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_7 "/>
</bind>
</comp>

<comp id="542" class="1005" name="empty_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="empty_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln64_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="68" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="68" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="70" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="217"><net_src comp="206" pin="6"/><net_sink comp="202" pin=0"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="235"><net_src comp="222" pin="6"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="98" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="236" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="240" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="236" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="244" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="98" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="111" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="267" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="267" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="34" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="275" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="111" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="301"><net_src comp="36" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="124" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="298" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="302" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="306" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="124" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="137" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="329" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="333" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="329" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="337" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="137" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="150" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="360" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="364" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="360" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="368" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="150" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="163" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="395" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="391" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="399" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="163" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="415" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="176" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="426" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="422" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="430" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="176" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="456"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="189" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="453" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="457" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="461" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="189" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="477" pin="2"/><net_sink comp="195" pin=2"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="232" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="484" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="74" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="260" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="510"><net_src comp="291" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="515"><net_src comp="322" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="520"><net_src comp="353" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="525"><net_src comp="384" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="530"><net_src comp="415" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="535"><net_src comp="446" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="540"><net_src comp="477" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="545"><net_src comp="490" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="550"><net_src comp="494" pin="2"/><net_sink comp="547" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_o_0 | {3 }
	Port: d_o_1 | {3 }
	Port: d_o_2 | {3 }
	Port: d_o_3 | {3 }
	Port: d_o_4 | {3 }
	Port: d_o_5 | {3 }
	Port: d_o_6 | {3 }
	Port: d_o_7 | {3 }
	Port: acc_0 | {2 }
	Port: acc_1 | {2 }
	Port: acc_2 | {2 }
	Port: acc_3 | {2 }
	Port: acc_4 | {2 }
	Port: acc_5 | {2 }
	Port: acc_6 | {2 }
	Port: acc_7 | {2 }
 - Input state : 
	Port: axi_interfaces : d_i_0 | {2 }
	Port: axi_interfaces : d_i_1 | {2 }
	Port: axi_interfaces : d_i_2 | {2 }
	Port: axi_interfaces : d_i_3 | {2 }
	Port: axi_interfaces : d_i_4 | {2 }
	Port: axi_interfaces : d_i_5 | {2 }
	Port: axi_interfaces : d_i_6 | {2 }
	Port: axi_interfaces : d_i_7 | {2 }
	Port: axi_interfaces : acc_0 | {2 }
	Port: axi_interfaces : acc_1 | {2 }
	Port: axi_interfaces : acc_2 | {2 }
	Port: axi_interfaces : acc_3 | {2 }
	Port: axi_interfaces : acc_4 | {2 }
	Port: axi_interfaces : acc_5 | {2 }
	Port: axi_interfaces : acc_6 | {2 }
	Port: axi_interfaces : acc_7 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		zext_ln64 : 1
		trunc_ln66 : 1
		add_ln66 : 1
		store_ln66 : 2
		add_ln67 : 2
		write_ln67 : 3
		trunc_ln66_1 : 1
		add_ln66_1 : 1
		store_ln66 : 2
		add_ln67_1 : 2
		write_ln67 : 3
		trunc_ln66_2 : 1
		add_ln66_2 : 1
		store_ln66 : 2
		add_ln67_2 : 2
		write_ln67 : 3
		trunc_ln66_3 : 1
		add_ln66_3 : 1
		store_ln66 : 2
		add_ln67_3 : 2
		write_ln67 : 3
		trunc_ln66_4 : 1
		add_ln66_4 : 1
		store_ln66 : 2
		add_ln67_4 : 2
		write_ln67 : 3
		trunc_ln66_5 : 1
		add_ln66_5 : 1
		store_ln66 : 2
		add_ln67_5 : 2
		write_ln67 : 3
		trunc_ln66_6 : 1
		add_ln66_6 : 1
		store_ln66 : 2
		add_ln67_6 : 2
		write_ln67 : 3
		trunc_ln66_7 : 1
		add_ln66_7 : 1
		store_ln66 : 2
		add_ln67_7 : 2
		write_ln67 : 3
		add_ln64 : 2
		empty_2 : 3
		icmp_ln64 : 3
		br_ln64 : 4
	State 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     add_ln66_fu_248    |    0    |    39   |
|          |     add_ln67_fu_260    |    0    |    23   |
|          |    add_ln66_1_fu_279   |    0    |    39   |
|          |    add_ln67_1_fu_291   |    0    |    23   |
|          |    add_ln66_2_fu_310   |    0    |    39   |
|          |    add_ln67_2_fu_322   |    0    |    23   |
|          |    add_ln66_3_fu_341   |    0    |    39   |
|          |    add_ln67_3_fu_353   |    0    |    23   |
|    add   |    add_ln66_4_fu_372   |    0    |    39   |
|          |    add_ln67_4_fu_384   |    0    |    23   |
|          |    add_ln66_5_fu_403   |    0    |    39   |
|          |    add_ln67_5_fu_415   |    0    |    23   |
|          |    add_ln66_6_fu_434   |    0    |    39   |
|          |    add_ln67_6_fu_446   |    0    |    23   |
|          |    add_ln66_7_fu_465   |    0    |    39   |
|          |    add_ln67_7_fu_477   |    0    |    23   |
|          |     add_ln64_fu_484    |    0    |    15   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln64_fu_494    |    0    |    11   |
|----------|------------------------|---------|---------|
|          |  d_i_0_read_read_fu_98 |    0    |    0    |
|          | d_i_1_read_read_fu_111 |    0    |    0    |
|          | d_i_2_read_read_fu_124 |    0    |    0    |
|   read   | d_i_3_read_read_fu_137 |    0    |    0    |
|          | d_i_4_read_read_fu_150 |    0    |    0    |
|          | d_i_5_read_read_fu_163 |    0    |    0    |
|          | d_i_6_read_read_fu_176 |    0    |    0    |
|          | d_i_7_read_read_fu_189 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    grp_write_fu_104    |    0    |    0    |
|          |    grp_write_fu_117    |    0    |    0    |
|          |    grp_write_fu_130    |    0    |    0    |
|   write  |    grp_write_fu_143    |    0    |    0    |
|          |    grp_write_fu_156    |    0    |    0    |
|          |    grp_write_fu_169    |    0    |    0    |
|          |    grp_write_fu_182    |    0    |    0    |
|          |    grp_write_fu_195    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln64_fu_232    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    sext_ln66_fu_240    |    0    |    0    |
|          |   sext_ln66_1_fu_271   |    0    |    0    |
|          |   sext_ln66_2_fu_302   |    0    |    0    |
|   sext   |   sext_ln66_3_fu_333   |    0    |    0    |
|          |   sext_ln66_4_fu_364   |    0    |    0    |
|          |   sext_ln66_5_fu_395   |    0    |    0    |
|          |   sext_ln66_6_fu_426   |    0    |    0    |
|          |   sext_ln66_7_fu_457   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln66_fu_244   |    0    |    0    |
|          |   trunc_ln66_1_fu_275  |    0    |    0    |
|          |   trunc_ln66_2_fu_306  |    0    |    0    |
|          |   trunc_ln66_3_fu_337  |    0    |    0    |
|   trunc  |   trunc_ln66_4_fu_368  |    0    |    0    |
|          |   trunc_ln66_5_fu_399  |    0    |    0    |
|          |   trunc_ln66_6_fu_430  |    0    |    0    |
|          |   trunc_ln66_7_fu_461  |    0    |    0    |
|          |     empty_2_fu_490     |    0    |    0    |
|----------|------------------------|---------|---------|
|  return  |   return_ln69_fu_500   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   522   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln67_1_reg_507|   16   |
|add_ln67_2_reg_512|   16   |
|add_ln67_3_reg_517|   16   |
|add_ln67_4_reg_522|   16   |
|add_ln67_5_reg_527|   16   |
|add_ln67_6_reg_532|   16   |
|add_ln67_7_reg_537|   16   |
| add_ln67_reg_502 |   16   |
|  do_init_reg_202 |    1   |
|  empty_2_reg_542 |    5   |
|  i_0_01_reg_218  |    5   |
| icmp_ln64_reg_547|    1   |
+------------------+--------+
|       Total      |   140  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_104 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_117 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_130 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_143 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_156 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_169 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_182 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_195 |  p2  |   2  |  16  |   32   ||    9    |
|  do_init_reg_202 |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   258  ||  6.624  ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   522  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   81   |
|  Register |    -   |   140  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   140  |   603  |
+-----------+--------+--------+--------+
