INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/3_2/3_2.srcs/sources_1/new/Dec_Add_Sub_CNTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dec_Add_Sub_CNTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/3_2/3_2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
