// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (c) 2019 Protonic Holland
 */

/dts-v1/;
#include <arm/imx6dl.dtsi>
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "LANMCU";
	compatible = "lan,lanmcu", "fsl,imx6dl";

	chosen {
		stdout-path = &uart4;

		environment-emmc {
			compatible = "barebox,environment";
			device-path = &usdhc3, "partname:barebox-environment";
		};
	};

	memory {
		reg = <0x10000000 0x10000000>;
	};

	reg_usb_otg_vbus: otg-vbus-regulator {
		compatible = "regulator-fixed";
		regulator-name = "regulator-OTG-VBUS";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		gpio = <&gpio3 22 0>;
		enable-active-high;
	};

	usdhc2_pwrseq: usdhc2_pwrseq {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_wlan_npd>;
		compatible = "mmc-pwrseq-simple";
		reset-gpios = <&gpio6 10 GPIO_ACTIVE_LOW>;
	};

	display: display0 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_disp>;
		compatible = "fsl,imx-parallel-display";
		#address-cells = <1>;
		#size-cells = <0>;
		interface-pix-fmt = "bgr666";
		status = "okay";

		port@0 {
			reg = <0>;

			display_in: endpoint {
				remote-endpoint = <&ipu1_di0_disp0>;
			};
		};

		port@1 {
			reg = <1>;

			display_out: endpoint {
				remote-endpoint = <&panel_in>;
			};
		};
	};

	panel {
		compatible = "edt,etm0700g0bdh6";
		backlight = <&backlight_lcd>;

		port {
			panel_in: endpoint {
				remote-endpoint = <&display_out>;
			};
		};
	};

	backlight_lcd: backlight_lcd {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 5 7 9 12 15 20 27 35 47 62 81 107 142 188 248
			     328 433 573 757 1000>;
		default-brightness-level = <20>;
		status = "okay";
	};

	leds: leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		debug0 {
			label = "debug0";
			gpios = <&gpio1 8 0>;
			linux,default-trigger = "heartbeat";
		};
	};

	clk50m_phy: phy_clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <50000000>;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	prti6q {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/* HW revision detect */
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 0x1b0b0 /* REV_ID0 */
				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09 0x1b0b0 /* REV_ID1 */
				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10 0x1b0b0 /* REV_ID2 */
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x1b0b0 /* REV_ID3 */
				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12 0x1b0b0 /* REV_ID4 */
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__USB_OTG_OC  0x1b0b0
				/* power enable, high active */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22  0x1b0b0
			>;
		};

		pinctrl_ipu1_disp: ipudisp1grp {
			fsl,pins = <
				/* DSE 0x30 => 25 Ohm, 0x20 => 37 Ohm, 0x10 => 75 Ohm */
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x30
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x30
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x30
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x30
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x30
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x30
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x30
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x30
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x30
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x30
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x30
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x30
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x30
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x30
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x30
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x30
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x30
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x30
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x30
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x30
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x30
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x30
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				/* MX6QDL_ENET_PINGRP4 */
				MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0     0x1b0b0
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1     0x1b0b0
				MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER       0x1b0b0
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN       0x1b0b0
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0     0x1b0b0
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1     0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN      0x1b0b0

				MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x1b0b0
				/* Phy reset */
				MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22        0x1b0b0
				/* nINTRP */
				MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23        0x1b0b0
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT             0x1b0b0
			>;
		};

		pinctrl_leds: ledsgrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_8__GPIO1_IO08           0x1b0b0
			>;
		};

		pinctrl_wlan_npd: wlan_npd {
			fsl,pins = <
				/* WL_REG_ON */
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10        0x13069
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D28__UART2_CTS_B		0x130b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D30__UART3_CTS_B		0x130b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA	0x4001f8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL	0x4001f8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA             0x4001b8b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x170f9
				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x100f9
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x170f9
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x170f9
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x170f9
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x170f9
				MX6QDL_PAD_GPIO_1__SD1_CD_B		0x1b0b0
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x170b9
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x100b9
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x170b9
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x170b9
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x170b9
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x170b9
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17099
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10099
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17099
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17099
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17099
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17099
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17099
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17099
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17099
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17099
			>;
		};

		pinctrl_can1: can1grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x80000000
				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x80000000
			>;
		};

		pinctrl_can2: can2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x80000000
			>;
		};

		pinctrl_ts_edt: ts1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D20__GPIO3_IO20          0x1b0b0
			>;
		};
	};
};

&ipu1_di0_disp0 {
	remote-endpoint = <&display_in>;
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	clocks = <&clks IMX6QDL_CLK_ENET>,
		 <&clks IMX6QDL_CLK_ENET>,
		 <&clk50m_phy>;
	clock-names = "ipg", "ahb", "ptp";
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		/* Microchip KSZ8081RNA PHY */
		rgmii_phy: ethernet-phy@0 {
			reg = <0>;
			interrupts-extended = <&gpio5 23 IRQ_TYPE_LEVEL_LOW>;
			reset-gpios = <&gpio5 22 GPIO_ACTIVE_LOW>;
			reset-assert-us = <10000>;
			reset-deassert-us = <300>;
		};
	};
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	linux,rs485-enabled-at-boot-time;
	uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	linux,rs485-enabled-at-boot-time;
	uart-has-rtscts;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	phy_type = "utmi";
	dr_mode = "host";
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

	rtc: pcf8563@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
	};

	touchscreen: edt_ft5406@38 {
		compatible = "edt,edt-ft5406";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ts_edt>;
		reg = <0x38>;
		interrupt-parent = <&gpio3>;
		interrupts = <20 IRQ_TYPE_EDGE_FALLING>;

		touchscreen-size-x = <1792>;
		touchscreen-size-y = <1024>;

		touchscreen-fuzz-x = <0>;
		touchscreen-fuzz-y = <0>;

		/* Touch screen calibration */
		threshold = <50>;
		gain = <5>;
		offset = <10>;
	};
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	no-1-8-v;
	non-removable;
	mmc-pwrseq = <&usdhc2_pwrseq>;
	pm-ignore-notify;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	brcmf: bcrmf@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
	};
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	non-removable;
	status = "okay";

	partitions {
		/*
		 * Map a partition at the last 64k of the area available for
		 * the second stage bootloader.
		 */
		compatible = "fixed-partitions";
		#size-cells = <1>;
		#address-cells = <1>;

		partition@100000 {
			label = "barebox-environment";
			reg = <0x100000 0x100000>;
		};

		partition@200000 {
			label = "state";
			reg = <0x200000 0x100000>;
		};
	};
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can1>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_can2>;
	status = "okay";
};
