==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'signal_hits.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 76.525 seconds; current memory usage: 80.6 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'signal_hits' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'signal_hits' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.896 seconds; current memory usage: 81.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'signal_hits' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.218 seconds; current memory usage: 81.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'signal_hits' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'signal_hits/threshold' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'signal_hits/signals_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'signal_hits/hits_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'signal_hits/locs_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'signal_hits' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'signal_hits_fcmp_32ns_32ns_1_4': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'signal_hits'.
@I [HLS-111] Elapsed time: 0.42 seconds; current memory usage: 81.8 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'signal_hits'.
@I [WVHDL-304] Generating RTL VHDL for 'signal_hits'.
@I [WVLOG-307] Generating RTL Verilog for 'signal_hits'.
@I [HLS-112] Total elapsed time: 80.731 seconds; peak memory usage: 81.9 MB.
