{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510331361836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510331361849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 11:29:21 2017 " "Processing started: Fri Nov 10 11:29:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510331361849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331361849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331361849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510331364835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510331364835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock-alarm_clock_arch " "Found design unit 1: alarm_clock-alarm_clock_arch" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510331378916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock " "Found entity 1: alarm_clock" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510331378916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331378916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm_clock_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alarm_clock_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarm_clock_package " "Found design unit 1: alarm_clock_package" {  } { { "alarm_clock_package.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510331378932 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alarm_clock_package-body " "Found design unit 2: alarm_clock_package-body" {  } { { "alarm_clock_package.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock_package.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510331378932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331378932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "debounce.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510331378935 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510331378935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331378935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock " "Elaborating entity \"alarm_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510331379073 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alarm alarm_clock.vhd(12) " "VHDL Signal Declaration warning at alarm_clock.vhd(12): used implicit default value for signal \"alarm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510331379075 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_alarm_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_alarm_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510331379075 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_clock_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_clock_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510331379075 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_hour_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_hour_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510331379075 "|alarm_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "db_minute_set alarm_clock.vhd(28) " "Verilog HDL or VHDL warning at alarm_clock.vhd(28): object \"db_minute_set\" assigned a value but never read" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1510331379076 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_1Hz alarm_clock.vhd(68) " "VHDL Process Statement warning at alarm_clock.vhd(68): signal \"clock_1Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379076 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_ones alarm_clock.vhd(70) " "VHDL Process Statement warning at alarm_clock.vhd(70): signal \"seconds_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379080 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_ones alarm_clock.vhd(71) " "VHDL Process Statement warning at alarm_clock.vhd(71): signal \"seconds_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379080 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_tens alarm_clock.vhd(73) " "VHDL Process Statement warning at alarm_clock.vhd(73): signal \"seconds_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379080 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_tens alarm_clock.vhd(74) " "VHDL Process Statement warning at alarm_clock.vhd(74): signal \"seconds_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379080 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_ones alarm_clock.vhd(76) " "VHDL Process Statement warning at alarm_clock.vhd(76): signal \"minutes_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379080 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_ones alarm_clock.vhd(77) " "VHDL Process Statement warning at alarm_clock.vhd(77): signal \"minutes_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379080 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_tens alarm_clock.vhd(79) " "VHDL Process Statement warning at alarm_clock.vhd(79): signal \"minutes_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379084 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_tens alarm_clock.vhd(80) " "VHDL Process Statement warning at alarm_clock.vhd(80): signal \"minutes_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379084 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_ones alarm_clock.vhd(82) " "VHDL Process Statement warning at alarm_clock.vhd(82): signal \"hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379084 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_ones alarm_clock.vhd(83) " "VHDL Process Statement warning at alarm_clock.vhd(83): signal \"hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379084 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_tens alarm_clock.vhd(85) " "VHDL Process Statement warning at alarm_clock.vhd(85): signal \"hours_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379084 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_tens alarm_clock.vhd(87) " "VHDL Process Statement warning at alarm_clock.vhd(87): signal \"hours_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379085 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_ones alarm_clock.vhd(87) " "VHDL Process Statement warning at alarm_clock.vhd(87): signal \"hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379085 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_tens alarm_clock.vhd(98) " "VHDL Process Statement warning at alarm_clock.vhd(98): signal \"hours_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379091 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hours_ones alarm_clock.vhd(99) " "VHDL Process Statement warning at alarm_clock.vhd(99): signal \"hours_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379091 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_tens alarm_clock.vhd(100) " "VHDL Process Statement warning at alarm_clock.vhd(100): signal \"minutes_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379091 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes_ones alarm_clock.vhd(101) " "VHDL Process Statement warning at alarm_clock.vhd(101): signal \"minutes_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379092 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_tens alarm_clock.vhd(102) " "VHDL Process Statement warning at alarm_clock.vhd(102): signal \"seconds_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379092 "|alarm_clock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds_ones alarm_clock.vhd(103) " "VHDL Process Statement warning at alarm_clock.vhd(103): signal \"seconds_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510331379092 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_ones alarm_clock.vhd(58) " "VHDL Process Statement warning at alarm_clock.vhd(58): inferring latch(es) for signal or variable \"seconds_ones\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510331379096 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seconds_tens alarm_clock.vhd(58) " "VHDL Process Statement warning at alarm_clock.vhd(58): inferring latch(es) for signal or variable \"seconds_tens\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510331379096 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_ones alarm_clock.vhd(58) " "VHDL Process Statement warning at alarm_clock.vhd(58): inferring latch(es) for signal or variable \"minutes_ones\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510331379096 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minutes_tens alarm_clock.vhd(58) " "VHDL Process Statement warning at alarm_clock.vhd(58): inferring latch(es) for signal or variable \"minutes_tens\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510331379096 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hours_ones alarm_clock.vhd(58) " "VHDL Process Statement warning at alarm_clock.vhd(58): inferring latch(es) for signal or variable \"hours_ones\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510331379096 "|alarm_clock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hours_tens alarm_clock.vhd(58) " "VHDL Process Statement warning at alarm_clock.vhd(58): inferring latch(es) for signal or variable \"hours_tens\", which holds its previous value in one or more paths through the process" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510331379096 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[0\] alarm_clock.vhd(58) " "Inferred latch for \"hours_tens\[0\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379102 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[1\] alarm_clock.vhd(58) " "Inferred latch for \"hours_tens\[1\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379102 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[2\] alarm_clock.vhd(58) " "Inferred latch for \"hours_tens\[2\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379102 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_tens\[3\] alarm_clock.vhd(58) " "Inferred latch for \"hours_tens\[3\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379102 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[0\] alarm_clock.vhd(58) " "Inferred latch for \"hours_ones\[0\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379103 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[1\] alarm_clock.vhd(58) " "Inferred latch for \"hours_ones\[1\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379103 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[2\] alarm_clock.vhd(58) " "Inferred latch for \"hours_ones\[2\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379103 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hours_ones\[3\] alarm_clock.vhd(58) " "Inferred latch for \"hours_ones\[3\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379103 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[0\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_tens\[0\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379103 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[1\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_tens\[1\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379103 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[2\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_tens\[2\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379103 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_tens\[3\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_tens\[3\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379107 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[0\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_ones\[0\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379107 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[1\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_ones\[1\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379107 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[2\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_ones\[2\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379107 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minutes_ones\[3\] alarm_clock.vhd(58) " "Inferred latch for \"minutes_ones\[3\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379107 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[0\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_tens\[0\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379107 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[1\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_tens\[1\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379107 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[2\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_tens\[2\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379108 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_tens\[3\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_tens\[3\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379108 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_ones\[0\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_ones\[0\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379108 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_ones\[1\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_ones\[1\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379112 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_ones\[2\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_ones\[2\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379112 "|alarm_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seconds_ones\[3\] alarm_clock.vhd(58) " "Inferred latch for \"seconds_ones\[3\]\" at alarm_clock.vhd(58)" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379112 "|alarm_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:alarm_btn " "Elaborating entity \"debounce\" for hierarchy \"debounce:alarm_btn\"" {  } { { "alarm_clock.vhd" "alarm_btn" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510331379197 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "old_btn debounce.vhd(17) " "VHDL Process Statement warning at debounce.vhd(17): inferring latch(es) for signal or variable \"old_btn\", which holds its previous value in one or more paths through the process" {  } { { "debounce.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510331379199 "|alarm_clock|debounce:alarm_btn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "old_btn debounce.vhd(23) " "Inferred latch for \"old_btn\" at debounce.vhd(23)" {  } { { "debounce.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/debounce.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331379199 "|alarm_clock|debounce:alarm_btn"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hours_tens\[0\] " "Latch hours_tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hours_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal hours_tens\[1\]" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510331380447 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510331380447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hours_tens\[1\] " "Latch hours_tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hours_tens\[1\] " "Ports D and ENA on the latch are fed by the same signal hours_tens\[1\]" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510331380447 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510331380447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hours_tens\[2\] " "Latch hours_tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hours_tens\[2\] " "Ports D and ENA on the latch are fed by the same signal hours_tens\[2\]" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510331380448 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510331380448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hours_tens\[3\] " "Latch hours_tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hours_tens\[3\] " "Ports D and ENA on the latch are fed by the same signal hours_tens\[3\]" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1510331380448 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1510331380448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alarm GND " "Pin \"alarm\" is stuck at GND" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510331380487 "|alarm_clock|alarm"} { "Warning" "WMLS_MLS_STUCK_PIN" "am_pm GND " "Pin \"am_pm\" is stuck at GND" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510331380487 "|alarm_clock|am_pm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510331380487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510331380639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510331381907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510331381907 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alarm_set " "No output dependent on input pin \"alarm_set\"" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331382266 "|alarm_clock|alarm_set"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_set " "No output dependent on input pin \"clock_set\"" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331382266 "|alarm_clock|clock_set"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hour_set " "No output dependent on input pin \"hour_set\"" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331382266 "|alarm_clock|hour_set"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "minute_set " "No output dependent on input pin \"minute_set\"" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331382266 "|alarm_clock|minute_set"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alarm_status " "No output dependent on input pin \"alarm_status\"" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331382266 "|alarm_clock|alarm_status"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331382266 "|alarm_clock|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50MHz " "No output dependent on input pin \"clock_50MHz\"" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331382266 "|alarm_clock|clock_50MHz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510331382266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510331382270 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510331382270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510331382270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510331382270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510331382488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 11:29:42 2017 " "Processing ended: Fri Nov 10 11:29:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510331382488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510331382488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510331382488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510331382488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1510331384447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510331384459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 11:29:43 2017 " "Processing started: Fri Nov 10 11:29:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510331384459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510331384459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510331384460 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510331384682 ""}
{ "Info" "0" "" "Project  = alarm_clock" {  } {  } 0 0 "Project  = alarm_clock" 0 0 "Fitter" 0 0 1510331384683 ""}
{ "Info" "0" "" "Revision = alarm_clock" {  } {  } 0 0 "Revision = alarm_clock" 0 0 "Fitter" 0 0 1510331384683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1510331384900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1510331384910 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alarm_clock EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"alarm_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510331384921 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510331385038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510331385038 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510331385707 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510331385715 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1510331385883 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510331385883 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510331385890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510331385890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510331385890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510331385890 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1510331385890 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510331385890 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510331385892 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1510331387774 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarm_clock.sdc " "Synopsys Design Constraints File file not found: 'alarm_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510331387775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510331387776 ""}
{ "Warning" "WSTA_SCC_LOOP" "31 " "Found combinational loop of 31 nodes" { { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|combout " "Node \"LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~8\|datad " "Node \"seconds_ones~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~8\|combout " "Node \"seconds_ones~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|datac " "Node \"Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|combout " "Node \"Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~10\|dataa " "Node \"seconds_ones~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~10\|combout " "Node \"seconds_ones~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|dataa " "Node \"Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datac " "Node \"LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~10\|datad " "Node \"seconds_ones~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|dataa " "Node \"seconds_ones~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|combout " "Node \"seconds_ones~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|datad " "Node \"Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|datad " "Node \"seconds_ones~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|dataa " "Node \"LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datad " "Node \"LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~7\|datad " "Node \"seconds_ones~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~7\|combout " "Node \"seconds_ones~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|datab " "Node \"Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|datab " "Node \"seconds_ones~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~7\|dataa " "Node \"seconds_ones~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datab " "Node \"Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~8\|dataa " "Node \"seconds_ones~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|datac " "Node \"seconds_ones~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datac " "Node \"Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datad " "Node \"Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datad " "Node \"LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331387778 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 71 -1 0 } } { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 35 -1 0 } } { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1510331387778 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1510331387785 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1510331387785 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1510331387786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hours_tens\[1\]~4  " "Automatically promoted node hours_tens\[1\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510331387808 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510331387808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LessThan0~1  " "Automatically promoted node LessThan0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1510331387815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds_ones~7 " "Destination node seconds_ones~7" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510331387815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds_ones~8 " "Destination node seconds_ones~8" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510331387815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "minutes_ones\[0\]~0 " "Destination node minutes_ones\[0\]~0" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510331387815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LessThan0~0 " "Destination node LessThan0~0" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510331387815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add0~2 " "Destination node Add0~2" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 70 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510331387815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds_ones~9 " "Destination node seconds_ones~9" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510331387815 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seconds_ones~10 " "Destination node seconds_ones~10" {  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1510331387815 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1510331387815 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510331387815 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510331390512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510331390512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510331390512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510331390513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510331390514 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510331390514 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510331390514 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510331390515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510331390515 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1510331390515 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510331390515 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510331390616 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1510331390657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510331394032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510331394270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510331394345 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510331398432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510331398432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510331398958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X69_Y0 X80_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11" {  } { { "loc" "" { Generic "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X69_Y0 to location X80_Y11"} { { 12 { 0 ""} 69 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1510331404951 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510331404951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1510331406102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510331406102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510331406106 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510331406522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510331406534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510331406996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510331406996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510331407434 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510331408193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/output_files/alarm_clock.fit.smsg " "Generated suppressed messages file E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/output_files/alarm_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510331409087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1723 " "Peak virtual memory: 1723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510331413054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 11:30:13 2017 " "Processing ended: Fri Nov 10 11:30:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510331413054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510331413054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510331413054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510331413054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510331416700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510331416711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 11:30:16 2017 " "Processing started: Fri Nov 10 11:30:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510331416711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510331416711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510331416711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1510331417443 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510331422428 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510331422661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "572 " "Peak virtual memory: 572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510331424461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 11:30:24 2017 " "Processing ended: Fri Nov 10 11:30:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510331424461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510331424461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510331424461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510331424461 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510331425228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510331426311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510331426323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 11:30:25 2017 " "Processing started: Fri Nov 10 11:30:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510331426323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331426323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alarm_clock -c alarm_clock " "Command: quartus_sta alarm_clock -c alarm_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331426323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1510331426550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331426912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331426912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331427026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331427026 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331427828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alarm_clock.sdc " "Synopsys Design Constraints File file not found: 'alarm_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428056 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428056 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hours_ones\[0\] hours_ones\[0\] " "create_clock -period 1.000 -name hours_ones\[0\] hours_ones\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510331428057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seconds_tens\[0\] seconds_tens\[0\] " "create_clock -period 1.000 -name seconds_tens\[0\] seconds_tens\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510331428057 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name minutes_ones\[0\] minutes_ones\[0\] " "create_clock -period 1.000 -name minutes_ones\[0\] minutes_ones\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1510331428057 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428057 ""}
{ "Warning" "WSTA_SCC_LOOP" "31 " "Found combinational loop of 31 nodes" { { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|combout " "Node \"LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datab " "Node \"LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|combout " "Node \"LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datac " "Node \"LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~8\|datad " "Node \"seconds_ones~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~8\|combout " "Node \"seconds_ones~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|dataa " "Node \"Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|combout " "Node \"Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~10\|datac " "Node \"seconds_ones~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~10\|combout " "Node \"seconds_ones~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|datad " "Node \"Add0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~1\|datad " "Node \"LessThan0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datad " "Node \"Add0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|combout " "Node \"Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|dataa " "Node \"LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~8\|datac " "Node \"seconds_ones~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|dataa " "Node \"Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|dataa " "Node \"seconds_ones~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|combout " "Node \"seconds_ones~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datad " "Node \"LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|datad " "Node \"seconds_ones~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|datab " "Node \"Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|datab " "Node \"seconds_ones~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~7\|datad " "Node \"seconds_ones~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~7\|combout " "Node \"seconds_ones~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "LessThan0~0\|datac " "Node \"LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~2\|datac " "Node \"Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~9\|datac " "Node \"seconds_ones~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~7\|datac " "Node \"seconds_ones~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "Add0~3\|datac " "Node \"Add0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""} { "Warning" "WSTA_SCC_NODE" "seconds_ones~10\|datad " "Node \"seconds_ones~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510331428071 ""}  } { { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 71 -1 0 } } { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 35 -1 0 } } { "alarm_clock.vhd" "" { Text "E:/New Schoolwork/Fall 2017/VHDL/Proj3_Katelyn_Charbonneau/alarm_clock/alarm_clock.vhd" 70 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428079 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1510331428080 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510331428162 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510331428284 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.405 " "Worst-case setup slack is -6.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.405             -24.520 hours_ones\[0\]  " "   -6.405             -24.520 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.361             -57.017 seconds_tens\[0\]  " "   -6.361             -57.017 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.318             -49.705 minutes_ones\[0\]  " "   -6.318             -49.705 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.451 " "Worst-case hold slack is -0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -1.017 minutes_ones\[0\]  " "   -0.451              -1.017 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -0.833 seconds_tens\[0\]  " "   -0.405              -0.833 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -0.294 hours_ones\[0\]  " "   -0.294              -0.294 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.281 " "Worst-case minimum pulse width slack is -0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -5.604 hours_ones\[0\]  " "   -0.281              -5.604 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 seconds_tens\[0\]  " "    0.441               0.000 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 minutes_ones\[0\]  " "    0.450               0.000 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331428540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331428540 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510331428968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510331429726 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.876 " "Worst-case setup slack is -5.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.876             -22.448 hours_ones\[0\]  " "   -5.876             -22.448 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.824             -50.915 seconds_tens\[0\]  " "   -5.824             -50.915 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.767             -44.419 minutes_ones\[0\]  " "   -5.767             -44.419 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.423 " "Worst-case hold slack is -0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423              -0.961 minutes_ones\[0\]  " "   -0.423              -0.961 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -0.752 seconds_tens\[0\]  " "   -0.363              -0.752 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.183 hours_ones\[0\]  " "   -0.183              -0.183 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331429838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331429951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.283 " "Worst-case minimum pulse width slack is -0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.283              -4.089 hours_ones\[0\]  " "   -0.283              -4.089 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 seconds_tens\[0\]  " "    0.389               0.000 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 minutes_ones\[0\]  " "    0.422               0.000 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430011 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1510331430463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430687 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1510331430692 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.745 " "Worst-case setup slack is -2.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.745             -10.320 hours_ones\[0\]  " "   -2.745             -10.320 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.742             -19.790 minutes_ones\[0\]  " "   -2.742             -19.790 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.741             -21.376 seconds_tens\[0\]  " "   -2.741             -21.376 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.255 " "Worst-case hold slack is -0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -0.727 hours_ones\[0\]  " "   -0.255              -0.727 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -0.593 minutes_ones\[0\]  " "   -0.229              -0.593 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -0.593 seconds_tens\[0\]  " "   -0.229              -0.593 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.036 " "Worst-case minimum pulse width slack is 0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 hours_ones\[0\]  " "    0.036               0.000 hours_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 seconds_tens\[0\]  " "    0.332               0.000 seconds_tens\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 minutes_ones\[0\]  " "    0.388               0.000 minutes_ones\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1510331430987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331430987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331434773 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331434774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510331435675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 11:30:35 2017 " "Processing ended: Fri Nov 10 11:30:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510331435675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510331435675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510331435675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331435675 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Quartus Prime Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1510331437034 ""}
