<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Hex827Seg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex2Seg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hex2Seg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Hex2Seg.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Hex827Seg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Hex827Seg.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Hex827Seg.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Hex827Seg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hex827Seg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Hex827Seg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Hex827Seg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Hex827Seg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Hex827Seg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Hex827Seg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Hex827Seg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex827Seg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Hex827Seg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hex827Seg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Hex827Seg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Hex827Seg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Hex827Seg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Hex827Seg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Hex827Seg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Hex827Seg.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Hex827Seg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Hex827Seg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hex827Seg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Hex827Seg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hex827Seg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hex827Seg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hex827Seg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Hex827Seg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex827Seg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex827Seg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Hex827Seg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Hex827Seg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex827Seg_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hex827Seg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Hex827Seg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Hex827Seg_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hex827Seg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="HexTo8SEG8.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HexTo8SEG8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sseg_Dev.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Sseg_Dev.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="hex827seg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="hex827seg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="hex827seg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478590729" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1478590729">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479263398" xil_pn:in_ck="79903060900796904" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1497666617548301737" xil_pn:start_ts="1479263395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex827Seg.vf"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="Sseg_Dev.vf"/>
    </transform>
    <transform xil_pn:end_ts="1478590733" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7490147924527334300" xil_pn:start_ts="1478590733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478590733" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1478590733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478590733" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3492583994873441995" xil_pn:start_ts="1478590733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478590733" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238380615420" xil_pn:start_ts="1478590733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478590733" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1295817651879213742" xil_pn:start_ts="1478590733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479263410" xil_pn:in_ck="4139008680956684136" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8249318371949785691" xil_pn:start_ts="1479263398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Hex827Seg.jhd"/>
      <outfile xil_pn:name="Hex827Seg.lso"/>
      <outfile xil_pn:name="Hex827Seg.ngc"/>
      <outfile xil_pn:name="Hex827Seg.ngr"/>
      <outfile xil_pn:name="Hex827Seg.prj"/>
      <outfile xil_pn:name="Hex827Seg.stx"/>
      <outfile xil_pn:name="Hex827Seg.syr"/>
      <outfile xil_pn:name="Hex827Seg.xst"/>
      <outfile xil_pn:name="Hex827Seg_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1478593682" xil_pn:in_ck="-3748135030331174515" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119249294853763833" xil_pn:start_ts="1478593682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479263420" xil_pn:in_ck="5231374381512952083" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1625490939788655616" xil_pn:start_ts="1479263410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex827Seg.bld"/>
      <outfile xil_pn:name="Hex827Seg.ngd"/>
      <outfile xil_pn:name="Hex827Seg_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479263462" xil_pn:in_ck="8972934690895865721" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="8682004332842894372" xil_pn:start_ts="1479263420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Hex827Seg.pcf"/>
      <outfile xil_pn:name="Hex827Seg_map.map"/>
      <outfile xil_pn:name="Hex827Seg_map.mrp"/>
      <outfile xil_pn:name="Hex827Seg_map.ncd"/>
      <outfile xil_pn:name="Hex827Seg_map.ngm"/>
      <outfile xil_pn:name="Hex827Seg_map.xrpt"/>
      <outfile xil_pn:name="Hex827Seg_summary.xml"/>
      <outfile xil_pn:name="Hex827Seg_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479263530" xil_pn:in_ck="2895203910819941138" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1479263462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex827Seg.ncd"/>
      <outfile xil_pn:name="Hex827Seg.pad"/>
      <outfile xil_pn:name="Hex827Seg.par"/>
      <outfile xil_pn:name="Hex827Seg.ptwx"/>
      <outfile xil_pn:name="Hex827Seg.unroutes"/>
      <outfile xil_pn:name="Hex827Seg.xpi"/>
      <outfile xil_pn:name="Hex827Seg_pad.csv"/>
      <outfile xil_pn:name="Hex827Seg_pad.txt"/>
      <outfile xil_pn:name="Hex827Seg_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1479263597" xil_pn:in_ck="-3747949384393574328" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1479263530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex827Seg.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="hex827seg.bgn"/>
      <outfile xil_pn:name="hex827seg.bit"/>
      <outfile xil_pn:name="hex827seg.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1479263603" xil_pn:in_ck="-5715717085699748270" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1479263602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479263601" xil_pn:in_ck="-5715717085699748270" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="6977014462729658208" xil_pn:start_ts="1479263600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479263530" xil_pn:in_ck="8972934690895865589" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1479263503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex827Seg.twr"/>
      <outfile xil_pn:name="Hex827Seg.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
