
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102461                       # Number of seconds simulated
sim_ticks                                102461485000                       # Number of ticks simulated
final_tick                               102461485000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77294                       # Simulator instruction rate (inst/s)
host_op_rate                                   150271                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              342862367                       # Simulator tick rate (ticks/s)
host_mem_usage                                 689672                       # Number of bytes of host memory used
host_seconds                                   298.84                       # Real time elapsed on the host
sim_insts                                    23098711                       # Number of instructions simulated
sim_ops                                      44907333                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           43840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data      1310870336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          1310914176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        43840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          43840                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       141120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           141120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              685                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data         20482349                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             20483034                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          2205                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                2205                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             427868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data        12793786231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total            12794214099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        427868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            427868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1377298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1377298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1377298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            427868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data       12793786231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total           12795591397                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  656325                       # Number of BP lookups
system.cpu.branchPred.condPredicted            656325                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1086                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               643231                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     146                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 64                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          643231                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             642399                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              832                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          364                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tageLongestMatchProviderCorrect       620158                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tageBimodalProviderCorrect        33313                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tageLongestMatchProviderWrong           20                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tageBimodalProviderWrong          613                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWouldHaveHit           13                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tageLongestMatchProviderWouldHaveHit            1                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::1          239                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::2        60098                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::3       279950                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::4        20006                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::5           12                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::6       239884                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::7         9995                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::8         9994                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tageAltMatchProvider::0        20353                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::1        50043                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::2       279916                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::3       249878                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::6        19988                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.loopPredictorCorrect           60                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loopPredictorWrong            1                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   130185855                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        4227                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            52                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2562857                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        102461486                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2570020                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23111104                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      656325                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             642545                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99890198                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           116                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2562840                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   308                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          102461442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.438511                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.812239                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 78715615     76.82%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2561230      2.50%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21184597     20.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            102461442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.006406                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.225559                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5280628                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              74719442                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8495790                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              13964485                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1097                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               44920103                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1097                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8873471                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                59795095                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            221                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  11677332                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              22114226                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               44918404                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              13325342                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                  17145                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            87835363                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             110993211                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         85912871                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4435                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              87823372                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    11991                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  25525765                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20483000                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4596                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                26                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               36                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   44914908                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 106                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 154616021                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               499                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            7680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             82                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     102461442                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.509017                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.777403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18158073     17.72%     17.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13990717     13.65%     31.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            70312652     68.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102461442                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               378      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              24424045     15.80%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   30      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  19      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  112      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  157      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 302      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     15.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            130185868     84.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3886      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             131      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            476      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              154616021                       # Type of FU issued
system.cpu.iq.rate                           1.509016                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          411689364                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          44920208                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     44909225                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4619                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2488                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2262                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              154613340                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2303                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               25                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          876                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          547                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked     109703418                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1097                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3197                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            44915014                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                26                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20483000                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4596                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             94                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1117                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1211                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             154615144                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             130185846                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               877                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    130190072                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   654394                       # Number of branches executed
system.cpu.iew.exec_stores                       4226                       # Number of stores executed
system.cpu.iew.exec_rate                     1.509007                       # Inst execution rate
system.cpu.iew.wb_sent                       44911738                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      44911487                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  42563911                       # num instructions producing a value
system.cpu.iew.wb_consumers                  43387833                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.438326                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.981010                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            7680                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1094                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    102457193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.438303                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.681392                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     68722914     67.07%     67.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     22561225     22.02%     89.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11173054     10.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    102457193                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23098711                       # Number of instructions committed
system.cpu.commit.committedOps               44907333                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       20486173                       # Number of memory references committed
system.cpu.commit.loads                      20482124                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     654166                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2232                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  44905581                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         24419799     54.38%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              26      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             110      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             156      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            301      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     54.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20482020     45.61%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3610      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          104      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          439      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          44907333                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11173054                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    136199152                       # The number of ROB reads
system.cpu.rob.rob_writes                    89834279                       # The number of ROB writes
system.cpu.timesIdled                              40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              44                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23098711                       # Number of Instructions Simulated
system.cpu.committedOps                      44907333                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.435810                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.435810                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.225438                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.225438                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                305309399                       # number of integer regfile reads
system.cpu.int_regfile_writes                44251089                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4255                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1732                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3272471                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 43575432                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131499681                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.726700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20486534                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20482349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.000204                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             33000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.726700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61455541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61455541                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         2330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2330                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1855                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data         4185                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4185                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4185                       # number of overall hits
system.cpu.dcache.overall_hits::total            4185                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data     20480216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20480216                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2195                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2195                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data     20482411                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20482411                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20482411                       # number of overall misses
system.cpu.dcache.overall_misses::total      20482411                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 418061698000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 418061698000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36154810                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36154810                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 418097852810                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 418097852810                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 418097852810                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 418097852810                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20482546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20482546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         4050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4050                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20486596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20486596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20486596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20486596                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.999886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.999886                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.541975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.541975                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.999796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.999796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.999796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.999796                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20412.953555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20412.953555                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16471.439636                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16471.439636                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20412.531162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20412.531162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20412.531162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20412.531162                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     69911646                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          20475185                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.414457                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2205                       # number of writebacks
system.cpu.dcache.writebacks::total              2205                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           61                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           62                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           62                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     20480155                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     20480155                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2194                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data     20482349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20482349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     20482349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20482349                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 377100438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 377100438000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31754810                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31754810                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 377132192810                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 377132192810                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 377132192810                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 377132192810                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.999883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.999883                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.541728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.541728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.999793                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.999793                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.999793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.999793                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18412.967968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18412.967968                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14473.477666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14473.477666                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18412.545983                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18412.545983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18412.545983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18412.545983                       # average overall mshr miss latency
system.cpu.dcache.replacements               20481325                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.982609                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2562795                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               685                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3741.306569                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.982609                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5126365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5126365                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2562110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2562110                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2562110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2562110                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2562110                       # number of overall hits
system.cpu.icache.overall_hits::total         2562110                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          730                       # number of overall misses
system.cpu.icache.overall_misses::total           730                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9971000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9971000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      9971000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9971000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9971000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9971000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2562840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2562840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2562840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2562840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2562840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2562840                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000285                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000285                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13658.904110                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13658.904110                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13658.904110                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13658.904110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13658.904110                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13658.904110                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          685                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          685                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          685                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          685                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          685                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          685                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8345000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8345000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8345000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8345000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000267                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000267                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000267                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000267                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12182.481752                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12182.481752                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12182.481752                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12182.481752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12182.481752                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12182.481752                       # average overall mshr miss latency
system.cpu.icache.replacements                    431                       # number of replacements
system.interrupt_xbar.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.interrupt_xbar.snoops                        0                       # Total snoops (count)
system.interrupt_xbar.snoopTraffic                  0                       # Total snoop traffic (bytes)
system.interrupt_xbar.snoop_fanout::samples            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::mean          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::stdev          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::underflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::0               0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::overflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::min_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::max_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::total            0                       # Request fanout histogram
system.membus.snoop_filter.tot_requests      40964790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     20481756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 102461485000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20480840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2205                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20479551                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2194                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20480840                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         1801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port     61446023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               61447824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        43840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port   1311011456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1311055296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20483034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20483034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20483034                       # Request fanout histogram
system.membus.reqLayer0.occupancy         40973610000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              40.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3425000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       102411745000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization            100.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
