{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531273194165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531273194176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 06:09:50 2018 " "Processing started: Wed Jul 11 06:09:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531273194176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273194176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSD-Project3 -c DSD-Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSD-Project3 -c DSD-Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273194177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531273196680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/write.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/write.v" { { "Info" "ISGN_ENTITY_NAME" "1 write " "Found entity 1: write" {  } { { "../SM_files/write.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/write.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/memory_r.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/memory_r.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_r " "Found entity 1: memory_r" {  } { { "../SM_files/memory_r.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory_r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/next_byte_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/next_byte_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_byte_gen " "Found entity 1: next_byte_gen" {  } { { "../SM_files/next_byte_gen.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/next_byte_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "next_adr_rom.v(7) " "Verilog HDL information at next_adr_rom.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../rom_generator/next_adr_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/next_adr_rom.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531273225418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/rom_generator/next_adr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/rom_generator/next_adr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_adr_rom " "Found entity 1: next_adr_rom" {  } { { "../rom_generator/next_adr_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/next_adr_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "inst_adr_rom.v(7) " "Verilog HDL information at inst_adr_rom.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../rom_generator/inst_adr_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/inst_adr_rom.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531273225422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/rom_generator/inst_adr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/rom_generator/inst_adr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_adr_rom " "Found entity 1: inst_adr_rom" {  } { { "../rom_generator/inst_adr_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/inst_adr_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225423 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "com_rom.v(7) " "Verilog HDL information at com_rom.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531273225425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/rom_generator/com_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/rom_generator/com_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 com_rom " "Found entity 1: com_rom" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../SM_files/top.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state_machine.v(26) " "Verilog HDL information at state_machine.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1531273225446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../SM_files/rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_count " "Found entity 1: read_count" {  } { { "../SM_files/read_counter.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/read_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_w " "Found entity 1: memory_w" {  } { { "../SM_files/memory.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/instruction_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/instruction_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_ram " "Found entity 1: instruction_ram" {  } { { "../SM_files/instruction_ram.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/instruction_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/count_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/count_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_rom " "Found entity 1: count_rom" {  } { { "../SM_files/count_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/count_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sobha/documents/dsd-sm/sm_files/adr_to_arm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sobha/documents/dsd-sm/sm_files/adr_to_arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 adr_to_arm " "Found entity 1: adr_to_arm" {  } { { "../SM_files/adr_to_arm.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/adr_to_arm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273225476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273225476 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fetch acc.v(36) " "Verilog HDL Implicit Net warning at acc.v(36): created implicit net for \"fetch\"" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "acc " "Elaborating entity \"acc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531273225754 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oram_iter acc.v(20) " "Output port \"oram_iter\" at acc.v(20) has no driver" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1531273225761 "|acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adr_to_arm adr_to_arm:decoder " "Elaborating entity \"adr_to_arm\" for hierarchy \"adr_to_arm:decoder\"" {  } { { "../SM_files/acc.v" "decoder" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_adr_rom adr_to_arm:decoder\|inst_adr_rom:a " "Elaborating entity \"inst_adr_rom\" for hierarchy \"adr_to_arm:decoder\|inst_adr_rom:a\"" {  } { { "../SM_files/adr_to_arm.v" "a" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/adr_to_arm.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225770 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 inst_adr_rom.v(331) " "Verilog HDL assignment warning at inst_adr_rom.v(331): truncated value with size 32 to match size of target (7)" {  } { { "../rom_generator/inst_adr_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/inst_adr_rom.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225773 "|top|adr_to_arm:decoder|inst_adr_rom:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "com_rom adr_to_arm:decoder\|com_rom:c " "Elaborating entity \"com_rom\" for hierarchy \"adr_to_arm:decoder\|com_rom:c\"" {  } { { "../SM_files/adr_to_arm.v" "c" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/adr_to_arm.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(9) " "Verilog HDL assignment warning at com_rom.v(9): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(10) " "Verilog HDL assignment warning at com_rom.v(10): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(11) " "Verilog HDL assignment warning at com_rom.v(11): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(12) " "Verilog HDL assignment warning at com_rom.v(12): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(13) " "Verilog HDL assignment warning at com_rom.v(13): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(14) " "Verilog HDL assignment warning at com_rom.v(14): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(15) " "Verilog HDL assignment warning at com_rom.v(15): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(16) " "Verilog HDL assignment warning at com_rom.v(16): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(17) " "Verilog HDL assignment warning at com_rom.v(17): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225782 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(18) " "Verilog HDL assignment warning at com_rom.v(18): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(19) " "Verilog HDL assignment warning at com_rom.v(19): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(20) " "Verilog HDL assignment warning at com_rom.v(20): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(21) " "Verilog HDL assignment warning at com_rom.v(21): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(22) " "Verilog HDL assignment warning at com_rom.v(22): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(23) " "Verilog HDL assignment warning at com_rom.v(23): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(24) " "Verilog HDL assignment warning at com_rom.v(24): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(25) " "Verilog HDL assignment warning at com_rom.v(25): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(26) " "Verilog HDL assignment warning at com_rom.v(26): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(27) " "Verilog HDL assignment warning at com_rom.v(27): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(28) " "Verilog HDL assignment warning at com_rom.v(28): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225783 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(29) " "Verilog HDL assignment warning at com_rom.v(29): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(30) " "Verilog HDL assignment warning at com_rom.v(30): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(31) " "Verilog HDL assignment warning at com_rom.v(31): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(32) " "Verilog HDL assignment warning at com_rom.v(32): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(33) " "Verilog HDL assignment warning at com_rom.v(33): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(34) " "Verilog HDL assignment warning at com_rom.v(34): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(35) " "Verilog HDL assignment warning at com_rom.v(35): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(36) " "Verilog HDL assignment warning at com_rom.v(36): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(37) " "Verilog HDL assignment warning at com_rom.v(37): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(38) " "Verilog HDL assignment warning at com_rom.v(38): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225784 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(39) " "Verilog HDL assignment warning at com_rom.v(39): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(40) " "Verilog HDL assignment warning at com_rom.v(40): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(41) " "Verilog HDL assignment warning at com_rom.v(41): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(42) " "Verilog HDL assignment warning at com_rom.v(42): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(43) " "Verilog HDL assignment warning at com_rom.v(43): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(44) " "Verilog HDL assignment warning at com_rom.v(44): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(45) " "Verilog HDL assignment warning at com_rom.v(45): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(46) " "Verilog HDL assignment warning at com_rom.v(46): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225785 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(47) " "Verilog HDL assignment warning at com_rom.v(47): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225786 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(48) " "Verilog HDL assignment warning at com_rom.v(48): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225786 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(49) " "Verilog HDL assignment warning at com_rom.v(49): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225786 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(50) " "Verilog HDL assignment warning at com_rom.v(50): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225786 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(51) " "Verilog HDL assignment warning at com_rom.v(51): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225786 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(52) " "Verilog HDL assignment warning at com_rom.v(52): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225786 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(53) " "Verilog HDL assignment warning at com_rom.v(53): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225787 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(54) " "Verilog HDL assignment warning at com_rom.v(54): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225787 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(55) " "Verilog HDL assignment warning at com_rom.v(55): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225787 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(56) " "Verilog HDL assignment warning at com_rom.v(56): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225787 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(57) " "Verilog HDL assignment warning at com_rom.v(57): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225787 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(58) " "Verilog HDL assignment warning at com_rom.v(58): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225787 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(59) " "Verilog HDL assignment warning at com_rom.v(59): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(60) " "Verilog HDL assignment warning at com_rom.v(60): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(61) " "Verilog HDL assignment warning at com_rom.v(61): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(62) " "Verilog HDL assignment warning at com_rom.v(62): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(63) " "Verilog HDL assignment warning at com_rom.v(63): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(64) " "Verilog HDL assignment warning at com_rom.v(64): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(65) " "Verilog HDL assignment warning at com_rom.v(65): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(66) " "Verilog HDL assignment warning at com_rom.v(66): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(67) " "Verilog HDL assignment warning at com_rom.v(67): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225788 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(68) " "Verilog HDL assignment warning at com_rom.v(68): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(69) " "Verilog HDL assignment warning at com_rom.v(69): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(70) " "Verilog HDL assignment warning at com_rom.v(70): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(71) " "Verilog HDL assignment warning at com_rom.v(71): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(72) " "Verilog HDL assignment warning at com_rom.v(72): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(73) " "Verilog HDL assignment warning at com_rom.v(73): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(74) " "Verilog HDL assignment warning at com_rom.v(74): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3232 32 com_rom.v(75) " "Verilog HDL assignment warning at com_rom.v(75): truncated value with size 3232 to match size of target (32)" {  } { { "../rom_generator/com_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/com_rom.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225789 "|top|adr_to_arm:decoder|com_rom:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_byte_gen next_byte_gen:n " "Elaborating entity \"next_byte_gen\" for hierarchy \"next_byte_gen:n\"" {  } { { "../SM_files/acc.v" "n" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 next_byte_gen.v(32) " "Verilog HDL assignment warning at next_byte_gen.v(32): truncated value with size 32 to match size of target (8)" {  } { { "../SM_files/next_byte_gen.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/next_byte_gen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225795 "|top|next_byte_gen:n"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_r next_byte_gen:n\|memory_r:mem " "Elaborating entity \"memory_r\" for hierarchy \"next_byte_gen:n\|memory_r:mem\"" {  } { { "../SM_files/next_byte_gen.v" "mem" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/next_byte_gen.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225798 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "46 0 255 memory_r.v(26) " "Verilog HDL warning at memory_r.v(26): number of words (46) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../SM_files/memory_r.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory_r.v" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1531273225800 "|top|next_byte_gen:n|memory_r:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_r.v(44) " "Verilog HDL assignment warning at memory_r.v(44): truncated value with size 32 to match size of target (2)" {  } { { "../SM_files/memory_r.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory_r.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225800 "|top|next_byte_gen:n|memory_r:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array.data_a 0 memory_r.v(16) " "Net \"array.data_a\" at memory_r.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../SM_files/memory_r.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory_r.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531273225801 "|top|next_byte_gen:n|memory_r:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array.waddr_a 0 memory_r.v(16) " "Net \"array.waddr_a\" at memory_r.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../SM_files/memory_r.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory_r.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531273225801 "|top|next_byte_gen:n|memory_r:mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array.we_a 0 memory_r.v(16) " "Net \"array.we_a\" at memory_r.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../SM_files/memory_r.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory_r.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1531273225801 "|top|next_byte_gen:n|memory_r:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "../SM_files/acc.v" "sm" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225804 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_name state_machine.v(25) " "Verilog HDL or VHDL warning at state_machine.v(25): object \"state_name\" assigned a value but never read" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1531273225808 "|top|state_machine:sm"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "state_machine.v(38) " "Verilog HDL warning at state_machine.v(38): ignoring unsupported system task" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 38 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1531273225808 "|top|state_machine:sm"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "state_machine.v(43) " "Verilog HDL warning at state_machine.v(43): ignoring unsupported system task" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 43 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1531273225808 "|top|state_machine:sm"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "state_machine.v(56) " "Verilog HDL warning at state_machine.v(56): ignoring unsupported system task" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 56 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1531273225808 "|top|state_machine:sm"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "state_machine.v(111) " "Verilog HDL warning at state_machine.v(111): ignoring unsupported system task" {  } { { "../SM_files/state_machine.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 111 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1531273225808 "|top|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_adr_rom state_machine:sm\|next_adr_rom:nar " "Elaborating entity \"next_adr_rom\" for hierarchy \"state_machine:sm\|next_adr_rom:nar\"" {  } { { "../SM_files/state_machine.v" "nar" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/state_machine.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 next_adr_rom.v(331) " "Verilog HDL assignment warning at next_adr_rom.v(331): truncated value with size 32 to match size of target (9)" {  } { { "../rom_generator/next_adr_rom.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/rom_generator/next_adr_rom.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1531273225814 "|top|state_machine:sm|next_adr_rom:nar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_rom count_rom:c " "Elaborating entity \"count_rom\" for hierarchy \"count_rom:c\"" {  } { { "../SM_files/acc.v" "c" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273225818 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "next_byte_gen:n\|memory_r:mem\|array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"next_byte_gen:n\|memory_r:mem\|array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DSD-Project3.ram0_memory_r_5b578dd.hdl.mif " "Parameter INIT_FILE set to db/DSD-Project3.ram0_memory_r_5b578dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1531273228103 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1531273228103 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1531273228103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "next_byte_gen:n\|memory_r:mem\|altsyncram:array_rtl_0 " "Elaborated megafunction instantiation \"next_byte_gen:n\|memory_r:mem\|altsyncram:array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273228231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "next_byte_gen:n\|memory_r:mem\|altsyncram:array_rtl_0 " "Instantiated megafunction \"next_byte_gen:n\|memory_r:mem\|altsyncram:array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DSD-Project3.ram0_memory_r_5b578dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DSD-Project3.ram0_memory_r_5b578dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1531273228232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1531273228232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb81 " "Found entity 1: altsyncram_eb81" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/sobha/Documents/DSD-SM/Quartus/db/altsyncram_eb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531273228328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273228328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[8\] GND " "Pin \"push_inst\[8\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[9\] GND " "Pin \"push_inst\[9\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[10\] GND " "Pin \"push_inst\[10\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[11\] GND " "Pin \"push_inst\[11\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[12\] GND " "Pin \"push_inst\[12\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[13\] GND " "Pin \"push_inst\[13\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[14\] GND " "Pin \"push_inst\[14\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[15\] GND " "Pin \"push_inst\[15\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[17\] GND " "Pin \"push_inst\[17\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[20\] GND " "Pin \"push_inst\[20\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[23\] GND " "Pin \"push_inst\[23\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[24\] VCC " "Pin \"push_inst\[24\]\" is stuck at VCC" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[27\] GND " "Pin \"push_inst\[27\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[28\] GND " "Pin \"push_inst\[28\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[29\] VCC " "Pin \"push_inst\[29\]\" is stuck at VCC" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[30\] VCC " "Pin \"push_inst\[30\]\" is stuck at VCC" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "push_inst\[31\] VCC " "Pin \"push_inst\[31\]\" is stuck at VCC" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|push_inst[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[0\] GND " "Pin \"oram_iter\[0\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[1\] GND " "Pin \"oram_iter\[1\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[2\] GND " "Pin \"oram_iter\[2\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[3\] GND " "Pin \"oram_iter\[3\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[4\] GND " "Pin \"oram_iter\[4\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[5\] GND " "Pin \"oram_iter\[5\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[6\] GND " "Pin \"oram_iter\[6\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oram_iter\[7\] GND " "Pin \"oram_iter\[7\]\" is stuck at GND" {  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531273230151 "|acc|oram_iter[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531273230151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531273230409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sobha/Documents/DSD-SM/Quartus/output_files/DSD-Project3.map.smsg " "Generated suppressed messages file C:/Users/sobha/Documents/DSD-SM/Quartus/output_files/DSD-Project3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273239301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531273240000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531273240000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "770 " "Implemented 770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531273240291 ""} { "Info" "ICUT_CUT_TM_OPINS" "151 " "Implemented 151 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531273240291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "608 " "Implemented 608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531273240291 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1531273240291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531273240291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531273240458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 06:10:40 2018 " "Processing ended: Wed Jul 11 06:10:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531273240458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531273240458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531273240458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531273240458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1531273272080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531273272096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 06:11:05 2018 " "Processing started: Wed Jul 11 06:11:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531273272096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531273272096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DSD-Project3 -c DSD-Project3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DSD-Project3 -c DSD-Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531273272097 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531273272733 ""}
{ "Info" "0" "" "Project  = DSD-Project3" {  } {  } 0 0 "Project  = DSD-Project3" 0 0 "Fitter" 0 0 1531273272737 ""}
{ "Info" "0" "" "Revision = DSD-Project3" {  } {  } 0 0 "Revision = DSD-Project3" 0 0 "Fitter" 0 0 1531273272737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531273275536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DSD-Project3 EP4CGX150DF31I7AD " "Selected device EP4CGX150DF31I7AD for design \"DSD-Project3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531273275636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531273275923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531273275923 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531273278465 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531273278490 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31C7 " "Device EP4CGX150DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531273279079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531273279079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531273279079 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531273279079 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531273279079 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 1190 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531273279097 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 1192 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531273279097 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 1194 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531273279097 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 1196 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531273279097 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 1198 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531273279097 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531273279097 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531273279107 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1531273279738 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "154 154 " "No exact pin location assignment(s) for 154 pins of 154 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1531273283123 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1531273284507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1531273284515 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1531273284620 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1531273284621 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531273284622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531273284622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1531273284622 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1531273284622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN W15 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531273284858 ""}  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 1184 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531273284858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node reset~input (placed in PIN V15 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531273284858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_byte_gen:n\|memory_r:mem\|data_out\[0\]~0 " "Destination node next_byte_gen:n\|memory_r:mem\|data_out\[0\]~0" {  } { { "../SM_files/memory_r.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/memory_r.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 813 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531273284858 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1531273284858 ""}  } { { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 1185 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531273284858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531273286757 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531273286758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531273286758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531273286761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531273286764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531273286766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531273286766 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531273286767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531273286814 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1531273286816 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531273286816 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "152 unused 2.5V 1 151 0 " "Number of I/O pins in group: 152 (unused VREF, 2.5V VCCIO, 1 input, 151 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1531273286827 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1531273286827 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1531273286827 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1531273286831 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1531273286831 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1531273286831 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531273287373 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1531273287389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531273309741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531273310810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531273311002 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531273328858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531273328859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531273330026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X106_Y46 X117_Y56 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X106_Y46 to location X117_Y56" {  } { { "loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X106_Y46 to location X117_Y56"} { { 12 { 0 ""} 106 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1531273338999 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531273338999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1531273339643 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1531273339643 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531273339643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531273339650 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1531273339713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531273339964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531273341089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531273341370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531273342772 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531273344520 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V W15 " "Pin clk uses I/O standard 2.5 V at W15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 173 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1531273346118 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V V15 " "Pin reset uses I/O standard 2.5 V at V15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { reset } } } { "../SM_files/acc.v" "" { Text "C:/Users/sobha/Documents/DSD-SM/SM_files/acc.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sobha/Documents/DSD-SM/Quartus/" { { 0 { 0 ""} 0 174 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1531273346118 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1531273346118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sobha/Documents/DSD-SM/Quartus/output_files/DSD-Project3.fit.smsg " "Generated suppressed messages file C:/Users/sobha/Documents/DSD-SM/Quartus/output_files/DSD-Project3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531273346408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5775 " "Peak virtual memory: 5775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531273348328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 06:12:28 2018 " "Processing ended: Wed Jul 11 06:12:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531273348328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531273348328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531273348328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531273348328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531273366659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531273366674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 06:12:41 2018 " "Processing started: Wed Jul 11 06:12:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531273366674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531273366674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DSD-Project3 -c DSD-Project3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DSD-Project3 -c DSD-Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531273366675 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531273378397 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531273378738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531273382533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 06:13:02 2018 " "Processing ended: Wed Jul 11 06:13:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531273382533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531273382533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531273382533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531273382533 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531273383523 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531273400887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531273400902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 06:13:14 2018 " "Processing started: Wed Jul 11 06:13:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531273400902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273400902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DSD-Project3 -c DSD-Project3 " "Command: quartus_sta DSD-Project3 -c DSD-Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273400903 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1531273401581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273403417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273403660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273403660 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273404399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273404411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273405781 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1531273405786 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531273405859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.560 " "Worst-case setup slack is 7.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273405959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273405959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.560               0.000 clk  " "    7.560               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273405959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273405959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273405996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273405996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk  " "    0.315               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273405996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273405996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273406030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273406060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.729 " "Worst-case minimum pulse width slack is 9.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273406090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273406090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 clk  " "    9.729               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273406090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273406090 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531273406325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273406410 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273408265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273408584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.905 " "Worst-case setup slack is 8.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.905               0.000 clk  " "    8.905               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273408653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clk  " "    0.326               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273408682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273408706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273408732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.717 " "Worst-case minimum pulse width slack is 9.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.717               0.000 clk  " "    9.717               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273408761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273408761 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1531273408952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273409225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.341 " "Worst-case setup slack is 14.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.341               0.000 clk  " "   14.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273409247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 clk  " "    0.123               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273409269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273409301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273409334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.412 " "Worst-case minimum pulse width slack is 9.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 clk  " "    9.412               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531273409360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273409360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273411483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273411496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531273412002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 06:13:32 2018 " "Processing ended: Wed Jul 11 06:13:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531273412002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531273412002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531273412002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273412002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1531273433042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531273433078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 06:13:45 2018 " "Processing started: Wed Jul 11 06:13:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531273433078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531273433078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DSD-Project3 -c DSD-Project3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DSD-Project3 -c DSD-Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531273433079 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3_7_1200mv_100c_slow.vo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3_7_1200mv_100c_slow.vo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273446931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3_7_1200mv_-40c_slow.vo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3_7_1200mv_-40c_slow.vo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273447841 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3_min_1200mv_-40c_fast.vo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3_min_1200mv_-40c_fast.vo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273448519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3.vo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3.vo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273449116 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3_7_1200mv_100c_v_slow.sdo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273449507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3_7_1200mv_-40c_v_slow.sdo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273449884 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3_min_1200mv_-40c_v_fast.sdo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273450319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DSD-Project3_v.sdo C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/ simulation " "Generated file DSD-Project3_v.sdo in folder \"C:/Users/sobha/Documents/DSD-SM/Quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531273450707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531273451067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 06:14:11 2018 " "Processing ended: Wed Jul 11 06:14:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531273451067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531273451067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531273451067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531273451067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531273452144 ""}
