<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: sdl_ecc_soc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM64x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sdl__ecc__soc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sdl_ecc_soc.h File Reference<div class="ingroups"><a class="el" href="group__SDL__ECC__MODULE.html">APIs for SDL ECC</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>Header file contains MemEntries, RamIdTables, aggrTables and aggrBaseAddressTable. </p>
<h1><a class="anchor" id="autotoc_md2330"></a>
declarations for SDL ECC interface.</h1>
</div>
<p><a href="sdl__ecc__soc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac863567d15e6109262bc3cab87681978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gac863567d15e6109262bc3cab87681978">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac863567d15e6109262bc3cab87681978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa271025e10419235eea2872165637954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaa271025e10419235eea2872165637954">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gaa271025e10419235eea2872165637954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1847aff1e5dc5d887de40129d50bb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga1847aff1e5dc5d887de40129d50bb1f5">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga1847aff1e5dc5d887de40129d50bb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b670e4e633fbb352ac2b3b3198368d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga45b670e4e633fbb352ac2b3b3198368d">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga45b670e4e633fbb352ac2b3b3198368d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac390fe90f3e95af42b8939ff5ebf0f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gac390fe90f3e95af42b8939ff5ebf0f06">SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac390fe90f3e95af42b8939ff5ebf0f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aaff7664430dcef312a2b7a27d2092f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5aaff7664430dcef312a2b7a27d2092f">SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga5aaff7664430dcef312a2b7a27d2092f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60428e24b310e5d9ffdeeac0f40654a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga60428e24b310e5d9ffdeeac0f40654a2">SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga60428e24b310e5d9ffdeeac0f40654a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f85bfd33db516ebc5ac76ae29a1420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga06f85bfd33db516ebc5ac76ae29a1420">SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga06f85bfd33db516ebc5ac76ae29a1420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe024a9ab160feba11aa2afce6e44dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gafe024a9ab160feba11aa2afce6e44dd5">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafe024a9ab160feba11aa2afce6e44dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ded445af19e4c697941aaa06166857e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga3ded445af19e4c697941aaa06166857e">SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3ded445af19e4c697941aaa06166857e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa6dad107f8ee3784945bd7be3aa33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaeaa6dad107f8ee3784945bd7be3aa33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014089d32986518238a85af084e3c3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014089d32986518238a85af084e3c3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf6e689b76eb6d2adee51a401b97277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gacbf6e689b76eb6d2adee51a401b97277">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacbf6e689b76eb6d2adee51a401b97277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058944fc7bc16e02a62c411509c99351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga058944fc7bc16e02a62c411509c99351">SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga058944fc7bc16e02a62c411509c99351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c499f1a8e43f0d9ebd42c6bf310951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga40c499f1a8e43f0d9ebd42c6bf310951">SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga40c499f1a8e43f0d9ebd42c6bf310951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e024d7559328193fb7ade04d197e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga13e024d7559328193fb7ade04d197e1e">SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga13e024d7559328193fb7ade04d197e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f67795918186bcc82c8e572d3b6ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaf0f67795918186bcc82c8e572d3b6ad7">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf0f67795918186bcc82c8e572d3b6ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015d24afa5e8384395878f5bce678bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga015d24afa5e8384395878f5bce678bc2">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga015d24afa5e8384395878f5bce678bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dc3c4800319a8744026c60e363dec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga53dc3c4800319a8744026c60e363dec2">SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga53dc3c4800319a8744026c60e363dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fed526feff15b8a26c98f79f2a9b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae3fed526feff15b8a26c98f79f2a9b4b">SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae3fed526feff15b8a26c98f79f2a9b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cb52b66ae88695971f933e577d2102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga28cb52b66ae88695971f933e577d2102">SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga28cb52b66ae88695971f933e577d2102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3279ee10f16d9426416162fa3dbc38ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga3279ee10f16d9426416162fa3dbc38ab">SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3279ee10f16d9426416162fa3dbc38ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadad75af119b24525cab0336acb0003f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaadad75af119b24525cab0336acb0003f">SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaadad75af119b24525cab0336acb0003f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f6ad2614811f9312b3517b77dc284b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5f6ad2614811f9312b3517b77dc284b0">SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5f6ad2614811f9312b3517b77dc284b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad023ff18b59aedf087163af41ab0f762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gad023ff18b59aedf087163af41ab0f762">SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad023ff18b59aedf087163af41ab0f762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7891877333234053f56423b9b627efed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga7891877333234053f56423b9b627efed">SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7891877333234053f56423b9b627efed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdeb26f0df0129bc37cae54d4fda068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gadbdeb26f0df0129bc37cae54d4fda068">SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadbdeb26f0df0129bc37cae54d4fda068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7e996e14b54e6c03223f811e1ba8bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga4e7e996e14b54e6c03223f811e1ba8bd">SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4e7e996e14b54e6c03223f811e1ba8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9299ff1ca77d2815e4ca795c37be43fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga9299ff1ca77d2815e4ca795c37be43fe">SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9299ff1ca77d2815e4ca795c37be43fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3c40098df921691c723f50b4814f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaaaf3c40098df921691c723f50b4814f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e7b7ed1cbf0891662a1d008b476d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa4e7b7ed1cbf0891662a1d008b476d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a4dd8b498ae878f2c1fcad8883ca7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga35a4dd8b498ae878f2c1fcad8883ca7c">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga35a4dd8b498ae878f2c1fcad8883ca7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0a00ae0a2c3ad6f9d12129941069b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga4e0a00ae0a2c3ad6f9d12129941069b5">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4e0a00ae0a2c3ad6f9d12129941069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aac585962ea7b82206df4b8a2f379cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga6aac585962ea7b82206df4b8a2f379cd">SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6aac585962ea7b82206df4b8a2f379cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6add3399bb9f8d48b985d5cab4c7e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gab6add3399bb9f8d48b985d5cab4c7e35">SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gab6add3399bb9f8d48b985d5cab4c7e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219d7305e00704799009d27ea235c1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga219d7305e00704799009d27ea235c1b3">SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga219d7305e00704799009d27ea235c1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc0e854dc39ceed31bde5e3ca29a69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaacc0e854dc39ceed31bde5e3ca29a69d">SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaacc0e854dc39ceed31bde5e3ca29a69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a0cb623bb1edb8bdbb55f6e35949a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga22a0cb623bb1edb8bdbb55f6e35949a7">SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga22a0cb623bb1edb8bdbb55f6e35949a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f3eb3916738968c39c79f7e5301287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaf7f3eb3916738968c39c79f7e5301287">SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf7f3eb3916738968c39c79f7e5301287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb751c2706373c3bf2f581eb7fceaa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga7eb751c2706373c3bf2f581eb7fceaa0">SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7eb751c2706373c3bf2f581eb7fceaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311bcd98ec974395e948fd5dad2c7212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga311bcd98ec974395e948fd5dad2c7212">SDL_ECC_Base_Address_TOTAL_ENTRIES</a>&#160;&#160;&#160;(40U)</td></tr>
<tr class="separator:ga311bcd98ec974395e948fd5dad2c7212"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gac882ce855d0ff67a1a7b4d47edb9b292"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gac882ce855d0ff67a1a7b4d47edb9b292">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gac863567d15e6109262bc3cab87681978">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gac882ce855d0ff67a1a7b4d47edb9b292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f0939934f624709dc8a27f88f1c332"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga52f0939934f624709dc8a27f88f1c332">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gaa271025e10419235eea2872165637954">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga52f0939934f624709dc8a27f88f1c332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda5714fd326f78e20d13f8a2ca59d88"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gabda5714fd326f78e20d13f8a2ca59d88">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga1847aff1e5dc5d887de40129d50bb1f5">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gabda5714fd326f78e20d13f8a2ca59d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08fd0d966783cdb4ef007cec3aa5dc96"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga08fd0d966783cdb4ef007cec3aa5dc96">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga45b670e4e633fbb352ac2b3b3198368d">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga08fd0d966783cdb4ef007cec3aa5dc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc9208458383c047c1ec158252e76c1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga2cc9208458383c047c1ec158252e76c1">SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gac390fe90f3e95af42b8939ff5ebf0f06">SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga2cc9208458383c047c1ec158252e76c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3617413c5c66692ae544374b9285c216"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga3617413c5c66692ae544374b9285c216">SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga5aaff7664430dcef312a2b7a27d2092f">SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga3617413c5c66692ae544374b9285c216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd52acb279cff38b8903aee5b48da82"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaecd52acb279cff38b8903aee5b48da82">SDL_DMASS0_DMSS_AM64_ECCAGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga60428e24b310e5d9ffdeeac0f40654a2">SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gaecd52acb279cff38b8903aee5b48da82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc00d293b487fb39e8055524841ee45"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaacc00d293b487fb39e8055524841ee45">SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga06f85bfd33db516ebc5ac76ae29a1420">SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gaacc00d293b487fb39e8055524841ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff79812a2d73bc4e01185fbef2d97bf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5ff79812a2d73bc4e01185fbef2d97bf">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gafe024a9ab160feba11aa2afce6e44dd5">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga5ff79812a2d73bc4e01185fbef2d97bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a13ef951e8bb7027d17bc460ebcf0e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga56a13ef951e8bb7027d17bc460ebcf0e">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gacbf6e689b76eb6d2adee51a401b97277">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga56a13ef951e8bb7027d17bc460ebcf0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98d277b047bf07fcfd947bd0cb27be7"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaa98d277b047bf07fcfd947bd0cb27be7">SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga3ded445af19e4c697941aaa06166857e">SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gaa98d277b047bf07fcfd947bd0cb27be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3751f66c0bd6d6985a57c814c607a22"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gad3751f66c0bd6d6985a57c814c607a22">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gaeaa6dad107f8ee3784945bd7be3aa33d">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gad3751f66c0bd6d6985a57c814c607a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47c7eaf351d2a4d20c1e57f902c3353"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gac47c7eaf351d2a4d20c1e57f902c3353">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga014089d32986518238a85af084e3c3b1">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gac47c7eaf351d2a4d20c1e57f902c3353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad758534b35ed0a4372fd7d46042f8a2f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gad758534b35ed0a4372fd7d46042f8a2f">SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga058944fc7bc16e02a62c411509c99351">SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gad758534b35ed0a4372fd7d46042f8a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673c6577bce572d40945e72dfff3ac9a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga673c6577bce572d40945e72dfff3ac9a">SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga40c499f1a8e43f0d9ebd42c6bf310951">SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga673c6577bce572d40945e72dfff3ac9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c6159749c4c89a9af99787de77685"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5f9c6159749c4c89a9af99787de77685">SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga13e024d7559328193fb7ade04d197e1e">SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga5f9c6159749c4c89a9af99787de77685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga883e4996e6f6be1fcc3e9031593a1ef1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga883e4996e6f6be1fcc3e9031593a1ef1">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries</a> [SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga883e4996e6f6be1fcc3e9031593a1ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d3d5617f2fb72838bf54b0140393e0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaa3d3d5617f2fb72838bf54b0140393e0">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries</a> [SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:gaa3d3d5617f2fb72838bf54b0140393e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89bf0c2cc39f52f5d694fafa79238653"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga89bf0c2cc39f52f5d694fafa79238653">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries</a> [SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga89bf0c2cc39f52f5d694fafa79238653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e257852640805f406d677f369cf8c6b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga7e257852640805f406d677f369cf8c6b">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries</a> [SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga7e257852640805f406d677f369cf8c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf23a0315c91b0494e2e3c459977e22a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gabf23a0315c91b0494e2e3c459977e22a">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga015d24afa5e8384395878f5bce678bc2">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gabf23a0315c91b0494e2e3c459977e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5940c75b6ee87134cd69388f4fcf9568"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5940c75b6ee87134cd69388f4fcf9568">SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga53dc3c4800319a8744026c60e363dec2">SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga5940c75b6ee87134cd69388f4fcf9568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8602a6cc20f81fa29d1f7394ccb6ff7b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga8602a6cc20f81fa29d1f7394ccb6ff7b">SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gae3fed526feff15b8a26c98f79f2a9b4b">SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga8602a6cc20f81fa29d1f7394ccb6ff7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990160e523e531308dcbbec5bffc88c5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga990160e523e531308dcbbec5bffc88c5">SDL_DMSC0_DMSC_LITE_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga28cb52b66ae88695971f933e577d2102">SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga990160e523e531308dcbbec5bffc88c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ecdb0dcc6bddf282ae5e132f27241a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga19ecdb0dcc6bddf282ae5e132f27241a">SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga3279ee10f16d9426416162fa3dbc38ab">SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga19ecdb0dcc6bddf282ae5e132f27241a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bcb19d34f1745cfcd7e7c1337e39ba1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga2bcb19d34f1745cfcd7e7c1337e39ba1">SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gaadad75af119b24525cab0336acb0003f">SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga2bcb19d34f1745cfcd7e7c1337e39ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856b6951a713401ae098fe8b407ebc4a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga856b6951a713401ae098fe8b407ebc4a">SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga5f6ad2614811f9312b3517b77dc284b0">SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga856b6951a713401ae098fe8b407ebc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879ce939fbbf1aeeae41389c6bad1f45"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga879ce939fbbf1aeeae41389c6bad1f45">SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gad023ff18b59aedf087163af41ab0f762">SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga879ce939fbbf1aeeae41389c6bad1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8de4c133efb6c09d65889fdee85596e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaf8de4c133efb6c09d65889fdee85596e">SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga7891877333234053f56423b9b627efed">SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gaf8de4c133efb6c09d65889fdee85596e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38795de79eabb4f1d54addb6671d1239"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga38795de79eabb4f1d54addb6671d1239">SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gadbdeb26f0df0129bc37cae54d4fda068">SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga38795de79eabb4f1d54addb6671d1239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8d2a040ae694bc6ef2707ac5d7f95c8"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae8d2a040ae694bc6ef2707ac5d7f95c8">SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga4e7e996e14b54e6c03223f811e1ba8bd">SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gae8d2a040ae694bc6ef2707ac5d7f95c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30721cbd8dcd14c684e742a704df6bf3"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga30721cbd8dcd14c684e742a704df6bf3">SDL_ECC_AGGR1_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga9299ff1ca77d2815e4ca795c37be43fe">SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga30721cbd8dcd14c684e742a704df6bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b33461dd697008d946f58f1eb01f8a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga64b33461dd697008d946f58f1eb01f8a">SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_groupEntries</a> [SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga64b33461dd697008d946f58f1eb01f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e19b972054d50e6b6c40323b26f2e1"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga94e19b972054d50e6b6c40323b26f2e1">SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga94e19b972054d50e6b6c40323b26f2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1df9e5dcf5a0bd32ee5a159fe15a862"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae1df9e5dcf5a0bd32ee5a159fe15a862">SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries</a> [SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:gae1df9e5dcf5a0bd32ee5a159fe15a862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c33b634bc73b61db12702a7f76a024"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga87c33b634bc73b61db12702a7f76a024">SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries</a> [SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga87c33b634bc73b61db12702a7f76a024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a046e4cf558e0436c553906de52386"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gab4a046e4cf558e0436c553906de52386">SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries</a> [SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:gab4a046e4cf558e0436c553906de52386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884c1f92d6345cc8c3159f2305cd1853"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga884c1f92d6345cc8c3159f2305cd1853">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gaaaf3c40098df921691c723f50b4814f5">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga884c1f92d6345cc8c3159f2305cd1853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa9b68e4d77945f7988e12014811a23"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga9aa9b68e4d77945f7988e12014811a23">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga9aa9b68e4d77945f7988e12014811a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0d64c5ad62e0fc54847b99cf2c5e16"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga9c0d64c5ad62e0fc54847b99cf2c5e16">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gaa4e7b7ed1cbf0891662a1d008b476d65">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga9c0d64c5ad62e0fc54847b99cf2c5e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05112a2aaa06605bec8b9d6bda37ba4"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gad05112a2aaa06605bec8b9d6bda37ba4">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries</a> [SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:gad05112a2aaa06605bec8b9d6bda37ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c64e6f00b477b43811173c505466275"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga8c64e6f00b477b43811173c505466275">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga35a4dd8b498ae878f2c1fcad8883ca7c">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga8c64e6f00b477b43811173c505466275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbaa5df79284559d60234250e49fad25"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gafbaa5df79284559d60234250e49fad25">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga4e0a00ae0a2c3ad6f9d12129941069b5">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gafbaa5df79284559d60234250e49fad25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eaadcb424cc8e824a6886f8a0f95d09"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga7eaadcb424cc8e824a6886f8a0f95d09">SDL_MCU_M4FSS0_BLAZAR_ECC_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga6aac585962ea7b82206df4b8a2f379cd">SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga7eaadcb424cc8e824a6886f8a0f95d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c1d512ae9ab03cfaf06afa345ab3467"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga7c1d512ae9ab03cfaf06afa345ab3467">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga7c1d512ae9ab03cfaf06afa345ab3467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674d0d32b3512861a80fb0eecd85d8ca"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga674d0d32b3512861a80fb0eecd85d8ca">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga674d0d32b3512861a80fb0eecd85d8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3b52b2e9fd9e9671bae55d1a7e60d7"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaaf3b52b2e9fd9e9671bae55d1a7e60d7">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:gaaf3b52b2e9fd9e9671bae55d1a7e60d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cfdfaa1bc542056ca7c22ca4b4406e6"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga9cfdfaa1bc542056ca7c22ca4b4406e6">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga9cfdfaa1bc542056ca7c22ca4b4406e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b04047c528a15871701e53dcb14dd5e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga8b04047c528a15871701e53dcb14dd5e">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga8b04047c528a15871701e53dcb14dd5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d43e230c4db4c83e96a24483d643d6"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga48d43e230c4db4c83e96a24483d643d6">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga48d43e230c4db4c83e96a24483d643d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa5fc17daa39b1cc0684ec3967a7675"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5aa5fc17daa39b1cc0684ec3967a7675">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga5aa5fc17daa39b1cc0684ec3967a7675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c04560a1810a18d82a46fead8ef585a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga6c04560a1810a18d82a46fead8ef585a">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga6c04560a1810a18d82a46fead8ef585a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c0a1af0813064541d53d3f0824cf75"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga42c0a1af0813064541d53d3f0824cf75">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga42c0a1af0813064541d53d3f0824cf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59778941b2bd1fedebb697187032c65f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga59778941b2bd1fedebb697187032c65f">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga59778941b2bd1fedebb697187032c65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247c163f56793ac3f02a00a8b01b37a2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga247c163f56793ac3f02a00a8b01b37a2">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga247c163f56793ac3f02a00a8b01b37a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001d7f7d013d858e7e3f5c1a5a2b9d22"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__GrpChkConfig__t.html">SDL_GrpChkConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga001d7f7d013d858e7e3f5c1a5a2b9d22">SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_groupEntries</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_MAX_NUM_CHECKERS]</td></tr>
<tr class="separator:ga001d7f7d013d858e7e3f5c1a5a2b9d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9cd4befd630dc68e414cff9d15187"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga1bb9cd4befd630dc68e414cff9d15187">SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gab6add3399bb9f8d48b985d5cab4c7e35">SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga1bb9cd4befd630dc68e414cff9d15187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58862b58eefe40b6ac92e837bbef929f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga58862b58eefe40b6ac92e837bbef929f">SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga219d7305e00704799009d27ea235c1b3">SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga58862b58eefe40b6ac92e837bbef929f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fea948a2ad6b05eeb48de555b93e87"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga34fea948a2ad6b05eeb48de555b93e87">SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gaacc0e854dc39ceed31bde5e3ca29a69d">SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga34fea948a2ad6b05eeb48de555b93e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc96e765b6d3367fdd99261be38afd98"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gacc96e765b6d3367fdd99261be38afd98">SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga22a0cb623bb1edb8bdbb55f6e35949a7">SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:gacc96e765b6d3367fdd99261be38afd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387fd3747aa220590bac71c489a2de5b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga387fd3747aa220590bac71c489a2de5b">SDL_ECC_AGGR0_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#gaf7f3eb3916738968c39c79f7e5301287">SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga387fd3747aa220590bac71c489a2de5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226c127d150e65f4c09a21f816cbaf2d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__MemConfig__t.html">SDL_MemConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga226c127d150e65f4c09a21f816cbaf2d">SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_MemEntries</a> [<a class="el" href="group__SDL__ECC__memEntries.html#ga7eb751c2706373c3bf2f581eb7fceaa0">SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES</a>]</td></tr>
<tr class="separator:ga226c127d150e65f4c09a21f816cbaf2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea47df8daac71057ddae12c19f4b657"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gacea47df8daac71057ddae12c19f4b657">SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable</a> [SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gacea47df8daac71057ddae12c19f4b657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e1c5d046c741a4faa9b5922df4a0cd"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga62e1c5d046c741a4faa9b5922df4a0cd">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_NUM_RAMS]</td></tr>
<tr class="separator:ga62e1c5d046c741a4faa9b5922df4a0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8e959e921e7f92a71676a088c0042a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga9a8e959e921e7f92a71676a088c0042a">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_NUM_RAMS]</td></tr>
<tr class="separator:ga9a8e959e921e7f92a71676a088c0042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d4e1945ca89b3bf8a196349e78824d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae0d4e1945ca89b3bf8a196349e78824d">SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable</a> [SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_NUM_RAMS]</td></tr>
<tr class="separator:gae0d4e1945ca89b3bf8a196349e78824d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419520f53e161e2f328b343b13690937"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga419520f53e161e2f328b343b13690937">SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable</a> [SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga419520f53e161e2f328b343b13690937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de7efc3e79c41744534dca0c45e44a0"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga5de7efc3e79c41744534dca0c45e44a0">SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable</a> [SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga5de7efc3e79c41744534dca0c45e44a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b420b308c562f565a131523ac62f1d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae4b420b308c562f565a131523ac62f1d">SDL_DMASS0_DMSS_AM64_ECCAGGR_RamIdTable</a> [SDL_DMASS0_DMSS_AM64_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:gae4b420b308c562f565a131523ac62f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4078fde022c0c1cb7ee2ea41dde89bb5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga4078fde022c0c1cb7ee2ea41dde89bb5">SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga4078fde022c0c1cb7ee2ea41dde89bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc65cb88aacc4bd6f2a4b1ccde70f4a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga3bc65cb88aacc4bd6f2a4b1ccde70f4a">SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable</a> [SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga3bc65cb88aacc4bd6f2a4b1ccde70f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c939071cbca6e1e94ffac38728183eb"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga8c939071cbca6e1e94ffac38728183eb">SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable</a> [SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga8c939071cbca6e1e94ffac38728183eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab810d4607c00f43afe911a3e1e49409d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gab810d4607c00f43afe911a3e1e49409d">SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable</a> [SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gab810d4607c00f43afe911a3e1e49409d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a5eaeca316084b056fd952e9ab7ff5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga56a5eaeca316084b056fd952e9ab7ff5">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:ga56a5eaeca316084b056fd952e9ab7ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc734955cb68d471344b9238c29026f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gacdc734955cb68d471344b9238c29026f">SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:gacdc734955cb68d471344b9238c29026f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97b8384e0462570810c747319448ec5"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae97b8384e0462570810c747319448ec5">SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RamIdTable</a> [SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gae97b8384e0462570810c747319448ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67303232ff929835223b2fa2caffa27b"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga67303232ff929835223b2fa2caffa27b">SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RamIdTable</a> [SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga67303232ff929835223b2fa2caffa27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb6fdf1fcb50894f0f3a017aee5e658"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gabeb6fdf1fcb50894f0f3a017aee5e658">SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RamIdTable</a> [SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gabeb6fdf1fcb50894f0f3a017aee5e658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca6c2720605b786d15401f28133bd6d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gacca6c2720605b786d15401f28133bd6d">SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable</a> [SDL_VTM0_K3VTM_N16FFC_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:gacca6c2720605b786d15401f28133bd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafab6c5c2aa1e1b2bec8533d4af33b4d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaafab6c5c2aa1e1b2bec8533d4af33b4d">SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable</a> [SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gaafab6c5c2aa1e1b2bec8533d4af33b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63db51bc59a1e8b294a96a0d2c7f6452"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga63db51bc59a1e8b294a96a0d2c7f6452">SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RamIdTable</a> [SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga63db51bc59a1e8b294a96a0d2c7f6452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga310dfaa8b158393f14dfaa86681f52cf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga310dfaa8b158393f14dfaa86681f52cf">SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RamIdTable</a> [SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga310dfaa8b158393f14dfaa86681f52cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed923d699ece1bfd88fb53e0fe8d0136"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaed923d699ece1bfd88fb53e0fe8d0136">SDL_DMSC0_DMSC_LITE_RamIdTable</a> [SDL_DMSC0_DMSC_LITE_NUM_RAMS]</td></tr>
<tr class="separator:gaed923d699ece1bfd88fb53e0fe8d0136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6388ca53f50270332943bb65d0237442"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga6388ca53f50270332943bb65d0237442">SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga6388ca53f50270332943bb65d0237442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf8681a60c0c2f049312eba98feb88d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga0cf8681a60c0c2f049312eba98feb88d">SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga0cf8681a60c0c2f049312eba98feb88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf8b8b431062147472421604d50a83c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gabbf8b8b431062147472421604d50a83c">SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gabbf8b8b431062147472421604d50a83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac58fa1df475535afd2b9b344714f1e2"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaac58fa1df475535afd2b9b344714f1e2">SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gaac58fa1df475535afd2b9b344714f1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c98aae4bd4e8a42d2c681e5908628de"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga4c98aae4bd4e8a42d2c681e5908628de">SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga4c98aae4bd4e8a42d2c681e5908628de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27289ea3de8e5d9e1f9a7243c8c72555"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga27289ea3de8e5d9e1f9a7243c8c72555">SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga27289ea3de8e5d9e1f9a7243c8c72555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2484d954a562f288b7aff02953b104"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga1f2484d954a562f288b7aff02953b104">SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RamIdTable</a> [SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga1f2484d954a562f288b7aff02953b104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0eecceeadd2a1a94b42e4b1b8cc388d"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gab0eecceeadd2a1a94b42e4b1b8cc388d">SDL_ECC_AGGR1_RamIdTable</a> [SDL_ECC_AGGR1_NUM_RAMS]</td></tr>
<tr class="separator:gab0eecceeadd2a1a94b42e4b1b8cc388d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15af654cb220783095ee620ce37c167a"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga15af654cb220783095ee620ce37c167a">SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga15af654cb220783095ee620ce37c167a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3acbc7295f671498fc9d6961f8a533c"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gad3acbc7295f671498fc9d6961f8a533c">SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable</a> [SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gad3acbc7295f671498fc9d6961f8a533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818105acd38921be803b95154557079f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga818105acd38921be803b95154557079f">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RamIdTable</a> [SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_NUM_RAMS]</td></tr>
<tr class="separator:ga818105acd38921be803b95154557079f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac639c023346143671d4203d5ad4de0f"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaac639c023346143671d4203d5ad4de0f">SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RamIdTable</a> [SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_NUM_RAMS]</td></tr>
<tr class="separator:gaac639c023346143671d4203d5ad4de0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d57cf2ea42a7b3f79760818381ba4e"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gaa9d57cf2ea42a7b3f79760818381ba4e">SDL_MCU_M4FSS0_BLAZAR_ECC_RamIdTable</a> [SDL_MCU_M4FSS0_BLAZAR_ECC_NUM_RAMS]</td></tr>
<tr class="separator:gaa9d57cf2ea42a7b3f79760818381ba4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2de013f3e5dc2926aa592778e01256"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gacd2de013f3e5dc2926aa592778e01256">SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable</a> [SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gacd2de013f3e5dc2926aa592778e01256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1be3508be76f15c0354c90814247cf"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga1d1be3508be76f15c0354c90814247cf">SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable</a> [SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga1d1be3508be76f15c0354c90814247cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4493989d162dab4a2699c56961825dc"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gae4493989d162dab4a2699c56961825dc">SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable</a> [SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:gae4493989d162dab4a2699c56961825dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9814735aa9c0da8e828fac9195d7d931"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga9814735aa9c0da8e828fac9195d7d931">SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable</a> [SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga9814735aa9c0da8e828fac9195d7d931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c7b5a8eca50438e6307a1c8265ed26"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#gad0c7b5a8eca50438e6307a1c8265ed26">SDL_ECC_AGGR0_RamIdTable</a> [SDL_ECC_AGGR0_NUM_RAMS]</td></tr>
<tr class="separator:gad0c7b5a8eca50438e6307a1c8265ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718adbcff1c649d614971e4f68c9f795"><td class="memItemLeft" align="right" valign="top">static const <a class="el" href="structSDL__RAMIdEntry__t.html">SDL_RAMIdEntry_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__memEntries.html#ga718adbcff1c649d614971e4f68c9f795">SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RamIdTable</a> [SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_NUM_RAMS]</td></tr>
<tr class="separator:ga718adbcff1c649d614971e4f68c9f795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159d56ecc0ab0e8be9b20ff60c1775c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSDL__ecc__aggrRegs.html">SDL_ecc_aggrRegs</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDL__ECC__MODULE.html#ga159d56ecc0ab0e8be9b20ff60c1775c1">SDL_ECC_aggrTransBaseAddressTable</a> [SDL_ECC_MEMTYPE_MAX]</td></tr>
<tr class="separator:ga159d56ecc0ab0e8be9b20ff60c1775c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_f8e0a1ffeca776614a9a121bf4660feb.html">sdl</a></li><li class="navelem"><a class="el" href="dir_6767db920810d9543ff05ea3b5b3c5b2.html">ecc</a></li><li class="navelem"><a class="el" href="dir_6e6578bbc6b166d2122d2999f5cee597.html">soc</a></li><li class="navelem"><a class="el" href="dir_67ac3e3707280ef8d47852100d9160a8.html">am64x_am243x</a></li><li class="navelem"><a class="el" href="sdl__ecc__soc_8h.html">sdl_ecc_soc.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
