// Seed: 2783300255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : -1] id_6;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  xor primCall (id_1, id_3, id_7, id_5, id_4);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_4,
      id_3
  );
  output wire id_2;
  output wire id_1;
  logic [1 : 1  |  id_6] id_8;
  wire id_9;
  ;
endmodule
