

================================================================
== Vitis HLS Report for 'compression_Pipeline_LPF_Loop'
================================================================
* Date:           Thu Apr 25 16:16:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       int_to_short (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.482 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6181|     6181|  61.810 us|  61.810 us|  6181|  6181|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LPF_Loop  |     6179|     6179|        20|         14|         14|   441|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    107|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     340|    242|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    128|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     408|    477|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |srem_11ns_10ns_9_15_1_U1  |srem_11ns_10ns_9_15_1  |        0|   0|  340|  242|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                     |                       |        0|   0|  340|  242|    0|
    +--------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_8ns_16s_24_4_1_U2  |mul_mul_8ns_16s_24_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |lpf_coefficients_U  |compression_Pipeline_LPF_Loop_lpf_coefficients_ROM_AUTO_1R  |        1|  0|   0|    0|   441|    8|     1|         3528|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                            |        1|  0|   0|    0|   441|    8|     1|         3528|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln178_fu_222_p2      |         +|   0|  0|  23|          16|          16|
    |grp_fu_132_p0            |         +|   0|  0|  12|          11|          11|
    |i_4_fu_116_p2            |         +|   0|  0|  14|           9|           1|
    |ret_V_fu_196_p2          |         +|   0|  0|  14|           9|           1|
    |icmp_ln1049_fu_190_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln174_fu_110_p2     |      icmp|   0|  0|  11|           9|           8|
    |ret_V_4_fu_210_p3        |    select|   0|  0|   9|           1|           9|
    |select_ln1048_fu_202_p3  |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 107|          73|          58|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         15|    1|         15|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|    9|         18|
    |empty_fu_54                  |   9|          2|   16|         32|
    |i_fu_50                      |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 128|         29|   39|         91|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln178_reg_294            |  16|   0|   16|          0|
    |ap_CS_fsm                    |  14|   0|   14|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_fu_54                  |  16|   0|   16|          0|
    |i_3_reg_260                  |   9|   0|    9|          0|
    |i_fu_50                      |   9|   0|    9|          0|
    |icmp_ln174_reg_265           |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  68|   0|   68|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  compression_Pipeline_LPF_Loop|  return value|
|trunc_ln7               |   in|   11|     ap_none|                      trunc_ln7|        scalar|
|values_buffer_address0  |  out|    9|   ap_memory|                  values_buffer|         array|
|values_buffer_ce0       |  out|    1|   ap_memory|                  values_buffer|         array|
|values_buffer_q0        |   in|   16|   ap_memory|                  values_buffer|         array|
|p_out                   |  out|   16|      ap_vld|                          p_out|       pointer|
|p_out_ap_vld            |  out|    1|      ap_vld|                          p_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

