

================================================================
== Vivado HLS Report for 'translator_transform'
================================================================
* Date:           Mon Dec 11 13:07:00 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        translator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 

* FSM state operations: 

 <State 1> : 2.82ns
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%val_V = call i10 @_ssdm_op_Read.ap_auto.volatile.i10P(i10* %number)" [translator.cpp:46]
ST_1 : Operation 17 [14/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 2.82ns
ST_2 : Operation 18 [13/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 6.35ns
ST_3 : Operation 19 [12/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext1_cast = zext i10 %val_V to i22" [translator.cpp:49]
ST_3 : Operation 21 [1/1] (6.35ns)   --->   "%mul2 = mul i22 1639, %zext1_cast" [translator.cpp:49]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%div_cast = call i7 @_ssdm_op_PartSelect.i7.i22.i32.i32(i22 %mul2, i32 14, i32 20)" [translator.cpp:49]
ST_3 : Operation 23 [1/1] (6.35ns)   --->   "%mul = mul i22 1311, %zext1_cast" [translator.cpp:50]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%div1_cast = call i4 @_ssdm_op_PartSelect.i4.i22.i32.i32(i22 %mul, i32 17, i32 20)" [translator.cpp:50]
ST_3 : Operation 25 [1/1] (1.43ns)   --->   "%tmp_6 = icmp ult i10 %val_V, -24" [translator.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 2.82ns
ST_4 : Operation 26 [11/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [11/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 2.82ns
ST_5 : Operation 28 [10/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [10/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 2.82ns
ST_6 : Operation 30 [9/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [9/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 2.82ns
ST_7 : Operation 32 [8/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 33 [8/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 2.82ns
ST_8 : Operation 34 [7/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 35 [7/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 2.82ns
ST_9 : Operation 36 [6/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [6/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.82ns
ST_10 : Operation 38 [5/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 39 [5/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.82ns
ST_11 : Operation 40 [4/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 41 [4/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.82ns
ST_12 : Operation 42 [3/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [3/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.40ns
ST_13 : Operation 44 [2/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 45 [2/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 46 [1/1] (1.21ns)   --->   "%tmp_3 = icmp ult i4 %div1_cast, -6" [translator.cpp:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 47 [1/1] (1.49ns)   --->   "%tmp_5 = add i4 6, %div1_cast" [translator.cpp:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 48 [1/1] (1.15ns)   --->   "%tmp_4 = select i1 %tmp_3, i4 %div1_cast, i4 %tmp_5" [translator.cpp:50]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%valor_assign_2 = zext i4 %tmp_4 to i32" [translator.cpp:50]
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%translator_digits_ad_2 = getelementptr [4 x i32]* %translator_digits, i64 0, i64 2" [translator.cpp:50]
ST_13 : Operation 51 [1/1] (1.75ns)   --->   "store i32 %valor_assign_2, i32* %translator_digits_ad_2, align 4" [translator.cpp:50]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_13 : Operation 52 [1/1] (0.57ns)   --->   "%valor_assign_3 = xor i1 %tmp_6, true" [translator.cpp:51]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%valor_assign_3_cast = zext i1 %valor_assign_3 to i32" [translator.cpp:51]
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%translator_digits_ad_3 = getelementptr [4 x i32]* %translator_digits, i64 0, i64 3" [translator.cpp:51]
ST_13 : Operation 55 [1/1] (1.75ns)   --->   "store i32 %valor_assign_3_cast, i32* %translator_digits_ad_3, align 4" [translator.cpp:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 14> : 4.69ns
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %number), !map !94"
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %whichDisp), !map !98"
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %toDisp), !map !102"
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_i), !map !106"
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_disp), !map !110"
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %translator_digits), !map !114"
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_transformed), !map !118"
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 0, [14 x i8]* @p_str1, [7 x i8]* @p_str2, i32 0, i32 0, i10* %number) nounwind" [translator.cpp:44]
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 0, [13 x i8]* @p_str3, [10 x i8]* @p_str4, i32 0, i32 0, i4* %whichDisp) nounwind" [translator.cpp:45]
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [7 x i8]* @p_str6, i32 0, i32 0, i7* %toDisp) nounwind" [translator.cpp:46]
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([11 x i8]* @p_str, i32 0, [10 x i8]* @p_str7) nounwind" [translator.cpp:47]
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [translator.cpp:47]
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [translator.cpp:47]
ST_14 : Operation 69 [1/14] (2.82ns)   --->   "%tmp = urem i10 %val_V, 10" [translator.cpp:48]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i10 %tmp to i5" [translator.cpp:48]
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%valor_assign = zext i10 %tmp to i32" [translator.cpp:48]
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%translator_digits_ad = getelementptr [4 x i32]* %translator_digits, i64 0, i64 0" [translator.cpp:48]
ST_14 : Operation 73 [1/1] (1.75ns)   --->   "store i32 %valor_assign, i32* %translator_digits_ad, align 4" [translator.cpp:48]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_14 : Operation 74 [1/11] (2.66ns)   --->   "%tmp_2 = urem i7 %div_cast, 10" [translator.cpp:49]   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 2.66> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i7 %tmp_2 to i5" [translator.cpp:49]
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%valor_assign_1 = zext i7 %tmp_2 to i32" [translator.cpp:49]
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%translator_digits_ad_1 = getelementptr [4 x i32]* %translator_digits, i64 0, i64 1" [translator.cpp:49]
ST_14 : Operation 78 [1/1] (1.75ns)   --->   "store i32 %valor_assign_1, i32* %translator_digits_ad_1, align 4" [translator.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%val_V_1 = call i4 @_ssdm_op_Read.ap_auto.volatile.i4P(i4* %whichDisp)" [translator.cpp:53]
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %val_V_1 to i32" [translator.cpp:53]
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_disp, i32 %tmp_8)" [translator.cpp:53]
ST_14 : Operation 82 [1/1] (1.21ns)   --->   "switch i4 %val_V_1, label %._crit_edge [
    i4 7, label %1
    i4 -5, label %12
    i4 -3, label %23
    i4 -2, label %translate.exit52
  ]" [translator.cpp:55]
ST_14 : Operation 83 [1/1] (1.15ns)   --->   "%p_cast_cast = select i1 %tmp_6, i32 1, i32 79" [translator.cpp:5->translator.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_cast_cast)" [translator.cpp:67]
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:68]
ST_14 : Operation 86 [1/1] (1.86ns)   --->   "switch i4 %tmp_4, label %33 [
    i4 0, label %translate.exit50
    i4 1, label %24
    i4 2, label %25
    i4 3, label %26
    i4 4, label %27
    i4 5, label %28
    i4 6, label %29
    i4 7, label %30
    i4 -8, label %31
    i4 -7, label %32
  ]" [translator.cpp:5->translator.cpp:64]
ST_14 : Operation 87 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:34->translator.cpp:64]
ST_14 : Operation 88 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:31->translator.cpp:64]
ST_14 : Operation 89 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:28->translator.cpp:64]
ST_14 : Operation 90 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:25->translator.cpp:64]
ST_14 : Operation 91 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:22->translator.cpp:64]
ST_14 : Operation 92 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:19->translator.cpp:64]
ST_14 : Operation 93 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:16->translator.cpp:64]
ST_14 : Operation 94 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:13->translator.cpp:64]
ST_14 : Operation 95 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:10->translator.cpp:64]
ST_14 : Operation 96 [1/1] (1.86ns)   --->   "br label %translate.exit50" [translator.cpp:37->translator.cpp:64]
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_i2 = phi i7 [ -1, %33 ], [ 4, %32 ], [ 0, %31 ], [ 15, %30 ], [ 32, %29 ], [ 36, %28 ], [ -52, %27 ], [ 6, %26 ], [ 18, %25 ], [ -49, %24 ], [ 1, %23 ]"
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_i2_cast = zext i7 %p_0_i2 to i32" [translator.cpp:64]
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_0_i2_cast)" [translator.cpp:64]
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:65]
ST_14 : Operation 101 [1/1] (1.86ns)   --->   "switch i5 %tmp_9, label %22 [
    i5 0, label %translate.exit48
    i5 1, label %13
    i5 2, label %14
    i5 3, label %15
    i5 4, label %16
    i5 5, label %17
    i5 6, label %18
    i5 7, label %19
    i5 8, label %20
    i5 9, label %21
  ]" [translator.cpp:5->translator.cpp:61]
ST_14 : Operation 102 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:34->translator.cpp:61]
ST_14 : Operation 103 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:31->translator.cpp:61]
ST_14 : Operation 104 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:28->translator.cpp:61]
ST_14 : Operation 105 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:25->translator.cpp:61]
ST_14 : Operation 106 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:22->translator.cpp:61]
ST_14 : Operation 107 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:19->translator.cpp:61]
ST_14 : Operation 108 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:16->translator.cpp:61]
ST_14 : Operation 109 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:13->translator.cpp:61]
ST_14 : Operation 110 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:10->translator.cpp:61]
ST_14 : Operation 111 [1/1] (1.86ns)   --->   "br label %translate.exit48" [translator.cpp:37->translator.cpp:61]
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%p_0_i1 = phi i7 [ -1, %22 ], [ 4, %21 ], [ 0, %20 ], [ 15, %19 ], [ 32, %18 ], [ 36, %17 ], [ -52, %16 ], [ 6, %15 ], [ 18, %14 ], [ -49, %13 ], [ 1, %12 ]"
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%p_0_i1_cast = zext i7 %p_0_i1 to i32" [translator.cpp:61]
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_0_i1_cast)" [translator.cpp:61]
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:62]
ST_14 : Operation 116 [1/1] (1.86ns)   --->   "switch i5 %tmp_7, label %11 [
    i5 0, label %translate.exit
    i5 1, label %2
    i5 2, label %3
    i5 3, label %4
    i5 4, label %5
    i5 5, label %6
    i5 6, label %7
    i5 7, label %8
    i5 8, label %9
    i5 9, label %10
  ]" [translator.cpp:5->translator.cpp:58]
ST_14 : Operation 117 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:34->translator.cpp:58]
ST_14 : Operation 118 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:31->translator.cpp:58]
ST_14 : Operation 119 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:28->translator.cpp:58]
ST_14 : Operation 120 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:25->translator.cpp:58]
ST_14 : Operation 121 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:22->translator.cpp:58]
ST_14 : Operation 122 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:19->translator.cpp:58]
ST_14 : Operation 123 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:16->translator.cpp:58]
ST_14 : Operation 124 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:13->translator.cpp:58]
ST_14 : Operation 125 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:10->translator.cpp:58]
ST_14 : Operation 126 [1/1] (1.86ns)   --->   "br label %translate.exit" [translator.cpp:37->translator.cpp:58]
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%p_0_i = phi i7 [ -1, %11 ], [ 4, %10 ], [ 0, %9 ], [ 15, %8 ], [ 32, %7 ], [ 36, %6 ], [ -52, %5 ], [ 6, %4 ], [ 18, %3 ], [ -49, %2 ], [ 1, %1 ]"
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%p_0_i_cast = zext i7 %p_0_i to i32" [translator.cpp:58]
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %translator_transformed, i32 %p_0_i_cast)" [translator.cpp:58]
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge" [translator.cpp:59]

 <State 15> : 0.00ns
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%translator_transform = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %translator_transformed)" [translator.cpp:71]
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%v_V = trunc i32 %translator_transform to i7" [translator.cpp:71]
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i7P(i7* %toDisp, i7 %v_V)" [translator.cpp:71]
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_1)" [translator.cpp:71]
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "ret void" [translator.cpp:71]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.82ns
The critical path consists of the following:
	wire read on port 'number' (translator.cpp:46) [21]  (0 ns)
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 2>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 3>: 6.35ns
The critical path consists of the following:
	'mul' operation ('mul', translator.cpp:50) [35]  (6.35 ns)

 <State 4>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 5>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 6>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 7>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 8>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 9>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 10>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 11>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 12>: 2.82ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)

 <State 13>: 4.4ns
The critical path consists of the following:
	'add' operation ('tmp_5', translator.cpp:50) [38]  (1.49 ns)
	'select' operation ('tmp_4', translator.cpp:50) [39]  (1.15 ns)
	'store' operation (translator.cpp:50) of variable 'valor', translator.cpp:50 on array 'translator_digits' [42]  (1.75 ns)

 <State 14>: 4.69ns
The critical path consists of the following:
	'urem' operation ('tmp', translator.cpp:48) [22]  (2.82 ns)
	multiplexor before 'phi' operation ('p_0_i') [133]  (1.87 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
