{
  "design": {
    "design_info": {
      "boundary_crc": "0xB3EF957A4EF572EA",
      "device": "xc7z020clg484-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_bram_ctrl_index_0": "",
      "axi_bram_ctrl_index_1": "",
      "axi_bram_ctrl_index_2": "",
      "axi_bram_ctrl_result_0": "",
      "axi_bram_ctrl_index_3": "",
      "axi_bram_ctrl_result_1": "",
      "axi_bram_ctrl_result_2": "",
      "axi_bram_ctrl_result_3": "",
      "axi_gpio_0": "",
      "axi_gpio_2": "",
      "axi_gpio_1": "",
      "axi_gpio_3": "",
      "index_0": "",
      "index_1": "",
      "index_2": "",
      "result_0": "",
      "index_3": "",
      "result_1": "",
      "result_2": "",
      "result_3": "",
      "proc_sys_reset_0": "",
      "smartconnect_0": "",
      "link7": {
        "clk_wiz_0": "",
        "Counter_4bit_0": "",
        "D_flip_flops_4_0": "",
        "div16_0": "",
        "serial_shift_0": "",
        "xlconstant_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": "",
        "util_vector_logic_3": "",
        "proc_sys_reset_16M": "",
        "proc_sys_reset_1M": "",
        "s2p_0": ""
      },
      "axi_gpio_8": "",
      "smartconnect_1": "",
      "total_link_ctrl_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "ports": {
      "link0_data_in": {
        "direction": "I"
      },
      "link0_data_out": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "150.000000"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.001"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "preset": {
            "value": "ZedBoard"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design_1 axi_bram_ctrl_index_0 design_1 axi_bram_ctrl_index_1 design_1 axi_bram_ctrl_index_2 design_1 axi_bram_ctrl_index_3 design_1 axi_bram_ctrl_result_0 design_1 axi_bram_ctrl_result_1 design_1 axi_bram_ctrl_result_2 design_1 axi_bram_ctrl_result_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_index_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x40000000 32 > design_1 index_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_index_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x41000000 32 > design_1 index_1",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_index_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x42000000 32 > design_1 index_2",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_result_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x44000000 32 > design_1 result_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_index_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_1_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x43000000 32 > design_1 index_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_result_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_1_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45000000 32 > design_1 result_1",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_result_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_2_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x46000000 32 > design_1 result_2",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_result_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_3_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x47000000 32 > design_1 result_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_gpio_2": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_gpio_1": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_1_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_gpio_3": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_1_1",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      },
      "index_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "index_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "index_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_2",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "result_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_3",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "index_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "result_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_1_1",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "result_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_2_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "result_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_3_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "12"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI",
              "M08_AXI",
              "M09_AXI",
              "M10_AXI",
              "M11_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "link7": {
        "ports": {
          "clk_100M": {
            "direction": "I"
          },
          "reset_n": {
            "direction": "I"
          },
          "data_in": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "link": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O"
          },
          "channel": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "data_out_1": {
            "direction": "O",
            "left": "95",
            "right": "0"
          }
        },
        "components": {
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "parameters": {
              "CLKOUT1_JITTER": {
                "value": "191.387"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "16"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "62.500"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "Counter_4bit_0": {
            "vlnv": "xilinx.com:module_ref:Counter_4bit:1.0",
            "xci_name": "design_1_Counter_4bit_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Counter_4bit",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I"
              },
              "value": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "enp": {
                "direction": "I"
              },
              "ent": {
                "direction": "I"
              },
              "loadn": {
                "direction": "I"
              },
              "out0": {
                "direction": "O"
              },
              "out1": {
                "direction": "O"
              },
              "out2": {
                "direction": "O"
              },
              "out3": {
                "direction": "O"
              }
            }
          },
          "D_flip_flops_4_0": {
            "vlnv": "xilinx.com:module_ref:D_flip_flops_4:1.0",
            "xci_name": "design_1_D_flip_flops_4_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "D_flip_flops_4",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I"
              },
              "D1": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D4": {
                "direction": "I"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q1B": {
                "direction": "O"
              },
              "Q2B": {
                "direction": "O"
              },
              "Q3B": {
                "direction": "O"
              },
              "Q4B": {
                "direction": "O"
              }
            }
          },
          "div16_0": {
            "vlnv": "xilinx.com:module_ref:div16:1.0",
            "xci_name": "design_1_div16_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "div16",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I"
              },
              "clk_div": {
                "direction": "O"
              }
            }
          },
          "serial_shift_0": {
            "vlnv": "xilinx.com:module_ref:serial_shift:1.0",
            "xci_name": "design_1_serial_shift_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "serial_shift",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I"
              },
              "data_in": {
                "direction": "I"
              },
              "Q0": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q3": {
                "direction": "O"
              },
              "Q4": {
                "direction": "O"
              },
              "Q5": {
                "direction": "O"
              },
              "Q6": {
                "direction": "O"
              },
              "Q7": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_1",
            "parameters": {
              "CONST_VAL": {
                "value": "3"
              },
              "CONST_WIDTH": {
                "value": "4"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_0_0",
            "parameters": {
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_1_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_0",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_3": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "design_1_util_vector_logic_2_1",
            "parameters": {
              "C_OPERATION": {
                "value": "xor"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_16M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_1"
          },
          "proc_sys_reset_1M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_2"
          },
          "s2p_0": {
            "vlnv": "xilinx.com:module_ref:s2p:1.0",
            "xci_name": "design_1_s2p_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "s2p",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rstn": {
                "type": "rst",
                "direction": "I"
              },
              "clk_100M": {
                "direction": "I"
              },
              "rstn_100M": {
                "direction": "I"
              },
              "data_in": {
                "direction": "I"
              },
              "link": {
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "link_err": {
                "direction": "O"
              },
              "channel": {
                "direction": "O",
                "left": "4",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "95",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_100M_1": {
            "ports": [
              "clk_100M",
              "clk_wiz_0/clk_in1",
              "s2p_0/clk_100M"
            ]
          },
          "reset_n_1": {
            "ports": [
              "proc_sys_reset_1M/peripheral_aresetn",
              "serial_shift_0/rstn",
              "D_flip_flops_4_0/rstn",
              "Counter_4bit_0/rstn",
              "s2p_0/rstn"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "div16_0/clk",
              "Counter_4bit_0/clk",
              "D_flip_flops_4_0/clk",
              "proc_sys_reset_16M/slowest_sync_clk"
            ]
          },
          "div16_0_clk_div": {
            "ports": [
              "div16_0/clk_div",
              "serial_shift_0/clk",
              "proc_sys_reset_1M/slowest_sync_clk",
              "s2p_0/clk"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "serial_shift_0/data_in",
              "D_flip_flops_4_0/D1",
              "Counter_4bit_0/enp",
              "util_vector_logic_3/Op1"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "Counter_4bit_0/value"
            ]
          },
          "D_flip_flops_4_0_Q3B": {
            "ports": [
              "D_flip_flops_4_0/Q3B",
              "Counter_4bit_0/ent"
            ]
          },
          "D_flip_flops_4_0_Q1B": {
            "ports": [
              "D_flip_flops_4_0/Q1B",
              "util_vector_logic_0/Op1"
            ]
          },
          "D_flip_flops_4_0_Q2B": {
            "ports": [
              "D_flip_flops_4_0/Q2B",
              "util_vector_logic_0/Op2"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op1"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "Counter_4bit_0/loadn"
            ]
          },
          "Counter_4bit_0_out3": {
            "ports": [
              "Counter_4bit_0/out3",
              "D_flip_flops_4_0/D3"
            ]
          },
          "D_flip_flops_4_0_Q3": {
            "ports": [
              "D_flip_flops_4_0/Q3",
              "D_flip_flops_4_0/D4"
            ]
          },
          "D_flip_flops_4_0_Q1": {
            "ports": [
              "D_flip_flops_4_0/Q1",
              "D_flip_flops_4_0/D2"
            ]
          },
          "serial_shift_0_Q4": {
            "ports": [
              "serial_shift_0/Q4",
              "util_vector_logic_2/Op1"
            ]
          },
          "serial_shift_0_Q5": {
            "ports": [
              "serial_shift_0/Q5",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "util_vector_logic_3/Op2"
            ]
          },
          "util_vector_logic_3_Res": {
            "ports": [
              "util_vector_logic_3/Res",
              "data_out",
              "s2p_0/data_in"
            ]
          },
          "reset_n_2": {
            "ports": [
              "reset_n",
              "proc_sys_reset_16M/ext_reset_in",
              "proc_sys_reset_1M/ext_reset_in",
              "s2p_0/rstn_100M"
            ]
          },
          "proc_sys_reset_16M_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_16M/peripheral_aresetn",
              "div16_0/rstn"
            ]
          },
          "link_1": {
            "ports": [
              "link",
              "s2p_0/link"
            ]
          },
          "s2p_0_link_err": {
            "ports": [
              "s2p_0/link_err",
              "link_err"
            ]
          },
          "s2p_0_channel": {
            "ports": [
              "s2p_0/channel",
              "channel"
            ]
          },
          "s2p_0_data_out": {
            "ports": [
              "s2p_0/data_out",
              "data_out_1"
            ]
          }
        }
      },
      "axi_gpio_8": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_8_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "16"
          }
        }
      },
      "smartconnect_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_1_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "total_link_ctrl_0": {
        "vlnv": "xilinx.com:module_ref:total_link_ctrl:1.0",
        "xci_name": "design_1_total_link_ctrl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "total_link_ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rstn": {
            "type": "rst",
            "direction": "I"
          },
          "link7_err": {
            "direction": "I"
          },
          "link7_channel": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "link7_data": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "link7": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "link_err": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ctrl_index_0": {
            "direction": "I"
          },
          "ctrl_index_1": {
            "direction": "I"
          },
          "ctrl_index_2": {
            "direction": "I"
          },
          "ctrl_index_3": {
            "direction": "I"
          },
          "we_index": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "we_result": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data_in_index_0": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en_index_0": {
            "direction": "O"
          },
          "addr_index_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_in_index_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en_index_1": {
            "direction": "O"
          },
          "addr_index_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_in_index_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en_index_2": {
            "direction": "O"
          },
          "addr_index_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_in_index_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "en_index_3": {
            "direction": "O"
          },
          "addr_index_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_result_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "en_result_0": {
            "direction": "O"
          },
          "addr_result_0": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_result_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "en_result_1": {
            "direction": "O"
          },
          "addr_result_1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_result_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "en_result_2": {
            "direction": "O"
          },
          "addr_result_2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_out_result_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "en_result_3": {
            "direction": "O"
          },
          "addr_result_3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_index_1/BRAM_PORTA",
          "index_1/BRAM_PORTA"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_bram_ctrl_index_2/S_AXI"
        ]
      },
      "axi_bram_ctrl_4_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_result_0/BRAM_PORTA",
          "result_0/BRAM_PORTA"
        ]
      },
      "smartconnect_0_M08_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "smartconnect_0/M08_AXI"
        ]
      },
      "smartconnect_0_M09_AXI": {
        "interface_ports": [
          "smartconnect_0/M09_AXI",
          "axi_gpio_1/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_index_0/BRAM_PORTA",
          "index_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_index_3/BRAM_PORTA",
          "index_3/BRAM_PORTA"
        ]
      },
      "smartconnect_0_M05_AXI": {
        "interface_ports": [
          "smartconnect_0/M05_AXI",
          "axi_bram_ctrl_result_1/S_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "smartconnect_0_M04_AXI": {
        "interface_ports": [
          "smartconnect_0/M04_AXI",
          "axi_bram_ctrl_result_0/S_AXI"
        ]
      },
      "smartconnect_0_M10_AXI": {
        "interface_ports": [
          "smartconnect_0/M10_AXI",
          "axi_gpio_2/S_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_bram_ctrl_index_3/S_AXI"
        ]
      },
      "smartconnect_1_M00_AXI": {
        "interface_ports": [
          "smartconnect_1/M00_AXI",
          "axi_gpio_8/S_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_index_0/S_AXI"
        ]
      },
      "smartconnect_0_M11_AXI": {
        "interface_ports": [
          "smartconnect_0/M11_AXI",
          "axi_gpio_3/S_AXI"
        ]
      },
      "axi_bram_ctrl_5_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_result_1/BRAM_PORTA",
          "result_1/BRAM_PORTA"
        ]
      },
      "processing_system7_0_M_AXI_GP1": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP1",
          "smartconnect_1/S00_AXI"
        ]
      },
      "smartconnect_0_M06_AXI": {
        "interface_ports": [
          "smartconnect_0/M06_AXI",
          "axi_bram_ctrl_result_2/S_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "smartconnect_0/S00_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_bram_ctrl_index_1/S_AXI"
        ]
      },
      "smartconnect_0_M07_AXI": {
        "interface_ports": [
          "smartconnect_0/M07_AXI",
          "axi_bram_ctrl_result_3/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "axi_bram_ctrl_6_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_result_2/BRAM_PORTA",
          "result_2/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_7_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_result_3/BRAM_PORTA",
          "result_3/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_index_2/BRAM_PORTA",
          "index_2/BRAM_PORTA"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_bram_ctrl_index_0/s_axi_aclk",
          "axi_bram_ctrl_index_1/s_axi_aclk",
          "axi_bram_ctrl_index_2/s_axi_aclk",
          "axi_bram_ctrl_result_0/s_axi_aclk",
          "axi_bram_ctrl_index_3/s_axi_aclk",
          "axi_bram_ctrl_result_1/s_axi_aclk",
          "axi_bram_ctrl_result_2/s_axi_aclk",
          "axi_bram_ctrl_result_3/s_axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_gpio_2/s_axi_aclk",
          "axi_gpio_1/s_axi_aclk",
          "axi_gpio_3/s_axi_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "smartconnect_0/aclk",
          "link7/clk_100M",
          "index_0/clkb",
          "index_1/clkb",
          "index_2/clkb",
          "index_3/clkb",
          "processing_system7_0/M_AXI_GP1_ACLK",
          "axi_gpio_8/s_axi_aclk",
          "smartconnect_1/aclk",
          "result_0/clkb",
          "result_1/clkb",
          "result_2/clkb",
          "result_3/clkb",
          "total_link_ctrl_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_bram_ctrl_index_0/s_axi_aresetn",
          "axi_bram_ctrl_index_1/s_axi_aresetn",
          "axi_bram_ctrl_index_2/s_axi_aresetn",
          "axi_bram_ctrl_result_0/s_axi_aresetn",
          "axi_bram_ctrl_index_3/s_axi_aresetn",
          "axi_bram_ctrl_result_1/s_axi_aresetn",
          "axi_bram_ctrl_result_2/s_axi_aresetn",
          "axi_bram_ctrl_result_3/s_axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_gpio_2/s_axi_aresetn",
          "axi_gpio_1/s_axi_aresetn",
          "axi_gpio_3/s_axi_aresetn",
          "smartconnect_0/aresetn",
          "axi_gpio_8/s_axi_aresetn",
          "smartconnect_1/aresetn",
          "total_link_ctrl_0/rstn"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N1": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in",
          "link7/reset_n"
        ]
      },
      "data_in_1": {
        "ports": [
          "link0_data_in",
          "link7/data_in"
        ]
      },
      "link0_data_out1": {
        "ports": [
          "link7/data_out",
          "link0_data_out"
        ]
      },
      "link0_channel": {
        "ports": [
          "link7/channel",
          "total_link_ctrl_0/link7_channel"
        ]
      },
      "link0_data_out_1": {
        "ports": [
          "link7/data_out_1",
          "total_link_ctrl_0/link7_data"
        ]
      },
      "total_link_ctrl_0_link7": {
        "ports": [
          "total_link_ctrl_0/link7",
          "link7/link"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "total_link_ctrl_0/ctrl_index_0"
        ]
      },
      "axi_gpio_1_gpio_io_o": {
        "ports": [
          "axi_gpio_1/gpio_io_o",
          "total_link_ctrl_0/ctrl_index_1"
        ]
      },
      "axi_gpio_2_gpio_io_o": {
        "ports": [
          "axi_gpio_2/gpio_io_o",
          "total_link_ctrl_0/ctrl_index_2"
        ]
      },
      "axi_gpio_3_gpio_io_o": {
        "ports": [
          "axi_gpio_3/gpio_io_o",
          "total_link_ctrl_0/ctrl_index_3"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "index_0/rstb",
          "index_1/rstb",
          "index_2/rstb",
          "index_3/rstb",
          "result_0/rstb",
          "result_1/rstb",
          "result_2/rstb",
          "result_3/rstb"
        ]
      },
      "index_0_doutb": {
        "ports": [
          "index_0/doutb",
          "total_link_ctrl_0/data_in_index_0"
        ]
      },
      "total_link_ctrl_0_addr_index_0": {
        "ports": [
          "total_link_ctrl_0/addr_index_0",
          "index_0/addrb"
        ]
      },
      "total_link_ctrl_0_en_index_0": {
        "ports": [
          "total_link_ctrl_0/en_index_0",
          "index_0/enb"
        ]
      },
      "total_link_ctrl_0_we_index_0": {
        "ports": [
          "total_link_ctrl_0/we_index",
          "index_0/web",
          "index_1/web",
          "index_2/web",
          "index_3/web"
        ]
      },
      "total_link_ctrl_0_addr_index_1": {
        "ports": [
          "total_link_ctrl_0/addr_index_1",
          "index_1/addrb"
        ]
      },
      "index_1_doutb": {
        "ports": [
          "index_1/doutb",
          "total_link_ctrl_0/data_in_index_1"
        ]
      },
      "total_link_ctrl_0_en_index_1": {
        "ports": [
          "total_link_ctrl_0/en_index_1",
          "index_1/enb"
        ]
      },
      "index_2_doutb": {
        "ports": [
          "index_2/doutb",
          "total_link_ctrl_0/data_in_index_2"
        ]
      },
      "total_link_ctrl_0_en_index_2": {
        "ports": [
          "total_link_ctrl_0/en_index_2",
          "index_2/enb"
        ]
      },
      "total_link_ctrl_0_addr_index_2": {
        "ports": [
          "total_link_ctrl_0/addr_index_2",
          "index_2/addrb"
        ]
      },
      "index_3_doutb": {
        "ports": [
          "index_3/doutb",
          "total_link_ctrl_0/data_in_index_3"
        ]
      },
      "total_link_ctrl_0_en_index_3": {
        "ports": [
          "total_link_ctrl_0/en_index_3",
          "index_3/enb"
        ]
      },
      "total_link_ctrl_0_addr_index_3": {
        "ports": [
          "total_link_ctrl_0/addr_index_3",
          "index_3/addrb"
        ]
      },
      "link0_link_err": {
        "ports": [
          "link7/link_err",
          "total_link_ctrl_0/link7_err"
        ]
      },
      "total_link_ctrl_0_link_err": {
        "ports": [
          "total_link_ctrl_0/link_err",
          "axi_gpio_8/gpio_io_i"
        ]
      },
      "total_link_ctrl_0_addr_result_0": {
        "ports": [
          "total_link_ctrl_0/addr_result_0",
          "result_0/addrb"
        ]
      },
      "total_link_ctrl_0_data_out_result_0": {
        "ports": [
          "total_link_ctrl_0/data_out_result_0",
          "result_0/dinb"
        ]
      },
      "total_link_ctrl_0_en_result_0": {
        "ports": [
          "total_link_ctrl_0/en_result_0",
          "result_0/enb"
        ]
      },
      "total_link_ctrl_0_we_result": {
        "ports": [
          "total_link_ctrl_0/we_result",
          "result_0/web",
          "result_1/web",
          "result_2/web",
          "result_3/web"
        ]
      },
      "total_link_ctrl_0_data_out_result_1": {
        "ports": [
          "total_link_ctrl_0/data_out_result_1",
          "result_1/dinb"
        ]
      },
      "total_link_ctrl_0_en_result_1": {
        "ports": [
          "total_link_ctrl_0/en_result_1",
          "result_1/enb"
        ]
      },
      "total_link_ctrl_0_addr_result_1": {
        "ports": [
          "total_link_ctrl_0/addr_result_1",
          "result_1/addrb"
        ]
      },
      "total_link_ctrl_0_data_out_result_2": {
        "ports": [
          "total_link_ctrl_0/data_out_result_2",
          "result_2/dinb"
        ]
      },
      "total_link_ctrl_0_en_result_2": {
        "ports": [
          "total_link_ctrl_0/en_result_2",
          "result_2/enb"
        ]
      },
      "total_link_ctrl_0_addr_result_2": {
        "ports": [
          "total_link_ctrl_0/addr_result_2",
          "result_2/addrb"
        ]
      },
      "total_link_ctrl_0_data_out_result_3": {
        "ports": [
          "total_link_ctrl_0/data_out_result_3",
          "result_3/dinb"
        ]
      },
      "total_link_ctrl_0_en_result_3": {
        "ports": [
          "total_link_ctrl_0/en_result_3",
          "result_3/enb"
        ]
      },
      "total_link_ctrl_0_addr_result_3": {
        "ports": [
          "total_link_ctrl_0/addr_result_3",
          "result_3/addrb"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_index_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_index_1/S_AXI/Mem0",
                "offset": "0x41000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_index_2/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/axi_bram_ctrl_index_3/S_AXI/Mem0",
                "offset": "0x43000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_4_Mem0": {
                "address_block": "/axi_bram_ctrl_result_0/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_5_Mem0": {
                "address_block": "/axi_bram_ctrl_result_1/S_AXI/Mem0",
                "offset": "0x45000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_6_Mem0": {
                "address_block": "/axi_bram_ctrl_result_2/S_AXI/Mem0",
                "offset": "0x46000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_7_Mem0": {
                "address_block": "/axi_bram_ctrl_result_3/S_AXI/Mem0",
                "offset": "0x47000000",
                "range": "16K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x48000000",
                "range": "16K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/axi_gpio_1/S_AXI/Reg",
                "offset": "0x49000000",
                "range": "16K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/axi_gpio_2/S_AXI/Reg",
                "offset": "0x4A000000",
                "range": "16K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/axi_gpio_3/S_AXI/Reg",
                "offset": "0x4B000000",
                "range": "16K"
              },
              "SEG_axi_gpio_8_Reg": {
                "address_block": "/axi_gpio_8/S_AXI/Reg",
                "offset": "0x81200000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}