`include "defines.v"

module pc_reg(

	input wire clk,
	input wire rst,

	//来自控制模块的信息
	/////////////////////////// stall
	input wire[5:0] stall,

	//来自译码阶段的信息
	input wire                    branch_flag_i,
	input wire[`RegBus]           branch_target_address_i,
	
	//from branch_prediction
	input wire                    pre_branch_flag_i,
	input wire[`RegBus]           pre_branch_target_address_i,
	
	output reg[`InstAddrBus] 	  pc,
	output reg               	  ce
	
);

	always @ (posedge clk) begin
		if (ce == `ChipDisable) begin		
			pc <= 32'h00000000;
		end else if(stall[0] == `NoStop) begin
		  	if(branch_flag_i == `Branch) begin
				pc <= branch_target_address_i;
			end else if(pre_branch_flag_i == 1'b1) begin
				pc <= pre_branch_target_address_i;
			end else begin
				pc <= pc + 4'h4;
		  	end
		end
	end
	
	always @ (posedge clk) begin
		if (rst == `RstEnable) begin
			ce <= `ChipDisable;
		end else begin
			ce <= `ChipEnable;
		end
	end

endmodule