cocci_test_suite() {
	uint16_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 64 */[6];
	enum test_pattern_mode cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 52 */;
	enum test_pattern_dyn_range cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 51 */;
	enum test_pattern_color_format cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 50 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 46 */;
	enum dc_color_depth cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 44 */;
	enum controller_dp_test_pattern cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 43 */;
	const struct dcn20_opp_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 344 */;
	const struct dcn20_opp_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 343 */;
	const struct dcn20_opp_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 342 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 341 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 340 */;
	struct dcn20_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 339 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 339 */;
	struct opp_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 326 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 292 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 292 */;
	const struct tg_color *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn20/dcn20_opp.c 275 */;
}
