<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 12.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.15 2010-12-02</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 66.6667 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.999</twMinPer></twConstHead><twPinLimitRpt anchorID="5"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 66.6667 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="6" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="9.999" period="14.999" constraintValue="7.500" deviceLimit="2.500" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="7" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="9.999" period="14.999" constraintValue="7.500" deviceLimit="2.500" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKIN(Finmax)" slack="12.779" period="14.999" constraintValue="14.999" deviceLimit="2.220" freqLimit="450.450" physResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin         * 0.375 HIGH 50%;</twConstName><twItemCnt>1815167</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10167</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>26.035</twMinPer></twConstHead><twPathRptBanner iPaths="127770" iCriticalPaths="0" sType="EndPoint">Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA (SLICE_X2Y55.AX), 127770 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.964</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twDest><twTotPathDel>25.881</twTotPathDel><twClkSkew dest = "0.333" src = "0.353">0.020</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/N41</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mips_multi_cycle_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>mips_multi_cycle_0/N78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>mips_multi_cycle_0/N69</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>mips_multi_cycle_0/N95</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>mips_multi_cycle_0/N123</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N238</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>mips_multi_cycle_0/N160</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;20&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>mips_multi_cycle_0/N201</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>mips_multi_cycle_0/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;5&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twBEL></twPathDel><twLogDel>6.877</twLogDel><twRouteDel>19.004</twRouteDel><twTotDel>25.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.967</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twDest><twTotPathDel>25.878</twTotPathDel><twClkSkew dest = "0.333" src = "0.353">0.020</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>mips_multi_cycle_0/N78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>mips_multi_cycle_0/N69</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>mips_multi_cycle_0/N95</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>mips_multi_cycle_0/N123</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N238</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>mips_multi_cycle_0/N160</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;20&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>mips_multi_cycle_0/N201</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>mips_multi_cycle_0/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;5&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twBEL></twPathDel><twLogDel>7.179</twLogDel><twRouteDel>18.699</twRouteDel><twTotDel>25.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.973</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twDest><twTotPathDel>25.872</twTotPathDel><twClkSkew dest = "0.333" src = "0.353">0.020</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/N52</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS211</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.595</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>mips_multi_cycle_0/N255</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mips_multi_cycle_0/N77</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>mips_multi_cycle_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N77</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>mips_multi_cycle_0/N96</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>mips_multi_cycle_0/N123</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N238</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>mips_multi_cycle_0/N160</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;20&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>mips_multi_cycle_0/N201</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>mips_multi_cycle_0/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;5&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS1_RAMA</twBEL></twPathDel><twLogDel>7.173</twLogDel><twRouteDel>18.699</twRouteDel><twTotDel>25.872</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="127770" iCriticalPaths="0" sType="EndPoint">Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA (SLICE_X6Y55.AX), 127770 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.066</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twDest><twTotPathDel>25.768</twTotPathDel><twClkSkew dest = "0.322" src = "0.353">0.031</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y54.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y54.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/N41</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>mips_multi_cycle_0/N41</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>mips_multi_cycle_0/N78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>mips_multi_cycle_0/N69</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>mips_multi_cycle_0/N95</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>mips_multi_cycle_0/N123</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N238</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>mips_multi_cycle_0/N160</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;20&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>mips_multi_cycle_0/N201</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>mips_multi_cycle_0/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT&lt;5&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twBEL></twPathDel><twLogDel>6.877</twLogDel><twRouteDel>18.891</twRouteDel><twTotDel>25.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.069</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twDest><twTotPathDel>25.765</twTotPathDel><twClkSkew dest = "0.322" src = "0.353">0.031</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.442</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[30].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>mips_multi_cycle_0/N40</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.838</twDelInfo><twComp>mips_multi_cycle_0/N78</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y47.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>mips_multi_cycle_0/N69</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>mips_multi_cycle_0/N95</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>mips_multi_cycle_0/N123</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N238</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>mips_multi_cycle_0/N160</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;20&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>mips_multi_cycle_0/N201</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>mips_multi_cycle_0/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT&lt;5&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twBEL></twPathDel><twLogDel>7.179</twLogDel><twRouteDel>18.586</twRouteDel><twTotDel>25.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.075</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twDest><twTotPathDel>25.759</twTotPathDel><twClkSkew dest = "0.322" src = "0.353">0.031</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y48.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/N52</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS211</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.A2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.595</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>mips_multi_cycle_0/N255</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mips_multi_cycle_0/N77</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y47.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>mips_multi_cycle_0/N77</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y47.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N77</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.450</twDelInfo><twComp>mips_multi_cycle_0/N96</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y48.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.737</twDelInfo><twComp>mips_multi_cycle_0/N123</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N238</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>mips_multi_cycle_0/N160</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;20&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.843</twDelInfo><twComp>mips_multi_cycle_0/N201</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>mips_multi_cycle_0/N246</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/dmem_write_data&lt;14&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data110</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT&lt;5&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS11_RAMA</twBEL></twPathDel><twLogDel>7.173</twLogDel><twRouteDel>18.586</twRouteDel><twTotDel>25.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="124390" iCriticalPaths="0" sType="EndPoint">Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1 (SLICE_X18Y53.CI), 124390 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.581</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twDest><twTotPathDel>25.214</twTotPathDel><twClkSkew dest = "0.410" src = "0.480">0.070</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/slv_reg2&lt;31&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>mips_multi_cycle_0/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N50</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>mips_multi_cycle_0/N80</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N101</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>mips_multi_cycle_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_command[0]_equal_18_o</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>mips_multi_cycle_0/N127</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/N170</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>mips_multi_cycle_0/N170</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>mips_multi_cycle_0/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;17&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>mips_multi_cycle_0/N253</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;17&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data222</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y53.CI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y53.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twBEL></twPathDel><twLogDel>8.235</twLogDel><twRouteDel>16.979</twRouteDel><twTotDel>25.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.591</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twDest><twTotPathDel>25.204</twTotPathDel><twClkSkew dest = "0.410" src = "0.480">0.070</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/slv_reg2&lt;31&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>mips_multi_cycle_0/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N50</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.399</twDelInfo><twComp>mips_multi_cycle_0/N80</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mips_multi_cycle_0/N101</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>mips_multi_cycle_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_command[0]_equal_18_o</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>mips_multi_cycle_0/N127</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/N170</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>mips_multi_cycle_0/N170</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>mips_multi_cycle_0/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;17&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>mips_multi_cycle_0/N253</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;17&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data222</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y53.CI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y53.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twBEL></twPathDel><twLogDel>8.199</twLogDel><twRouteDel>17.005</twRouteDel><twTotDel>25.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.591</twSlack><twSrc BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType="RAM">mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twDest><twTotPathDel>25.204</twTotPathDel><twClkSkew dest = "0.410" src = "0.480">0.070</twClkSkew><twDelConst>39.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.258" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.134</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twSrc><twDest BELType='RAM'>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twDest><twLogLvls>10</twLogLvls><twSrcSite>RAMB8_X0Y29.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>RAMB8_X0Y29.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.950</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/INST_MEM/Mram_MEM</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y53.C1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">4.455</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/instr_data&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y53.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS5_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y45.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.549</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RS_ADDR[4]_read_port_2_OUT&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mmux_RS221</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.412</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y53.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/slv_reg2&lt;31&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data221_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y53.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.897</twDelInfo><twComp>mips_multi_cycle_0/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y53.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mips_multi_cycle_0/N50</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[28].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y52.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.373</twDelInfo><twComp>mips_multi_cycle_0/N80</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y52.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>mips_multi_cycle_0/N101</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2_F</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[26].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y52.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.479</twDelInfo><twComp>mips_multi_cycle_0/N101</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y52.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/GND_18_o_command[0]_equal_18_o</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[24].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>mips_multi_cycle_0/N127</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>mips_multi_cycle_0/N170</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[22].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y59.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>mips_multi_cycle_0/N170</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SHIFT_inv_shift14</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[20].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>mips_multi_cycle_0/N209</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;17&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7_G</twBEL><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/alu1/GEN_ALU[18].NEXT_ALU1B/FULLADDER_ALU/COUT1_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>mips_multi_cycle_0/N253</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/rs&lt;17&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/Mmux_reg_write_data222</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y53.CI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.196</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/reg_write_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y53.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/RT_ADDR[4]_read_port_5_OUT&lt;29&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/USER_LOGIC_I/MIPS_MULTI_CYCLE/MIPS_SC_PROCESSOR/regfile/Mram_REGS15_RAMC_D1</twBEL></twPathDel><twLogDel>8.199</twLogDel><twRouteDel>17.005</twRouteDel><twTotDel>25.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin
        * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i (SLICE_X6Y44.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i</twSrc><twDest BELType="FF">mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i</twDest><twTotPathDel>0.250</twTotPathDel><twClkSkew dest = "0.042" src = "0.041">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i</twSrc><twDest BELType='FF'>mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X7Y45.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mb_plb_Sl_addrAck&lt;2&gt;</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_addrack_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.144</twDelInfo><twComp>mb_plb_Sl_addrAck&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y44.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i</twComp><twBEL>mips_multi_cycle_0/mips_multi_cycle_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i</twBEL></twPathDel><twLogDel>0.106</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0 (SLICE_X14Y46.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.255</twSlack><twSrc BELType="FF">USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twSrc><twDest BELType="FF">USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twSrc><twDest BELType='FF'>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X15Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4</twComp><twBEL>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y46.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y46.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>USB_UART/USB_UART/UARTLITE_CORE_I/rx_Data&lt;6&gt;</twComp><twBEL>USB_UART/USB_UART/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>88.7</twPctLog><twPctRoute>11.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I (SLICE_X26Y48.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType="FF">mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.046" src = "0.044">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I</twSrc><twDest BELType='FF'>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_25_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X27Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.169</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y48.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr&lt;3&gt;</twComp><twBEL>mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/Addr_Counters[3].FDRE_I</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.169</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.999">clk_25_0000MHz</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="34"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin
        * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.154" period="39.999" constraintValue="39.999" deviceLimit="3.845" freqLimit="260.078" physResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKA" logResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="clk_25_0000MHz"/><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.154" period="39.999" constraintValue="39.999" deviceLimit="3.845" freqLimit="260.078" physResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKB" logResource="lmb_bram/lmb_bram/ramb16bwer_0/CLKB" locationPin="RAMB16_X0Y12.CLKB" clockNet="clk_25_0000MHz"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.154" period="39.999" constraintValue="39.999" deviceLimit="3.845" freqLimit="260.078" physResource="lmb_bram/lmb_bram/ramb16bwer_1/CLKA" logResource="lmb_bram/lmb_bram/ramb16bwer_1/CLKA" locationPin="RAMB16_X0Y14.CLKA" clockNet="clk_25_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="38"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 66.6667 MHz HIGH 50%;" type="origin" depth="0" requirement="15.000" prefType="period" actual="4.999" actualRollup="9.763" errors="0" errorRollup="0" items="0" itemsRollup="1815167"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot; TS_sys_clk_pin         * 0.375 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="26.035" actualRollup="N/A" errors="0" errorRollup="0" items="1815167" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="39">0</twUnmetConstCnt><twDataSheet anchorID="40" twNameLen="24"><twClk2SUList anchorID="41" twDestWidth="24"><twDest>fpga_0_clk_1_sys_clk_pin</twDest><twClk2SU><twSrc>fpga_0_clk_1_sys_clk_pin</twSrc><twRiseRise>26.035</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="42"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1815167</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13287</twConnCnt></twConstCov><twStats anchorID="43"><twMinPer>26.035</twMinPer><twFootnote number="1" /><twMaxFreq>38.410</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Oct 03 16:52:36 2013 </twTimestamp></twFoot><twClientInfo anchorID="44"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 267 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
