Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-948c0e1a_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia_2.0-ft/9.1/backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f35ab700000,16388
launching memcpy command : MemcpyHtoD,0x00007f35ab704400,278596
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 19
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,38,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,39,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,40,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,41,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,42,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,43,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,44,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,45,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,46,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,47,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,48,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,49,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,50,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,51,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,52,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,53,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,54,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,55,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,56,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,57,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,58,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,59,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,60,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,61,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,62,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,63,0
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,64,0
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,65,0
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,66,0
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,67,0
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,68,0
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,69,0
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,70,0
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,71,0
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,72,0
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,73,0
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,74,0
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,75,0
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,76,0
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,77,0
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,78,0
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 7948
gpu_sim_insn = 7589888
gpu_sim_insn_fp = 913408
gpu_bytes_leidos = 557056
gpu_bytes_leidos_Desde_MemFetch = 699424
gpu_arithmetic_intensity = 1.63970588235294
gpu_gflops = 166.293580
gpu_ipc =     954.9431
gpu_tot_sim_cycle = 7948
gpu_tot_sim_insn = 7589888
gpu_tot_ipc =     954.9431
gpu_tot_issued_cta = 256
gpu_occupancy = 38.3659% 
gpu_tot_occupancy = 38.3659% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7500
partiton_level_parallism_total  =       2.7500
partiton_level_parallism_util =      13.6266
partiton_level_parallism_util_total  =      13.6266
L2_BW  =     127.3360 GB/Sec
L2_BW_total  =     127.3360 GB/Sec
gpu_total_sim_rate=1517977

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 416, Miss = 162, Miss_rate = 0.389, Pending_hits = 70, Reservation_fails = 250
	L1D_cache_core[1]: Access = 416, Miss = 160, Miss_rate = 0.385, Pending_hits = 72, Reservation_fails = 318
	L1D_cache_core[2]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 49, Reservation_fails = 545
	L1D_cache_core[3]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 48, Reservation_fails = 553
	L1D_cache_core[4]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 49, Reservation_fails = 594
	L1D_cache_core[5]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 48, Reservation_fails = 597
	L1D_cache_core[6]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 50, Reservation_fails = 564
	L1D_cache_core[7]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 48, Reservation_fails = 617
	L1D_cache_core[8]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 48, Reservation_fails = 583
	L1D_cache_core[9]: Access = 448, Miss = 158, Miss_rate = 0.353, Pending_hits = 57, Reservation_fails = 803
	L1D_cache_core[10]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 47, Reservation_fails = 536
	L1D_cache_core[11]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 47, Reservation_fails = 540
	L1D_cache_core[12]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 50, Reservation_fails = 558
	L1D_cache_core[13]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 50, Reservation_fails = 550
	L1D_cache_core[14]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 48, Reservation_fails = 581
	L1D_cache_core[15]: Access = 416, Miss = 157, Miss_rate = 0.377, Pending_hits = 45, Reservation_fails = 623
	L1D_cache_core[16]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 38, Reservation_fails = 530
	L1D_cache_core[17]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 466
	L1D_cache_core[18]: Access = 336, Miss = 119, Miss_rate = 0.354, Pending_hits = 46, Reservation_fails = 782
	L1D_cache_core[19]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 497
	L1D_cache_core[20]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 407
	L1D_cache_core[21]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 38, Reservation_fails = 417
	L1D_cache_core[22]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 669
	L1D_cache_core[23]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 470
	L1D_cache_core[24]: Access = 336, Miss = 119, Miss_rate = 0.354, Pending_hits = 46, Reservation_fails = 786
	L1D_cache_core[25]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 520
	L1D_cache_core[26]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 36, Reservation_fails = 458
	L1D_cache_core[27]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 445
	L1D_cache_core[28]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 466
	L1D_cache_core[29]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 548
	L1D_cache_core[30]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 36, Reservation_fails = 456
	L1D_cache_core[31]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 561
	L1D_cache_core[32]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 453
	L1D_cache_core[33]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 417
	L1D_cache_core[34]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 465
	L1D_cache_core[35]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 466
	L1D_cache_core[36]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 470
	L1D_cache_core[37]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 548
	L1D_cache_core[38]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 37, Reservation_fails = 437
	L1D_cache_core[39]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 443
	L1D_cache_core[40]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 414
	L1D_cache_core[41]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 647
	L1D_cache_core[42]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 447
	L1D_cache_core[43]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 460
	L1D_cache_core[44]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 445
	L1D_cache_core[45]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 592
	L1D_cache_core[46]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 433
	L1D_cache_core[47]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 464
	L1D_cache_core[48]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 534
	L1D_cache_core[49]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 497
	L1D_cache_core[50]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 481
	L1D_cache_core[51]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 535
	L1D_cache_core[52]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 479
	L1D_cache_core[53]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 38, Reservation_fails = 518
	L1D_cache_core[54]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 568
	L1D_cache_core[55]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 548
	L1D_cache_core[56]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 37, Reservation_fails = 456
	L1D_cache_core[57]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 499
	L1D_cache_core[58]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 38, Reservation_fails = 451
	L1D_cache_core[59]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 502
	L1D_cache_core[60]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 35, Reservation_fails = 455
	L1D_cache_core[61]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 529
	L1D_cache_core[62]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 36, Reservation_fails = 510
	L1D_cache_core[63]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 35, Reservation_fails = 472
	L1D_cache_core[64]: Access = 318, Miss = 120, Miss_rate = 0.377, Pending_hits = 45, Reservation_fails = 457
	L1D_cache_core[65]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 496
	L1D_cache_core[66]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 37, Reservation_fails = 458
	L1D_cache_core[67]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 495
	L1D_cache_core[68]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 455
	L1D_cache_core[69]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 468
	L1D_cache_core[70]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 38, Reservation_fails = 448
	L1D_cache_core[71]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 459
	L1D_cache_core[72]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 37, Reservation_fails = 457
	L1D_cache_core[73]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 498
	L1D_cache_core[74]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 38, Reservation_fails = 450
	L1D_cache_core[75]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 497
	L1D_cache_core[76]: Access = 324, Miss = 120, Miss_rate = 0.370, Pending_hits = 51, Reservation_fails = 767
	L1D_cache_core[77]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 40, Reservation_fails = 477
	L1D_cache_core[78]: Access = 312, Miss = 118, Miss_rate = 0.378, Pending_hits = 39, Reservation_fails = 487
	L1D_cache_core[79]: Access = 324, Miss = 120, Miss_rate = 0.370, Pending_hits = 53, Reservation_fails = 833
	L1D_total_cache_accesses = 26734
	L1D_total_cache_misses = 10081
	L1D_total_cache_miss_rate = 0.3771
	L1D_total_cache_pending_hits = 3372
	L1D_total_cache_reservation_fails = 41127
	L1D_cache_data_port_util = 0.067
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3372
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7726
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7357
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26044
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7726
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
159, 135, 143, 135, 151, 135, 143, 135, 159, 135, 143, 135, 151, 135, 143, 135, 159, 135, 143, 135, 151, 135, 143, 135, 159, 135, 143, 135, 151, 135, 143, 135, 
gpgpu_n_tot_thrd_icount = 7589888
gpgpu_n_tot_w_icount = 290816
gpgpu_n_stall_shd_mem = 17657
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9569
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13570
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4087
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:157645	W0_Idle:89924	W0_Scoreboard:266983	W1:0	W2:18432	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41216	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:213504
single_issue_nums: WS0:79360	WS1:69120	WS2:73216	WS3:69120	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 76552 {8:9569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 382760 {40:9569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 755 
max_icnt2mem_latency = 404 
maxmrqlatency = 166 
max_icnt2sh_latency = 53 
averagemflatency = 328 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 21 
avg_icnt2sh_latency = 5 
mrq_lat_table:647 	1891 	1280 	1315 	1957 	1492 	676 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12100 	7705 	2052 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5059 	12372 	4105 	263 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14841 	3844 	2163 	853 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         0         0         0         0         0         1         0         0         0         0         0         2         0         0         0 
dram[18]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         1         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         2         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5424      5562      5831      5773      5918      6080         0         0         0         0      5397         0         0         0         0         0 
dram[1]:      5404      5411      5788      5790      5962      5433         0      5397      5399         0         0         0         0         0         0         0 
dram[2]:      5404      5419      5828      5768      5971      5778      5438         0         0         0      5433         0         0         0         0         0 
dram[3]:      5404      5412      5809      5768      5926      5812         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5404      5397      5860      5768      6119      5850         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5399      5448      5783      5867      5914      5777      5397         0         0         0         0         0         0         0         0         0 
dram[6]:      5404      5448      5794      5399      5433      6030         0         0         0         0      5443         0         0         0         0         0 
dram[7]:      5404      5450      5399      5773      6093      5860         0      5397      5400         0         0         0         0         0         0         0 
dram[8]:      5400      5411      5775      5853      5397      6185         0         0         0         0         0      5399         0         0         0         0 
dram[9]:      5400      5412      5790      5429      6093      5399      5397         0         0         0         0         0         0         0         0         0 
dram[10]:      5400      5411      5863      5397      5983      5816         0         0         0         0         0         0      5399         0         0         0 
dram[11]:      5399      5411      5833      5402      5937      6080         0         0         0         0      5429         0      5397         0         0         0 
dram[12]:      5436      5411      5770      5857      5986      5834         0      5429         0         0         0         0         0         0      5397         0 
dram[13]:      5436      5411      5794      5908      5972      5795         0      5400         0         0         0         0         0         0         0      5399 
dram[14]:      5436      5411      5800      5773      6097      5976         0         0         0         0         0         0         0      5397         0         0 
dram[15]:      5436      5412      5787      5778      6102      5814      5429         0         0         0         0         0         0         0         0         0 
dram[16]:      5399      5443      5870      5894      6090      5397         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5399      5445      5874      5778      6100      5904      5405         0         0         0         0         0      5397      5431         0         0 
dram[18]:      5397      5434      5867      5836      6122      5850         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5397      5443      5841      5843      6097      5938         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5397      5411      5857      5858      6039      5874         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5399      5411      5926      5872      6023      5909         0         0         0         0         0      5397         0         0         0         0 
dram[22]:      5397      5411      5807      5857      6120      5969         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5402      5411      5877      5853      5399      5960         0         0         0      5397         0         0         0         0      5400         0 
dram[24]:      5429      5404      5819      5770      5397      6039         0         0         0         0      5441         0      5399         0         0         0 
dram[25]:      5429      5404      5831      5794      6132      6049         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5429      5404      5828      5802      6066      6068         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5429      5407      5855      5771      5433      5397         0         0         0         0         0         0      5436         0         0         0 
dram[28]:      5399      5407      5857      5843      5404      5892         0         0         0         0         0         0         0         0      5397         0 
dram[29]:      5397      5404      5843      5845      6049      5850         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5397      5436      5831      5833      6098      5404      5429         0         0         0         0         0         0         0         0         0 
dram[31]:      5397      5407      5809      5817      6071      5429         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 22.000000 64.000000 64.000000 64.000000 24.000000 16.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 24.000000  8.500000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 24.000000 16.000000  1.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 24.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 32.500000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.500000 64.000000 64.000000 64.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 32.500000 10.000000 16.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 32.500000 64.000000 16.000000 16.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000  9.000000 16.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 32.500000 16.000000  8.500000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 32.500000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 32.500000 16.000000 16.000000      -nan      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 16.000000  8.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 21.666666 64.000000 64.000000 64.000000 16.000000 16.000000  1.000000      -nan      -nan      -nan      -nan      -nan  1.500000  1.000000      -nan      -nan 
dram[18]: 64.000000 32.500000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 21.666666 64.000000 64.000000 64.000000  8.500000 16.000000      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[24]: 56.000000 64.000000 64.000000 64.000000  8.500000 16.000000      -nan      -nan      -nan      -nan  1.000000      -nan  1.000000      -nan      -nan      -nan 
dram[25]: 56.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 56.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 56.000000 64.000000 64.000000 64.000000  8.500000  8.500000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[28]: 62.000000 64.000000 64.000000 64.000000  8.500000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 66.000000 64.000000 64.000000 16.000000  8.500000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 16.000000  8.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9280/252 = 36.825397
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        66        64        64        64        24        16         0         0         0         0         1         0         0         0         0         0 
dram[1]:        64        64        64        64        24        17         0         1         1         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        24        16         1         0         0         0         1         0         0         0         0         0 
dram[3]:        64        64        64        64        24        16         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        65        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[5]:        65        64        64        64        16        16         1         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        65        20        16         0         0         0         0         1         0         0         0         0         0 
dram[7]:        64        64        65        64        16        16         0         1         1         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        18        16         0         0         0         0         0         1         0         0         0         0 
dram[9]:        64        64        64        65        16        17         1         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        65        16        16         0         0         0         0         0         0         1         0         0         0 
dram[11]:        64        64        64        65        16        16         0         0         0         0         2         0         1         0         0         0 
dram[12]:        64        64        64        64        16        16         0         1         0         0         0         0         0         0         1         0 
dram[13]:        64        64        64        64        16        16         0         1         0         0         0         0         0         0         0         1 
dram[14]:        64        64        64        64        16        16         0         0         0         0         0         0         0         1         0         0 
dram[15]:        64        64        64        64        16        16         1         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        16        17         0         0         0         0         0         0         0         0         0         0 
dram[17]:        65        64        64        64        16        16         2         0         0         0         0         0         3         1         0         0 
dram[18]:        64        65        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        16        16         0         0         0         0         0         1         0         0         0         0 
dram[22]:        64        64        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[23]:        65        64        64        64        17        16         0         0         0         1         0         0         0         0         1         0 
dram[24]:        56        64        64        64        17        16         0         0         0         0         1         0         1         0         0         0 
dram[25]:        56        64        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[26]:        56        64        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[27]:        56        64        64        64        17        17         0         0         0         0         0         0         1         0         0         0 
dram[28]:        62        64        64        64        17        16         0         0         0         0         0         0         0         0         2         0 
dram[29]:        64        64        64        64        16        16         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        66        64        64        16        17         1         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        16        17         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9280
min_bank_accesses = 0!
chip skew: 299/280 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        704       673       700       686      1057      1112    none      none      none      none         336    none      none      none      none      none  
dram[1]:        641       632       718       700      1058      1043    none         336       341    none      none      none      none      none      none      none  
dram[2]:        644       626       726       716      1056      1183       334    none      none      none         337    none      none      none      none      none  
dram[3]:        630       639       717       723       999      1194    none      none      none      none      none      none      none      none      none      none  
dram[4]:        646       620       670       743      1253      1157    none      none      none      none      none      none      none      none      none      none  
dram[5]:        735       666       708       771      1197      1122       336    none      none      none      none      none      none      none      none      none  
dram[6]:        638       646       698       750      1060      1153    none      none      none      none         337    none      none      none      none      none  
dram[7]:        641       654       695       726      1204      1103    none         336       346    none      none      none      none      none      none      none  
dram[8]:        615       662       688       703      1156      1113    none      none      none      none      none         341    none      none      none      none  
dram[9]:        594       623       663       714      1078      1028       336    none      none      none      none      none      none      none      none      none  
dram[10]:        610       632       689       797      1117      1091    none      none      none      none      none      none         341    none      none      none  
dram[11]:        615       637       698       789      1119      1072    none      none      none      none         337    none         336    none      none      none  
dram[12]:        639       632       698       808      1097      1052    none         336    none      none      none      none      none      none         336    none  
dram[13]:        630       664       747       837      1240      1086    none         342    none      none      none      none      none      none      none         337
dram[14]:        641       666       722       760      1143      1176    none      none      none      none      none      none      none         336    none      none  
dram[15]:        642       661       720       751      1171      1132       336    none      none      none      none      none      none      none      none      none  
dram[16]:        649       647       734       853      1198      1085    none      none      none      none      none      none      none      none      none      none  
dram[17]:        646       647       757       771      1236      1128       384    none      none      none      none      none         362       338    none      none  
dram[18]:        627       668       776       756      1244      1122    none      none      none      none      none      none      none      none      none      none  
dram[19]:        633       672       762       791      1269      1192    none      none      none      none      none      none      none      none      none      none  
dram[20]:        609       651       721       758      1205      1094    none      none      none      none      none      none      none      none      none      none  
dram[21]:        627       622       736       749      1189      1142    none      none      none      none      none         336    none      none      none      none  
dram[22]:        626       645       733       797      1114      1216    none      none      none      none      none      none      none      none      none      none  
dram[23]:        645       641       734       781      1073      1246    none      none      none         337    none      none      none      none         341    none  
dram[24]:        642       636       724       701      1098      1221    none      none      none      none         348    none         341    none      none      none  
dram[25]:        648       641       726       720      1115      1248    none      none      none      none      none      none      none      none      none      none  
dram[26]:        638       669       714       707      1122      1239    none      none      none      none      none      none      none      none      none      none  
dram[27]:        640       653       742       691      1093      1171    none      none      none      none      none      none         346    none      none      none  
dram[28]:        616       624       746       725      1110      1087    none      none      none      none      none      none      none      none         370    none  
dram[29]:        600       597       754       719      1176      1101    none      none      none      none      none      none      none      none      none      none  
dram[30]:        612       658       684       724      1140      1041       336    none      none      none      none      none      none      none      none      none  
dram[31]:        612       637       662       710      1163      1061    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       627       567       585       634       475         0         0         0         0       336         0         0         0         0         0
dram[1]:        749       637       614       603       671       514         0       336       341         0         0         0         0         0         0         0
dram[2]:        619       633       608       622       582       634       334         0         0         0       337         0         0         0         0         0
dram[3]:        616       630       630       590       673       693         0         0         0         0         0         0         0         0         0         0
dram[4]:        641       605       626       643       688       506         0         0         0         0         0         0         0         0         0         0
dram[5]:        616       621       621       654       688       574       336         0         0         0         0         0         0         0         0         0
dram[6]:        619       684       577       652       640       559         0         0         0         0       337         0         0         0         0         0
dram[7]:        560       629       580       655       652       464         0       336       346         0         0         0         0         0         0         0
dram[8]:        477       622       521       566       668       510         0         0         0         0         0       341         0         0         0         0
dram[9]:        453       619       494       586       470       489       336         0         0         0         0         0         0         0         0         0
dram[10]:        529       619       548       645       571       460         0         0         0         0         0         0       341         0         0         0
dram[11]:        482       619       545       653       541       485         0         0         0         0       339         0       336         0         0         0
dram[12]:        632       629       570       691       537       433         0       336         0         0         0         0         0         0       336         0
dram[13]:        632       571       641       742       695       445         0       342         0         0         0         0         0         0         0       337
dram[14]:        657       636       635       701       686       635         0         0         0         0         0         0         0       336         0         0
dram[15]:        616       629       609       627       657       604       336         0         0         0         0         0         0         0         0         0
dram[16]:        576       636       629       754       611       567         0         0         0         0         0         0         0         0         0         0
dram[17]:        575       609       608       649       667       574       422         0         0         0         0         0       412       338         0         0
dram[18]:        595       667       656       665       695       549         0         0         0         0         0         0         0         0         0         0
dram[19]:        576       626       655       713       693       574         0         0         0         0         0         0         0         0         0         0
dram[20]:        558       623       592       652       642       547         0         0         0         0         0         0         0         0         0         0
dram[21]:        548       728       604       642       642       532         0         0         0         0         0       336         0         0         0         0
dram[22]:        535       627       580       677       515       565         0         0         0         0         0         0         0         0         0         0
dram[23]:        539       627       587       624       527       623         0         0         0       337         0         0         0         0       341         0
dram[24]:        569       635       608       629       551       755         0         0         0         0       348         0       341         0         0         0
dram[25]:        592       631       612       660       510       741         0         0         0         0         0         0         0         0         0         0
dram[26]:        577       632       644       623       564       737         0         0         0         0         0         0         0         0         0         0
dram[27]:        566       628       648       606       633       727         0         0         0         0         0         0       346         0         0         0
dram[28]:        557       496       589       569       590       556         0         0         0         0         0         0         0         0       404         0
dram[29]:        471       471       597       548       562       503         0         0         0         0         0         0         0         0         0         0
dram[30]:        533       539       540       597       482       521       336         0         0         0         0         0         0         0         0         0
dram[31]:        521       595       559       545       532       562         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4362 n_act=10 n_pre=3 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06404
n_activity=476 dram_eff=0.6282
bk0: 66a 4516i bk1: 64a 4609i bk2: 64a 4589i bk3: 64a 4565i bk4: 24a 4551i bk5: 16a 4599i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 1a 4657i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969900
Row_Buffer_Locality_read = 0.969900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.133333
Bank_Level_Parallism_Col = 2.197889
Bank_Level_Parallism_Ready = 1.739130
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.071240 

BW Util details:
bwutil = 0.064039 
total_CMD = 4669 
util_bw = 299 
Wasted_Col = 84 
Wasted_Row = 37 
Idle = 4249 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4362 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 3 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 299 
Row_Bus_Util =  0.002784 
CoL_Bus_Util = 0.064039 
Either_Row_CoL_Bus_Util = 0.065753 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.016287 
queue_avg = 0.618334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.618334
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4365 n_act=9 n_pre=1 n_ref_event=0 n_req=299 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06404
n_activity=400 dram_eff=0.7475
bk0: 64a 4614i bk1: 64a 4607i bk2: 64a 4589i bk3: 64a 4562i bk4: 24a 4564i bk5: 17a 4546i bk6: 0a 4669i bk7: 1a 4657i bk8: 1a 4655i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969900
Row_Buffer_Locality_read = 0.969900
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.505848
Bank_Level_Parallism_Col = 2.431085
Bank_Level_Parallism_Ready = 1.795987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.222874 

BW Util details:
bwutil = 0.064039 
total_CMD = 4669 
util_bw = 299 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 55 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4365 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 299 
Row_Bus_Util =  0.002142 
CoL_Bus_Util = 0.064039 
Either_Row_CoL_Bus_Util = 0.065110 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.016447 
queue_avg = 0.646605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.646605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4367 n_act=8 n_pre=0 n_ref_event=0 n_req=298 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06383
n_activity=391 dram_eff=0.7621
bk0: 64a 4625i bk1: 64a 4604i bk2: 64a 4593i bk3: 64a 4562i bk4: 24a 4601i bk5: 16a 4589i bk6: 1a 4657i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 1a 4656i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973154
Row_Buffer_Locality_read = 0.973154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.298193
Bank_Level_Parallism_Col = 2.280967
Bank_Level_Parallism_Ready = 1.597315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.072508 

BW Util details:
bwutil = 0.063825 
total_CMD = 4669 
util_bw = 298 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 4337 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4367 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 298 
total_req = 298 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 298 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.063825 
Either_Row_CoL_Bus_Util = 0.064682 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.013245 
queue_avg = 0.490897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.490897
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4370 n_act=6 n_pre=0 n_ref_event=0 n_req=296 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0634
n_activity=372 dram_eff=0.7957
bk0: 64a 4601i bk1: 64a 4619i bk2: 64a 4584i bk3: 64a 4565i bk4: 24a 4555i bk5: 16a 4575i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979730
Row_Buffer_Locality_read = 0.979730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.487730
Bank_Level_Parallism_Col = 2.481482
Bank_Level_Parallism_Ready = 1.814189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.259259 

BW Util details:
bwutil = 0.063397 
total_CMD = 4669 
util_bw = 296 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 4343 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4370 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 296 
total_req = 296 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 296 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.063397 
Either_Row_CoL_Bus_Util = 0.064039 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.010033 
queue_avg = 0.669308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.669308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4377 n_act=7 n_pre=1 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=397 dram_eff=0.728
bk0: 64a 4624i bk1: 65a 4582i bk2: 64a 4599i bk3: 64a 4563i bk4: 16a 4607i bk5: 16a 4596i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975779
Row_Buffer_Locality_read = 0.975779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.033333
Bank_Level_Parallism_Col = 2.054755
Bank_Level_Parallism_Ready = 1.584775
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.873199 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 60 
Wasted_Row = 11 
Idle = 4309 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 36 
rwq = 0 
CCDLc_limit_alone = 36 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4377 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 289 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062540 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.017123 
queue_avg = 0.609338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.609338
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4374 n_act=8 n_pre=1 n_ref_event=0 n_req=290 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06211
n_activity=434 dram_eff=0.6682
bk0: 65a 4583i bk1: 64a 4606i bk2: 64a 4617i bk3: 64a 4570i bk4: 16a 4577i bk5: 16a 4597i bk6: 1a 4657i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.972414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.075881
Bank_Level_Parallism_Col = 2.101695
Bank_Level_Parallism_Ready = 1.617241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.881356 

BW Util details:
bwutil = 0.062112 
total_CMD = 4669 
util_bw = 290 
Wasted_Col = 67 
Wasted_Row = 12 
Idle = 4300 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4374 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 290 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 290 
Row_Bus_Util =  0.001928 
CoL_Bus_Util = 0.062112 
Either_Row_CoL_Bus_Util = 0.063183 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.013559 
queue_avg = 0.716213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.716213
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4369 n_act=9 n_pre=2 n_ref_event=0 n_req=294 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06297
n_activity=402 dram_eff=0.7313
bk0: 64a 4614i bk1: 64a 4607i bk2: 64a 4601i bk3: 65a 4558i bk4: 20a 4584i bk5: 16a 4595i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 1a 4657i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969388
Row_Buffer_Locality_read = 0.969388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.168091
Bank_Level_Parallism_Col = 2.085960
Bank_Level_Parallism_Ready = 1.527211
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919771 

BW Util details:
bwutil = 0.062969 
total_CMD = 4669 
util_bw = 294 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 4318 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4369 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 294 
total_req = 294 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 294 
Row_Bus_Util =  0.002356 
CoL_Bus_Util = 0.062969 
Either_Row_CoL_Bus_Util = 0.064254 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.016667 
queue_avg = 0.872564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.872564
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4374 n_act=9 n_pre=1 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06233
n_activity=379 dram_eff=0.7678
bk0: 64a 4612i bk1: 64a 4609i bk2: 65a 4585i bk3: 64a 4564i bk4: 16a 4588i bk5: 16a 4608i bk6: 0a 4669i bk7: 1a 4657i bk8: 1a 4653i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.242690
Bank_Level_Parallism_Col = 2.155425
Bank_Level_Parallism_Ready = 1.584192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.958944 

BW Util details:
bwutil = 0.062326 
total_CMD = 4669 
util_bw = 291 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 4327 

BW Util Bottlenecks: 
RCDc_limit = 57 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4374 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 291 
Row_Bus_Util =  0.002142 
CoL_Bus_Util = 0.062326 
Either_Row_CoL_Bus_Util = 0.063183 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.020339 
queue_avg = 0.650675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.650675
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4373 n_act=8 n_pre=1 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06233
n_activity=372 dram_eff=0.7823
bk0: 64a 4605i bk1: 64a 4606i bk2: 64a 4593i bk3: 64a 4587i bk4: 18a 4550i bk5: 16a 4637i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 1a 4655i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972509
Row_Buffer_Locality_read = 0.972509
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.238671
Bank_Level_Parallism_Col = 2.170213
Bank_Level_Parallism_Ready = 1.508591
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.106383 

BW Util details:
bwutil = 0.062326 
total_CMD = 4669 
util_bw = 291 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 4338 

BW Util Bottlenecks: 
RCDc_limit = 49 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4373 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 291 
Row_Bus_Util =  0.001928 
CoL_Bus_Util = 0.062326 
Either_Row_CoL_Bus_Util = 0.063397 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.013514 
queue_avg = 0.656029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.656029
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4373 n_act=9 n_pre=2 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06233
n_activity=379 dram_eff=0.7678
bk0: 64a 4596i bk1: 64a 4596i bk2: 64a 4598i bk3: 65a 4567i bk4: 16a 4604i bk5: 17a 4570i bk6: 1a 4657i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.374622
Bank_Level_Parallism_Col = 2.263636
Bank_Level_Parallism_Ready = 1.457045
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.160606 

BW Util details:
bwutil = 0.062326 
total_CMD = 4669 
util_bw = 291 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 4338 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4373 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 291 
Row_Bus_Util =  0.002356 
CoL_Bus_Util = 0.062326 
Either_Row_CoL_Bus_Util = 0.063397 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.020270 
queue_avg = 0.636539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.636539
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4375 n_act=8 n_pre=1 n_ref_event=0 n_req=290 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06211
n_activity=370 dram_eff=0.7838
bk0: 64a 4602i bk1: 64a 4613i bk2: 64a 4617i bk3: 65a 4540i bk4: 16a 4623i bk5: 16a 4636i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 1a 4655i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.972414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.075529
Bank_Level_Parallism_Col = 2.000000
Bank_Level_Parallism_Ready = 1.410345
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.936364 

BW Util details:
bwutil = 0.062112 
total_CMD = 4669 
util_bw = 290 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 4338 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 27 
rwq = 0 
CCDLc_limit_alone = 27 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4375 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 290 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 290 
Row_Bus_Util =  0.001928 
CoL_Bus_Util = 0.062112 
Either_Row_CoL_Bus_Util = 0.062969 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.017007 
queue_avg = 0.732919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.732919
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4373 n_act=9 n_pre=1 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06254
n_activity=379 dram_eff=0.7704
bk0: 64a 4608i bk1: 64a 4611i bk2: 64a 4612i bk3: 65a 4569i bk4: 16a 4616i bk5: 16a 4602i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 2a 4656i bk11: 0a 4669i bk12: 1a 4657i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969178
Row_Buffer_Locality_read = 0.969178
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.154078
Bank_Level_Parallism_Col = 2.078788
Bank_Level_Parallism_Ready = 1.404110
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.969697 

BW Util details:
bwutil = 0.062540 
total_CMD = 4669 
util_bw = 292 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 4338 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4373 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 292 
Row_Bus_Util =  0.002142 
CoL_Bus_Util = 0.062540 
Either_Row_CoL_Bus_Util = 0.063397 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.020270 
queue_avg = 0.755194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.755194
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4374 n_act=8 n_pre=0 n_ref_event=0 n_req=290 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06211
n_activity=381 dram_eff=0.7612
bk0: 64a 4625i bk1: 64a 4617i bk2: 64a 4609i bk3: 64a 4571i bk4: 16a 4635i bk5: 16a 4614i bk6: 0a 4669i bk7: 1a 4657i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 1a 4657i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.972414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.932353
Bank_Level_Parallism_Col = 1.920118
Bank_Level_Parallism_Ready = 1.427586
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.866864 

BW Util details:
bwutil = 0.062112 
total_CMD = 4669 
util_bw = 290 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4329 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4374 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 290 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 290 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.062112 
Either_Row_CoL_Bus_Util = 0.063183 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.010169 
queue_avg = 0.698436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.698436
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4374 n_act=8 n_pre=0 n_ref_event=0 n_req=290 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06211
n_activity=368 dram_eff=0.788
bk0: 64a 4615i bk1: 64a 4610i bk2: 64a 4607i bk3: 64a 4587i bk4: 16a 4617i bk5: 16a 4634i bk6: 0a 4669i bk7: 1a 4655i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 1a 4657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.972414
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924198
Bank_Level_Parallism_Col = 1.900293
Bank_Level_Parallism_Ready = 1.334483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788856 

BW Util details:
bwutil = 0.062112 
total_CMD = 4669 
util_bw = 290 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 4326 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4374 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 290 
total_req = 290 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 290 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.062112 
Either_Row_CoL_Bus_Util = 0.063183 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.010169 
queue_avg = 0.819876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.819876
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4376 n_act=7 n_pre=0 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=392 dram_eff=0.7372
bk0: 64a 4597i bk1: 64a 4609i bk2: 64a 4599i bk3: 64a 4559i bk4: 16a 4625i bk5: 16a 4634i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 1a 4657i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975779
Row_Buffer_Locality_read = 0.975779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.011628
Bank_Level_Parallism_Col = 2.008798
Bank_Level_Parallism_Ready = 1.515571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.979472 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 55 
Wasted_Row = 0 
Idle = 4325 

BW Util Bottlenecks: 
RCDc_limit = 43 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4376 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 289 
Row_Bus_Util =  0.001499 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062754 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.010239 
queue_avg = 0.567573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.567573
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4377 n_act=7 n_pre=0 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=386 dram_eff=0.7487
bk0: 64a 4609i bk1: 64a 4606i bk2: 64a 4608i bk3: 64a 4582i bk4: 16a 4641i bk5: 16a 4627i bk6: 1a 4657i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975779
Row_Buffer_Locality_read = 0.975779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.905045
Bank_Level_Parallism_Col = 1.895522
Bank_Level_Parallism_Ready = 1.318339
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.883582 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 4332 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 33 
rwq = 0 
CCDLc_limit_alone = 33 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4377 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 289 
Row_Bus_Util =  0.001499 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062540 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.013699 
queue_avg = 0.803170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.80317
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4377 n_act=7 n_pre=1 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=392 dram_eff=0.7372
bk0: 64a 4603i bk1: 64a 4604i bk2: 64a 4598i bk3: 64a 4562i bk4: 16a 4609i bk5: 17a 4596i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975779
Row_Buffer_Locality_read = 0.975779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.094556
Bank_Level_Parallism_Col = 2.040230
Bank_Level_Parallism_Ready = 1.467128
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.954023 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 4320 

BW Util Bottlenecks: 
RCDc_limit = 50 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 32 
rwq = 0 
CCDLc_limit_alone = 32 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4377 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 289 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062540 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.017123 
queue_avg = 0.962305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.962305
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4363 n_act=13 n_pre=4 n_ref_event=0 n_req=295 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06318
n_activity=406 dram_eff=0.7266
bk0: 65a 4554i bk1: 64a 4598i bk2: 64a 4601i bk3: 64a 4576i bk4: 16a 4611i bk5: 16a 4640i bk6: 2a 4614i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 3a 4614i bk13: 1a 4657i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955932
Row_Buffer_Locality_read = 0.955932
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.397183
Bank_Level_Parallism_Col = 2.122159
Bank_Level_Parallism_Ready = 1.406780
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.965909 

BW Util details:
bwutil = 0.063183 
total_CMD = 4669 
util_bw = 295 
Wasted_Col = 59 
Wasted_Row = 1 
Idle = 4314 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4363 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 4 
n_ref = 0 
n_req = 295 
total_req = 295 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 295 
Row_Bus_Util =  0.003641 
CoL_Bus_Util = 0.063183 
Either_Row_CoL_Bus_Util = 0.065539 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.019608 
queue_avg = 0.760762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.760762
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4377 n_act=7 n_pre=1 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=428 dram_eff=0.6752
bk0: 64a 4607i bk1: 65a 4572i bk2: 64a 4593i bk3: 64a 4580i bk4: 16a 4623i bk5: 16a 4643i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975779
Row_Buffer_Locality_read = 0.975779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.783854
Bank_Level_Parallism_Col = 1.833803
Bank_Level_Parallism_Ready = 1.359862
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788732 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 68 
Wasted_Row = 27 
Idle = 4285 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 39 
rwq = 0 
CCDLc_limit_alone = 39 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4377 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 289 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062540 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.017123 
queue_avg = 0.535661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.535661
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4378 n_act=6 n_pre=0 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06168
n_activity=388 dram_eff=0.7423
bk0: 64a 4607i bk1: 64a 4594i bk2: 64a 4587i bk3: 64a 4522i bk4: 16a 4597i bk5: 16a 4611i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.220963
Bank_Level_Parallism_Col = 2.210826
Bank_Level_Parallism_Ready = 1.736111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.119658 

BW Util details:
bwutil = 0.061683 
total_CMD = 4669 
util_bw = 288 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 4316 

BW Util Bottlenecks: 
RCDc_limit = 39 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4378 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 288 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.061683 
Either_Row_CoL_Bus_Util = 0.062326 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.010309 
queue_avg = 0.681088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.681088
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4378 n_act=6 n_pre=0 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06168
n_activity=367 dram_eff=0.7847
bk0: 64a 4613i bk1: 64a 4596i bk2: 64a 4587i bk3: 64a 4566i bk4: 16a 4582i bk5: 16a 4550i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.486154
Bank_Level_Parallism_Col = 2.469136
Bank_Level_Parallism_Ready = 1.791667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.345679 

BW Util details:
bwutil = 0.061683 
total_CMD = 4669 
util_bw = 288 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 4344 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4378 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 288 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.061683 
Either_Row_CoL_Bus_Util = 0.062326 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.010309 
queue_avg = 0.608910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.60891
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4377 n_act=7 n_pre=0 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=374 dram_eff=0.7727
bk0: 64a 4603i bk1: 64a 4608i bk2: 64a 4602i bk3: 64a 4566i bk4: 16a 4573i bk5: 16a 4612i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 1a 4657i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975779
Row_Buffer_Locality_read = 0.975779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.275758
Bank_Level_Parallism_Col = 2.255319
Bank_Level_Parallism_Ready = 1.567474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.173252 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 4339 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4377 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 289 
Row_Bus_Util =  0.001499 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062540 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.013699 
queue_avg = 0.690084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.690084
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4379 n_act=6 n_pre=0 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06168
n_activity=372 dram_eff=0.7742
bk0: 64a 4614i bk1: 64a 4609i bk2: 64a 4570i bk3: 64a 4554i bk4: 16a 4620i bk5: 16a 4587i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.266667
Bank_Level_Parallism_Col = 2.255319
Bank_Level_Parallism_Ready = 1.652778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.200608 

BW Util details:
bwutil = 0.061683 
total_CMD = 4669 
util_bw = 288 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 4339 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4379 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 288 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.061683 
Either_Row_CoL_Bus_Util = 0.062112 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.013793 
queue_avg = 0.901049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.901049
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4369 n_act=11 n_pre=3 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06254
n_activity=418 dram_eff=0.6986
bk0: 65a 4549i bk1: 64a 4589i bk2: 64a 4587i bk3: 64a 4555i bk4: 17a 4582i bk5: 16a 4547i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 1a 4657i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 1a 4656i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962329
Row_Buffer_Locality_read = 0.962329
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.526027
Bank_Level_Parallism_Col = 2.529762
Bank_Level_Parallism_Ready = 1.722603
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.369048 

BW Util details:
bwutil = 0.062540 
total_CMD = 4669 
util_bw = 292 
Wasted_Col = 47 
Wasted_Row = 26 
Idle = 4304 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4369 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 292 
Row_Bus_Util =  0.002999 
CoL_Bus_Util = 0.062540 
Either_Row_CoL_Bus_Util = 0.064254 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.020000 
queue_avg = 1.338188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=1.33819
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4381 n_act=9 n_pre=1 n_ref_event=0 n_req=283 n_rd=283 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06061
n_activity=383 dram_eff=0.7389
bk0: 56a 4622i bk1: 64a 4608i bk2: 64a 4599i bk3: 64a 4561i bk4: 17a 4617i bk5: 16a 4559i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 1a 4657i bk11: 0a 4669i bk12: 1a 4655i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968198
Row_Buffer_Locality_read = 0.968198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.233038
Bank_Level_Parallism_Col = 2.178571
Bank_Level_Parallism_Ready = 1.540636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.985119 

BW Util details:
bwutil = 0.060613 
total_CMD = 4669 
util_bw = 283 
Wasted_Col = 56 
Wasted_Row = 0 
Idle = 4330 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4381 
Read = 283 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 283 
total_req = 283 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 283 
Row_Bus_Util =  0.002142 
CoL_Bus_Util = 0.060613 
Either_Row_CoL_Bus_Util = 0.061683 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.017361 
queue_avg = 0.616406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.616406
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4387 n_act=6 n_pre=0 n_ref_event=0 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05997
n_activity=351 dram_eff=0.7977
bk0: 56a 4624i bk1: 64a 4606i bk2: 64a 4593i bk3: 64a 4566i bk4: 16a 4635i bk5: 16a 4596i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978571
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.067485
Bank_Level_Parallism_Col = 2.061728
Bank_Level_Parallism_Ready = 1.557143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.000000 

BW Util details:
bwutil = 0.059970 
total_CMD = 4669 
util_bw = 280 
Wasted_Col = 46 
Wasted_Row = 0 
Idle = 4343 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 34 
rwq = 0 
CCDLc_limit_alone = 34 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4387 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 280 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.059970 
Either_Row_CoL_Bus_Util = 0.060398 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.014184 
queue_avg = 0.703791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.703791
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4387 n_act=6 n_pre=0 n_ref_event=0 n_req=280 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05997
n_activity=359 dram_eff=0.7799
bk0: 56a 4618i bk1: 64a 4617i bk2: 64a 4610i bk3: 64a 4567i bk4: 16a 4616i bk5: 16a 4574i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978571
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.071856
Bank_Level_Parallism_Col = 2.060241
Bank_Level_Parallism_Ready = 1.589286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933735 

BW Util details:
bwutil = 0.059970 
total_CMD = 4669 
util_bw = 280 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 4335 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4387 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 280 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.059970 
Either_Row_CoL_Bus_Util = 0.060398 
Issued_on_Two_Bus_Simul_Util = 0.000857 
issued_two_Eff = 0.014184 
queue_avg = 0.798244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.798244
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4382 n_act=9 n_pre=2 n_ref_event=0 n_req=283 n_rd=283 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06061
n_activity=372 dram_eff=0.7608
bk0: 56a 4621i bk1: 64a 4611i bk2: 64a 4604i bk3: 64a 4581i bk4: 17a 4615i bk5: 17a 4586i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 1a 4655i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968198
Row_Buffer_Locality_read = 0.968198
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.081081
Bank_Level_Parallism_Col = 1.984894
Bank_Level_Parallism_Ready = 1.381625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.833837 

BW Util details:
bwutil = 0.060613 
total_CMD = 4669 
util_bw = 283 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 4336 

BW Util Bottlenecks: 
RCDc_limit = 51 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4382 
Read = 283 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 283 
total_req = 283 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 283 
Row_Bus_Util =  0.002356 
CoL_Bus_Util = 0.060613 
Either_Row_CoL_Bus_Util = 0.061469 
Issued_on_Two_Bus_Simul_Util = 0.001499 
issued_two_Eff = 0.024390 
queue_avg = 0.561362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.561362
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4375 n_act=9 n_pre=2 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=377 dram_eff=0.7666
bk0: 62a 4603i bk1: 64a 4616i bk2: 64a 4592i bk3: 64a 4556i bk4: 17a 4552i bk5: 16a 4575i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 2a 4618i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968858
Row_Buffer_Locality_read = 0.968858
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.544379
Bank_Level_Parallism_Col = 2.417418
Bank_Level_Parallism_Ready = 1.626298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.090090 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 46 
Wasted_Row = 3 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4375 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 289 
Row_Bus_Util =  0.002356 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062969 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.020408 
queue_avg = 0.553223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.553223
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4378 n_act=6 n_pre=0 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06168
n_activity=347 dram_eff=0.83
bk0: 64a 4593i bk1: 64a 4591i bk2: 64a 4588i bk3: 64a 4547i bk4: 16a 4596i bk5: 16a 4593i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.458204
Bank_Level_Parallism_Col = 2.434783
Bank_Level_Parallism_Ready = 1.611111
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.158385 

BW Util details:
bwutil = 0.061683 
total_CMD = 4669 
util_bw = 288 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 4346 

BW Util Bottlenecks: 
RCDc_limit = 34 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4378 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 288 
Row_Bus_Util =  0.001285 
CoL_Bus_Util = 0.061683 
Either_Row_CoL_Bus_Util = 0.062326 
Issued_on_Two_Bus_Simul_Util = 0.000643 
issued_two_Eff = 0.010309 
queue_avg = 0.884986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.884986
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4371 n_act=9 n_pre=2 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06254
n_activity=390 dram_eff=0.7487
bk0: 64a 4606i bk1: 66a 4560i bk2: 64a 4590i bk3: 64a 4547i bk4: 16a 4609i bk5: 17a 4555i bk6: 1a 4657i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.331507
Bank_Level_Parallism_Col = 2.307471
Bank_Level_Parallism_Ready = 1.647260
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.089081 

BW Util details:
bwutil = 0.062540 
total_CMD = 4669 
util_bw = 292 
Wasted_Col = 58 
Wasted_Row = 15 
Idle = 4304 

BW Util Bottlenecks: 
RCDc_limit = 58 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4371 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9 
n_pre = 2 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 292 
Row_Bus_Util =  0.002356 
CoL_Bus_Util = 0.062540 
Either_Row_CoL_Bus_Util = 0.063825 
Issued_on_Two_Bus_Simul_Util = 0.001071 
issued_two_Eff = 0.016779 
queue_avg = 0.759906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.759906
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4669 n_nop=4378 n_act=7 n_pre=1 n_ref_event=0 n_req=289 n_rd=289 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0619
n_activity=360 dram_eff=0.8028
bk0: 64a 4605i bk1: 64a 4596i bk2: 64a 4594i bk3: 64a 4553i bk4: 16a 4593i bk5: 17a 4541i bk6: 0a 4669i bk7: 0a 4669i bk8: 0a 4669i bk9: 0a 4669i bk10: 0a 4669i bk11: 0a 4669i bk12: 0a 4669i bk13: 0a 4669i bk14: 0a 4669i bk15: 0a 4669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975779
Row_Buffer_Locality_read = 0.975779
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.510703
Bank_Level_Parallism_Col = 2.447853
Bank_Level_Parallism_Ready = 1.747405
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.098160 

BW Util details:
bwutil = 0.061898 
total_CMD = 4669 
util_bw = 289 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 4342 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4669 
n_nop = 4378 
Read = 289 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 289 
Row_Bus_Util =  0.001713 
CoL_Bus_Util = 0.061898 
Either_Row_CoL_Bus_Util = 0.062326 
Issued_on_Two_Bus_Simul_Util = 0.001285 
issued_two_Eff = 0.020619 
queue_avg = 0.544656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.544656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 394, Miss = 163, Miss_rate = 0.414, Pending_hits = 8, Reservation_fails = 148
L2_cache_bank[1]: Access = 326, Miss = 152, Miss_rate = 0.466, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 373, Miss = 163, Miss_rate = 0.437, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 325, Miss = 152, Miss_rate = 0.468, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 371, Miss = 160, Miss_rate = 0.431, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 331, Miss = 154, Miss_rate = 0.465, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[6]: Access = 371, Miss = 160, Miss_rate = 0.431, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 326, Miss = 152, Miss_rate = 0.466, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 342, Miss = 153, Miss_rate = 0.447, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 341, Miss = 152, Miss_rate = 0.446, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 342, Miss = 153, Miss_rate = 0.447, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[11]: Access = 352, Miss = 153, Miss_rate = 0.435, Pending_hits = 5, Reservation_fails = 149
L2_cache_bank[12]: Access = 377, Miss = 162, Miss_rate = 0.430, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 317, Miss = 148, Miss_rate = 0.467, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 375, Miss = 163, Miss_rate = 0.435, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 307, Miss = 144, Miss_rate = 0.469, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[16]: Access = 341, Miss = 152, Miss_rate = 0.446, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[17]: Access = 347, Miss = 155, Miss_rate = 0.447, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[18]: Access = 339, Miss = 154, Miss_rate = 0.454, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 340, Miss = 153, Miss_rate = 0.450, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[20]: Access = 340, Miss = 153, Miss_rate = 0.450, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 342, Miss = 153, Miss_rate = 0.447, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[22]: Access = 343, Miss = 155, Miss_rate = 0.452, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[23]: Access = 341, Miss = 153, Miss_rate = 0.449, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[24]: Access = 337, Miss = 153, Miss_rate = 0.454, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[25]: Access = 340, Miss = 153, Miss_rate = 0.450, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[26]: Access = 347, Miss = 154, Miss_rate = 0.444, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[27]: Access = 341, Miss = 152, Miss_rate = 0.446, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[28]: Access = 342, Miss = 153, Miss_rate = 0.447, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[29]: Access = 336, Miss = 152, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[30]: Access = 341, Miss = 152, Miss_rate = 0.446, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[31]: Access = 341, Miss = 153, Miss_rate = 0.449, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[32]: Access = 341, Miss = 153, Miss_rate = 0.449, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[33]: Access = 340, Miss = 152, Miss_rate = 0.447, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[34]: Access = 343, Miss = 154, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[35]: Access = 344, Miss = 157, Miss_rate = 0.456, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[36]: Access = 338, Miss = 153, Miss_rate = 0.453, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[37]: Access = 339, Miss = 152, Miss_rate = 0.448, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[38]: Access = 340, Miss = 152, Miss_rate = 0.447, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[39]: Access = 343, Miss = 152, Miss_rate = 0.443, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[40]: Access = 339, Miss = 152, Miss_rate = 0.448, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[41]: Access = 338, Miss = 152, Miss_rate = 0.450, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[42]: Access = 341, Miss = 152, Miss_rate = 0.446, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[43]: Access = 343, Miss = 153, Miss_rate = 0.446, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[44]: Access = 341, Miss = 152, Miss_rate = 0.446, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[45]: Access = 338, Miss = 152, Miss_rate = 0.450, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[46]: Access = 344, Miss = 155, Miss_rate = 0.451, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[47]: Access = 341, Miss = 153, Miss_rate = 0.449, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[48]: Access = 321, Miss = 145, Miss_rate = 0.452, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[49]: Access = 340, Miss = 154, Miss_rate = 0.453, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[50]: Access = 323, Miss = 144, Miss_rate = 0.446, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[51]: Access = 340, Miss = 152, Miss_rate = 0.447, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[52]: Access = 319, Miss = 144, Miss_rate = 0.451, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[53]: Access = 340, Miss = 152, Miss_rate = 0.447, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[54]: Access = 324, Miss = 145, Miss_rate = 0.448, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[55]: Access = 344, Miss = 154, Miss_rate = 0.448, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[56]: Access = 339, Miss = 153, Miss_rate = 0.451, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[57]: Access = 340, Miss = 152, Miss_rate = 0.447, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[58]: Access = 339, Miss = 152, Miss_rate = 0.448, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[59]: Access = 339, Miss = 152, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[60]: Access = 348, Miss = 154, Miss_rate = 0.443, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[61]: Access = 343, Miss = 154, Miss_rate = 0.449, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[62]: Access = 338, Miss = 152, Miss_rate = 0.450, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[63]: Access = 339, Miss = 153, Miss_rate = 0.451, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 21857
L2_total_cache_misses = 9792
L2_total_cache_miss_rate = 0.4480
L2_total_cache_pending_hits = 243
L2_total_cache_reservation_fails = 297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6916
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 243
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 297
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=21857
icnt_total_pkts_simt_to_mem=21857
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21857
Req_Network_cycles = 7948
Req_Network_injected_packets_per_cycle =       2.7500 
Req_Network_conflicts_per_cycle =       0.9604
Req_Network_conflicts_per_cycle_util =       4.7587
Req_Bank_Level_Parallism =      13.6266
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3611
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0430

Reply_Network_injected_packets_num = 21857
Reply_Network_cycles = 7948
Reply_Network_injected_packets_per_cycle =        2.7500
Reply_Network_conflicts_per_cycle =        1.8597
Reply_Network_conflicts_per_cycle_util =       8.6845
Reply_Bank_Level_Parallism =      12.8420
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1092
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0344
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 1517977 (inst/sec)
gpgpu_simulation_rate = 1589 (cycle/sec)
gpgpu_silicon_slowdown = 910635x
launching memcpy command : MemcpyHtoD,0x00007f35ab74c600,68
launching memcpy command : MemcpyHtoD,0x00007f35ab74c800,278596
launching memcpy command : MemcpyHtoD,0x00007f35ab704400,278596
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,38,0
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,39,0
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,40,0
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,41,0
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,42,0
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,43,0
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,44,0
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,45,0
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,46,0
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,47,0
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,48,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,49,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,50,0
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,51,0
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,52,0
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,53,0
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,54,0
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,55,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,56,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,57,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,58,0
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,59,0
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,60,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,61,0
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,62,0
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,63,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,64,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,65,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,66,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,67,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,68,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,69,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,70,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,71,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,72,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,73,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,74,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,75,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,76,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,77,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,78,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 7102
gpu_sim_insn = 2883936
gpu_sim_insn_fp = 1962176
gpu_bytes_leidos = 2916800
gpu_bytes_leidos_Desde_MemFetch = 1960800
gpu_arithmetic_intensity = 0.67271530444323
gpu_gflops = 399.784381
gpu_ipc =     406.0738
gpu_tot_sim_cycle = 15050
gpu_tot_sim_insn = 10473824
gpu_tot_ipc =     695.9351
gpu_tot_issued_cta = 512
gpu_occupancy = 36.5121% 
gpu_tot_occupancy = 37.5794% 
max_total_param_size = 0
gpu_stall_dramfull = 220
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.5503
partiton_level_parallism_total  =       4.0714
partiton_level_parallism_util =      24.6517
partiton_level_parallism_util_total  =      19.1305
L2_BW  =     256.9996 GB/Sec
L2_BW_total  =     188.5234 GB/Sec
gpu_total_sim_rate=1163758

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1220, Miss = 384, Miss_rate = 0.315, Pending_hits = 141, Reservation_fails = 1584
	L1D_cache_core[1]: Access = 1220, Miss = 382, Miss_rate = 0.313, Pending_hits = 144, Reservation_fails = 1699
	L1D_cache_core[2]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 120, Reservation_fails = 1876
	L1D_cache_core[3]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 120, Reservation_fails = 1881
	L1D_cache_core[4]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 121, Reservation_fails = 1996
	L1D_cache_core[5]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 120, Reservation_fails = 1944
	L1D_cache_core[6]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 122, Reservation_fails = 2014
	L1D_cache_core[7]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 120, Reservation_fails = 1957
	L1D_cache_core[8]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 116, Reservation_fails = 1496
	L1D_cache_core[9]: Access = 1252, Miss = 380, Miss_rate = 0.304, Pending_hits = 129, Reservation_fails = 2266
	L1D_cache_core[10]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 118, Reservation_fails = 1772
	L1D_cache_core[11]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 119, Reservation_fails = 1900
	L1D_cache_core[12]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 122, Reservation_fails = 1925
	L1D_cache_core[13]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 122, Reservation_fails = 1970
	L1D_cache_core[14]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 120, Reservation_fails = 2030
	L1D_cache_core[15]: Access = 1220, Miss = 379, Miss_rate = 0.311, Pending_hits = 117, Reservation_fails = 1765
	L1D_cache_core[16]: Access = 1405, Miss = 417, Miss_rate = 0.297, Pending_hits = 127, Reservation_fails = 1923
	L1D_cache_core[17]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 129, Reservation_fails = 1903
	L1D_cache_core[18]: Access = 1408, Miss = 414, Miss_rate = 0.294, Pending_hits = 135, Reservation_fails = 2212
	L1D_cache_core[19]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 129, Reservation_fails = 2059
	L1D_cache_core[20]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 125, Reservation_fails = 1910
	L1D_cache_core[21]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 127, Reservation_fails = 1895
	L1D_cache_core[22]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 129, Reservation_fails = 2172
	L1D_cache_core[23]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 128, Reservation_fails = 1891
	L1D_cache_core[24]: Access = 1408, Miss = 414, Miss_rate = 0.294, Pending_hits = 135, Reservation_fails = 2275
	L1D_cache_core[25]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 129, Reservation_fails = 1979
	L1D_cache_core[26]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 123, Reservation_fails = 1938
	L1D_cache_core[27]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 129, Reservation_fails = 1961
	L1D_cache_core[28]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 125, Reservation_fails = 1998
	L1D_cache_core[29]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 129, Reservation_fails = 2061
	L1D_cache_core[30]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 124, Reservation_fails = 1971
	L1D_cache_core[31]: Access = 1384, Miss = 413, Miss_rate = 0.298, Pending_hits = 121, Reservation_fails = 2057
	L1D_cache_core[32]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1991
	L1D_cache_core[33]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 111, Reservation_fails = 1623
	L1D_cache_core[34]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 111, Reservation_fails = 1720
	L1D_cache_core[35]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1681
	L1D_cache_core[36]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1687
	L1D_cache_core[37]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1748
	L1D_cache_core[38]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 109, Reservation_fails = 1699
	L1D_cache_core[39]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 111, Reservation_fails = 1661
	L1D_cache_core[40]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 110, Reservation_fails = 1693
	L1D_cache_core[41]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1866
	L1D_cache_core[42]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 111, Reservation_fails = 1762
	L1D_cache_core[43]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1818
	L1D_cache_core[44]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1667
	L1D_cache_core[45]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1912
	L1D_cache_core[46]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 110, Reservation_fails = 1692
	L1D_cache_core[47]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1823
	L1D_cache_core[48]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1832
	L1D_cache_core[49]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1801
	L1D_cache_core[50]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1794
	L1D_cache_core[51]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1810
	L1D_cache_core[52]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1779
	L1D_cache_core[53]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 110, Reservation_fails = 1811
	L1D_cache_core[54]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1839
	L1D_cache_core[55]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1801
	L1D_cache_core[56]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 109, Reservation_fails = 1726
	L1D_cache_core[57]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1797
	L1D_cache_core[58]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 109, Reservation_fails = 1712
	L1D_cache_core[59]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1802
	L1D_cache_core[60]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 107, Reservation_fails = 1775
	L1D_cache_core[61]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1872
	L1D_cache_core[62]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 108, Reservation_fails = 1820
	L1D_cache_core[63]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 107, Reservation_fails = 1810
	L1D_cache_core[64]: Access = 1122, Miss = 342, Miss_rate = 0.305, Pending_hits = 117, Reservation_fails = 1833
	L1D_cache_core[65]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1809
	L1D_cache_core[66]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 109, Reservation_fails = 1784
	L1D_cache_core[67]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1839
	L1D_cache_core[68]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 111, Reservation_fails = 1860
	L1D_cache_core[69]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1807
	L1D_cache_core[70]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 110, Reservation_fails = 1808
	L1D_cache_core[71]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1821
	L1D_cache_core[72]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 109, Reservation_fails = 1792
	L1D_cache_core[73]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1832
	L1D_cache_core[74]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 110, Reservation_fails = 1803
	L1D_cache_core[75]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1890
	L1D_cache_core[76]: Access = 1128, Miss = 342, Miss_rate = 0.303, Pending_hits = 123, Reservation_fails = 2135
	L1D_cache_core[77]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 112, Reservation_fails = 1838
	L1D_cache_core[78]: Access = 1116, Miss = 340, Miss_rate = 0.305, Pending_hits = 111, Reservation_fails = 1842
	L1D_cache_core[79]: Access = 1128, Miss = 342, Miss_rate = 0.303, Pending_hits = 125, Reservation_fails = 2175
	L1D_total_cache_accesses = 95363
	L1D_total_cache_misses = 29013
	L1D_total_cache_miss_rate = 0.3042
	L1D_total_cache_pending_hits = 9375
	L1D_total_cache_reservation_fails = 148972
	L1D_cache_data_port_util = 0.166
	L1D_cache_fill_port_util = 0.083
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24713
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 138051
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9375
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10921
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 20527
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 117524
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 10921
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
204, 180, 188, 180, 196, 180, 188, 180, 204, 180, 188, 180, 196, 180, 188, 180, 204, 180, 188, 180, 196, 180, 188, 180, 159, 135, 143, 135, 151, 135, 143, 135, 
gpgpu_n_tot_thrd_icount = 10473824
gpgpu_n_tot_w_icount = 382999
gpgpu_n_stall_shd_mem = 67621
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28501
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 53528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14093
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:394508	W0_Idle:223852	W0_Scoreboard:388121	W1:0	W2:18432	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:303615
single_issue_nums: WS0:102423	WS1:92160	WS2:96256	WS3:92160	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228008 {8:28501,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1140040 {40:28501,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 1050 
max_icnt2mem_latency = 630 
maxmrqlatency = 166 
max_icnt2sh_latency = 273 
averagemflatency = 346 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 37 
mrq_lat_table:1618 	4823 	2777 	2766 	3367 	1934 	686 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17810 	36168 	7290 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	8872 	21597 	20310 	7758 	2578 	160 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20725 	6281 	4816 	6009 	8359 	11237 	3828 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         1         0         1         1         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         1         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         1         0         1         1         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         0         0         0         0         0         1         0         0         0         0         0         2         0         0         0 
dram[18]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         0         0         0         1         0         0         0         0         1         0         0         0         0         0         0 
dram[24]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         1         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         2         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5424      5562      5831      5773      5918      6080      5636      5625      5973      5693      5397         0         0         0         0         0 
dram[1]:      5404      5411      5788      5790      5962      5433      5653      5397      5399      5753         0         0         0         0         0         0 
dram[2]:      5404      5419      5828      5768      5971      5778      5438      5625      5784      5709      5433         0         0         0         0         0 
dram[3]:      5404      5412      5809      5768      5926      5812      5705      5651      5947      6002         0         0         0         0         0         0 
dram[4]:      5404      5397      5860      5768      6119      5850      5647      5624      5889      5712         0         0         0         0         0         0 
dram[5]:      5399      5448      5783      5867      5914      5777      5397      5622      5985      5693         0         0         0         0         0         0 
dram[6]:      5404      5448      5794      5399      5433      6030      5656      5622      5745      5930      5443         0         0         0         0         0 
dram[7]:      5404      5450      5399      5773      6093      5860      5690      5397      5400      5600         0         0         0         0         0         0 
dram[8]:      5400      5411      5775      5853      5397      6185      5598      5666      5831      5780         0      5399         0         0         0         0 
dram[9]:      5400      5412      5790      5429      6093      5399      5397      5639      5697      5751         0         0         0         0         0         0 
dram[10]:      5400      5411      5863      5397      5983      5816      5593      5663      5780      5996         0         0      5399         0         0         0 
dram[11]:      5399      5411      5833      5402      5937      6080      5593      5651      5641      5830      5429         0      5397         0         0         0 
dram[12]:      5436      5411      5770      5857      5986      5834      5646      5429      5755      5697         0         0         0         0      5397         0 
dram[13]:      5436      5411      5794      5908      5972      5795      5654      5400      5957      5707         0         0         0         0         0      5399 
dram[14]:      5436      5411      5800      5773      6097      5976      5586      5675      5940      5794         0         0         0      5397         0         0 
dram[15]:      5436      5412      5787      5778      6102      5814      5429      5654      5942      5797         0         0         0         0         0         0 
dram[16]:      5399      5443      5870      5894      6090      5397      5598      5641      5775      5758         0         0         0         0         0         0 
dram[17]:      5399      5445      5874      5778      6100      5904      5405      5683      5985      5773         0         0      5397      5431         0         0 
dram[18]:      5397      5434      5867      5836      6122      5850      5602      5646      5763      5899         0         0         0         0         0         0 
dram[19]:      5397      5443      5841      5843      6097      5938      5644      5651      5792      5794         0         0         0         0         0         0 
dram[20]:      5397      5411      5857      5858      6039      5874      5588      5665      5753      5809         0         0         0         0         0         0 
dram[21]:      5399      5411      5926      5872      6023      5909      5591      5663      5956      5746         0      5397         0         0         0         0 
dram[22]:      5397      5411      5807      5857      6120      5969      5607      5627      5741      5959         0         0         0         0         0         0 
dram[23]:      5402      5411      5877      5853      5399      5960      5586      5641      5947      5397         0         0         0         0      5400         0 
dram[24]:      5429      5404      5819      5770      5397      6039      5676      5637      5763      5738      5441         0      5399         0         0         0 
dram[25]:      5429      5404      5831      5794      6132      6049      5682      5663      5729      5702         0         0         0         0         0         0 
dram[26]:      5429      5404      5828      5802      6066      6068      5665      5666      5951      5899         0         0         0         0         0         0 
dram[27]:      5429      5407      5855      5771      5433      5397      5670      5656      5951      5843         0         0      5436         0         0         0 
dram[28]:      5399      5407      5857      5843      5404      5892      5603      5630      5745      5746         0         0         0         0      5397         0 
dram[29]:      5397      5404      5843      5845      6049      5850      5598      5647      5894      5886         0         0         0         0         0         0 
dram[30]:      5397      5436      5831      5833      6098      5404      5429      5642      5945      5985         0         0         0         0         0         0 
dram[31]:      5397      5407      5809      5817      6071      5429      5647      5644      5712      5818         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 22.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 56.000000 28.500000 64.000000 32.500000 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 32.500000 64.000000 32.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 32.500000 64.000000 64.000000 48.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.500000 64.000000 64.000000 64.000000 51.000000 56.000000 32.500000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 32.500000 26.000000 56.000000 64.000000 64.000000 35.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 32.500000 64.000000 48.000000 56.000000 64.000000 32.500000 16.500000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 29.000000 56.000000 64.000000 64.000000 40.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 32.500000 56.000000 28.500000 32.500000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 32.500000 56.000000 56.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 32.500000 56.000000 56.000000 64.000000 64.000000 40.000000 32.000000  2.000000      -nan  1.000000      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 32.500000 40.000000 32.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 32.500000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[14]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 40.000000 32.000000      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 32.500000 64.000000 40.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 56.000000 28.500000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 21.666666 64.000000 64.000000 64.000000 56.000000 56.000000 22.000000 64.000000 32.000000 32.000000      -nan      -nan  1.500000  1.000000      -nan      -nan 
dram[18]: 64.000000 32.500000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 21.666666 64.000000 64.000000 64.000000 28.500000 56.000000 64.000000 64.000000 32.000000 16.500000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[24]: 57.000000 64.000000 64.000000 64.000000 28.500000 56.000000 64.000000 64.000000 32.000000 32.000000  1.000000      -nan  1.000000      -nan      -nan      -nan 
dram[25]: 56.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 56.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 56.000000 64.000000 64.000000 64.000000 28.500000 28.500000 64.000000 64.000000 32.000000 32.000000      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 28.500000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 56.000000 56.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 66.000000 64.000000 64.000000 56.000000 28.500000 32.500000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 56.000000 28.500000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 17993/380 = 47.349998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        66        64        64        64        56        56        64        64        32        32         1         0         0         0         0         0 
dram[1]:        64        64        64        64        56        57        64        65        33        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        56        56        65        64        32        32         1         0         0         0         0         0 
dram[3]:        64        64        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        65        64        64        48        56        64        64        32        32         0         0         0         0         0         0 
dram[5]:        65        64        64        64        51        56        65        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        65        52        56        64        64        35        32         1         0         0         0         0         0 
dram[7]:        64        64        65        64        48        56        64        65        33        32         0         0         0         0         0         0 
dram[8]:        64        64        64        64        58        56        64        64        40        32         0         1         0         0         0         0 
dram[9]:        64        64        64        65        56        57        65        64        40        32         0         0         0         0         0         0 
dram[10]:        64        64        64        65        56        56        64        64        40        32         0         0         1         0         0         0 
dram[11]:        64        64        64        65        56        56        64        64        40        32         2         0         1         0         0         0 
dram[12]:        64        64        64        64        56        56        64        65        40        32         0         0         0         0         1         0 
dram[13]:        64        64        64        64        56        56        64        65        40        32         0         0         0         0         0         1 
dram[14]:        64        64        64        64        56        56        64        64        40        32         0         0         0         1         0         0 
dram[15]:        64        64        64        64        56        56        65        64        40        32         0         0         0         0         0         0 
dram[16]:        64        64        64        64        56        57        64        64        32        32         0         0         0         0         0         0 
dram[17]:        65        64        64        64        56        56        66        64        32        32         0         0         3         1         0         0 
dram[18]:        64        65        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[19]:        64        64        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[20]:        64        64        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[21]:        64        64        64        64        56        56        64        64        32        32         0         1         0         0         0         0 
dram[22]:        64        64        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[23]:        65        64        64        64        57        56        64        64        32        33         0         0         0         0         1         0 
dram[24]:        57        64        64        64        57        56        64        64        32        32         1         0         1         0         0         0 
dram[25]:        56        64        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[26]:        56        64        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[27]:        56        64        64        64        57        57        64        64        32        32         0         0         1         0         0         0 
dram[28]:        64        64        64        64        57        56        64        64        32        32         0         0         0         0         2         0 
dram[29]:        64        64        64        64        56        56        64        64        32        32         0         0         0         0         0         0 
dram[30]:        64        66        64        64        56        57        65        64        32        32         0         0         0         0         0         0 
dram[31]:        64        64        64        64        56        57        64        64        32        32         0         0         0         0         0         0 
total dram reads = 17993
min_bank_accesses = 0!
chip skew: 572/552 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1261      1269      1365      1370      1276      1163       970      1037       860       840       336    none      none      none      none      none  
dram[1]:       1236      1218      1408      1393      1292      1159       984       957       869       897    none      none      none      none      none      none  
dram[2]:       1236      1238      1376      1404      1296      1181      1005       967       861       836       337    none      none      none      none      none  
dram[3]:       1149      1200      1323      1383      1213      1170       934       912       788       770    none      none      none      none      none      none  
dram[4]:       1250      1256      1364      1476      1290      1170       975       973       864       882    none      none      none      none      none      none  
dram[5]:       1375      1339      1457      1519      3331      1337      1045      1140       951       906    none      none      none      none      none      none  
dram[6]:       1301      1284      1465      1500      1269      1233      1009      1034       973       888       337    none      none      none      none      none  
dram[7]:       1227      1210      1391      1443      1258      1203       934       975       802       857    none      none      none      none      none      none  
dram[8]:       1195      1248      1369      1360      1201      1172       962      1004       848       878    none         341    none      none      none      none  
dram[9]:       1168      1238      1379      1415      1195      1167       964      1019       873       956    none      none      none      none      none      none  
dram[10]:       1232      1242      1389      1495      1220      1179       900       994       853       879    none      none         341    none      none      none  
dram[11]:       1111      1158      1281      1374      1084      1060       900       960       796       769       337    none         336    none      none      none  
dram[12]:       1293      1294      1439      1511      1257      1179      1077      1045       909       900    none      none      none      none         336    none  
dram[13]:       1298      1348      1498      1609      1297      1220      1073      1109       941       899    none      none      none      none      none         337
dram[14]:       1260      1288      1459      1514      1275      1254      1009      1122       916       870    none      none      none         336    none      none  
dram[15]:       1276      1307      1427      1469      1232      1205       955      1014       827       853    none      none      none      none      none      none  
dram[16]:       1298      1287      1434      1536      1230      1176       946       974       879       925    none      none      none      none      none      none  
dram[17]:       1316      1326      1494      1502      1302      1247       974      1046       936       937    none      none         362       338    none      none  
dram[18]:       1176      1215      1396      1358      1140      1151       880       915       825       729    none      none      none      none      none      none  
dram[19]:       1301      1309      1523      1501      1291      1238       931       978       936       939    none      none      none      none      none      none  
dram[20]:       1130      1180      1327      1365      1169      1120       936       887       793       758    none      none      none      none      none      none  
dram[21]:       1234      1235      1386      1427      1199      1160       904       950       900       878    none         336    none      none      none      none  
dram[22]:       1256      1287      1434      1519      1215      1296       955      1021       877       886    none      none      none      none      none      none  
dram[23]:       1250      1270      1416      1476      1167      1254       956       980       892       818    none      none      none      none         341    none  
dram[24]:       1281      1277      1449      1424      1205      1218      1004      1037       907       926       348    none         341    none      none      none  
dram[25]:       1336      1348      1486      1512      1294      1300      1066      1083       972       970    none      none      none      none      none      none  
dram[26]:       1265      1301      1375      1408      1167      1225       948       984       832       833    none      none      none      none      none      none  
dram[27]:       1307      1307      1455      1426      1271      1240      1067      1017       948       913    none      none         346    none      none      none  
dram[28]:       1142      1180      1386      1388      1146      1160       921       907       836       853    none      none      none      none         370    none  
dram[29]:       1184      1184      1415      1361      1156      1184       885       918       830       814    none      none      none      none      none      none  
dram[30]:       1119      1211      1292      1338      1133      1124       874       922       804       825    none      none      none      none      none      none  
dram[31]:       1164      1193      1278      1335      1165      1103       977       898       848       821    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        660       627       567       585       634       821       906       908       522       854       336         0         0         0         0         0
dram[1]:        749       637       614       603       925       794       898       910       873       853         0         0         0         0         0         0
dram[2]:        619       633       608       622       623       635       919       876       763       792       337         0         0         0         0         0
dram[3]:        616       630       630       590       673       815       879       881       512       566         0         0         0         0         0         0
dram[4]:        641       605       626       643       786       759       909       903       565       844         0         0         0         0         0         0
dram[5]:        616       621       621       654       982       956      1009      1050       973       975         0         0         0         0         0         0
dram[6]:        619       684       577       652       796       814       912       842       873       562       337         0         0         0         0         0
dram[7]:        560       629       580       655       759       803       889       885       784       730         0         0         0         0         0         0
dram[8]:        477       622       521       566       817       808       906       949       699       715         0       341         0         0         0         0
dram[9]:        453       619       494       586       805       841       911       905       790       832         0         0         0         0         0         0
dram[10]:        529       619       548       645       813       846       954       932       881       599         0         0       341         0         0         0
dram[11]:        482       619       545       653       783       768       903       885       842       722       339         0       336         0         0         0
dram[12]:        632       629       574       691       907       804       908       902       790       783         0         0         0         0       336         0
dram[13]:        632       571       641       742       926       602       930       967       570       856         0         0         0         0         0       337
dram[14]:        657       636       635       701       935       847       934       986       584       595         0         0         0       336         0         0
dram[15]:        616       629       609       627       835       875       927       995       573       570         0         0         0         0         0         0
dram[16]:        576       636       629       754       946       892       971       949       684       938         0         0         0         0         0         0
dram[17]:        575       609       608       649       755       855       947       929       570       850         0         0       412       338         0         0
dram[18]:        744       667       656       665       777       644       881       861       795       448         0         0         0         0         0         0
dram[19]:        576       626       655       713       779       793       843       872       821       807         0         0         0         0         0         0
dram[20]:        558       623       592       652       881       644       902       889       830       656         0         0         0         0         0         0
dram[21]:        548       728       604       642       931       638       926       926       519       837         0       336         0         0         0         0
dram[22]:        535       627       580       677       783       914       906       943       596       552         0         0         0         0         0         0
dram[23]:        539       627       587       624       890       773       909       890       550       837         0         0         0         0       341         0
dram[24]:        569       635       608       629       903       790       901       903       839       900       348         0       341         0         0         0
dram[25]:        592       631       612       660       949       964       950       939       613       782         0         0         0         0         0         0
dram[26]:        577       632       644       623       840       909       905       874       545       588         0         0         0         0         0         0
dram[27]:        566       628       648       606       912       798       937       904       517       689         0         0       346         0         0         0
dram[28]:        557       496       589       569       775       805       912       947       841       831         0         0         0         0       404         0
dram[29]:        765       471       597       548       771       931       900       970       579       457         0         0         0         0         0         0
dram[30]:        533       539       540       597       782       896       847       880       520       485         0         0         0         0         0         0
dram[31]:        521       595       559       545       905       914       913       893       799       817         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8270 n_act=14 n_pre=3 n_ref_event=0 n_req=563 n_rd=563 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06368
n_activity=853 dram_eff=0.66
bk0: 66a 8688i bk1: 64a 8781i bk2: 64a 8761i bk3: 64a 8737i bk4: 56a 8700i bk5: 56a 8741i bk6: 64a 8781i bk7: 64a 8757i bk8: 32a 8805i bk9: 32a 8802i bk10: 1a 8829i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976909
Row_Buffer_Locality_read = 0.976909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.961644
Bank_Level_Parallism_Col = 1.981132
Bank_Level_Parallism_Ready = 1.548846
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.904209 

BW Util details:
bwutil = 0.063681 
total_CMD = 8841 
util_bw = 563 
Wasted_Col = 130 
Wasted_Row = 37 
Idle = 8111 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8270 
Read = 563 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 3 
n_ref = 0 
n_req = 563 
total_req = 563 

Dual Bus Interface Util: 
issued_total_row = 17 
issued_total_col = 563 
Row_Bus_Util =  0.001923 
CoL_Bus_Util = 0.063681 
Either_Row_CoL_Bus_Util = 0.064585 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.015762 
queue_avg = 0.431286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.431286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8272 n_act=13 n_pre=3 n_ref_event=0 n_req=563 n_rd=563 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06368
n_activity=780 dram_eff=0.7218
bk0: 64a 8786i bk1: 64a 8779i bk2: 64a 8761i bk3: 64a 8734i bk4: 56a 8719i bk5: 57a 8683i bk6: 64a 8783i bk7: 65a 8722i bk8: 33a 8759i bk9: 32a 8792i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976909
Row_Buffer_Locality_read = 0.976909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.284144
Bank_Level_Parallism_Col = 2.198113
Bank_Level_Parallism_Ready = 1.641208
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.059748 

BW Util details:
bwutil = 0.063681 
total_CMD = 8841 
util_bw = 563 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 8204 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8272 
Read = 563 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 563 
total_req = 563 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 563 
Row_Bus_Util =  0.001810 
CoL_Bus_Util = 0.063681 
Either_Row_CoL_Bus_Util = 0.064359 
Issued_on_Two_Bus_Simul_Util = 0.001131 
issued_two_Eff = 0.017575 
queue_avg = 0.486144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.486144
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8273 n_act=12 n_pre=1 n_ref_event=0 n_req=562 n_rd=562 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06357
n_activity=785 dram_eff=0.7159
bk0: 64a 8797i bk1: 64a 8776i bk2: 64a 8765i bk3: 64a 8734i bk4: 56a 8749i bk5: 56a 8719i bk6: 65a 8749i bk7: 64a 8737i bk8: 32a 8802i bk9: 32a 8805i bk10: 1a 8828i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978648
Row_Buffer_Locality_read = 0.978648
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.129134
Bank_Level_Parallism_Col = 2.097946
Bank_Level_Parallism_Ready = 1.535587
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.973144 

BW Util details:
bwutil = 0.063567 
total_CMD = 8841 
util_bw = 562 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 8206 

BW Util Bottlenecks: 
RCDc_limit = 52 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8273 
Read = 562 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 562 
total_req = 562 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 562 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.063567 
Either_Row_CoL_Bus_Util = 0.064246 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.012324 
queue_avg = 0.384006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.384006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8278 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06334
n_activity=737 dram_eff=0.7598
bk0: 64a 8773i bk1: 64a 8791i bk2: 64a 8756i bk3: 64a 8737i bk4: 56a 8707i bk5: 56a 8718i bk6: 64a 8781i bk7: 64a 8764i bk8: 32a 8785i bk9: 32a 8801i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.117005
Bank_Level_Parallism_Col = 2.106416
Bank_Level_Parallism_Ready = 1.558929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.985916 

BW Util details:
bwutil = 0.063341 
total_CMD = 8841 
util_bw = 560 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 8200 

BW Util Bottlenecks: 
RCDc_limit = 45 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8278 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 560 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.063341 
Either_Row_CoL_Bus_Util = 0.063681 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.012433 
queue_avg = 0.516457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.516457
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8284 n_act=11 n_pre=1 n_ref_event=0 n_req=553 n_rd=553 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06255
n_activity=779 dram_eff=0.7099
bk0: 64a 8796i bk1: 65a 8754i bk2: 64a 8771i bk3: 64a 8735i bk4: 48a 8762i bk5: 56a 8750i bk6: 64a 8781i bk7: 64a 8753i bk8: 32a 8801i bk9: 32a 8803i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980108
Row_Buffer_Locality_read = 0.980108
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.837719
Bank_Level_Parallism_Col = 1.841791
Bank_Level_Parallism_Ready = 1.452080
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.734328 

BW Util details:
bwutil = 0.062549 
total_CMD = 8841 
util_bw = 553 
Wasted_Col = 120 
Wasted_Row = 11 
Idle = 8157 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8284 
Read = 553 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 553 
total_req = 553 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 553 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.062549 
Either_Row_CoL_Bus_Util = 0.063002 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.014363 
queue_avg = 0.389096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.389096
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8276 n_act=12 n_pre=2 n_ref_event=0 n_req=557 n_rd=557 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.063
n_activity=824 dram_eff=0.676
bk0: 65a 8755i bk1: 64a 8778i bk2: 64a 8789i bk3: 64a 8742i bk4: 51a 8724i bk5: 56a 8741i bk6: 65a 8753i bk7: 64a 8776i bk8: 32a 8791i bk9: 32a 8775i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978456
Row_Buffer_Locality_read = 0.978456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.975000
Bank_Level_Parallism_Col = 1.971299
Bank_Level_Parallism_Ready = 1.520646
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811178 

BW Util details:
bwutil = 0.063002 
total_CMD = 8841 
util_bw = 557 
Wasted_Col = 109 
Wasted_Row = 14 
Idle = 8161 

BW Util Bottlenecks: 
RCDc_limit = 74 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8276 
Read = 557 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 2 
n_ref = 0 
n_req = 557 
total_req = 557 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 557 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.063002 
Either_Row_CoL_Bus_Util = 0.063907 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.010619 
queue_avg = 0.482751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.482751
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8273 n_act=13 n_pre=2 n_ref_event=0 n_req=561 n_rd=561 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06345
n_activity=780 dram_eff=0.7192
bk0: 64a 8786i bk1: 64a 8779i bk2: 64a 8773i bk3: 65a 8730i bk4: 52a 8737i bk5: 56a 8738i bk6: 64a 8797i bk7: 64a 8754i bk8: 35a 8800i bk9: 32a 8795i bk10: 1a 8829i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976827
Row_Buffer_Locality_read = 0.976827
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.917037
Bank_Level_Parallism_Col = 1.870536
Bank_Level_Parallism_Ready = 1.468806
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.773810 

BW Util details:
bwutil = 0.063454 
total_CMD = 8841 
util_bw = 561 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 8166 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8273 
Read = 561 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 2 
n_ref = 0 
n_req = 561 
total_req = 561 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 561 
Row_Bus_Util =  0.001697 
CoL_Bus_Util = 0.063454 
Either_Row_CoL_Bus_Util = 0.064246 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.014085 
queue_avg = 0.593824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.593824
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8280 n_act=13 n_pre=3 n_ref_event=0 n_req=555 n_rd=555 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06278
n_activity=774 dram_eff=0.7171
bk0: 64a 8784i bk1: 64a 8781i bk2: 65a 8757i bk3: 64a 8736i bk4: 48a 8744i bk5: 56a 8748i bk6: 64a 8772i bk7: 65a 8708i bk8: 33a 8775i bk9: 32a 8781i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976577
Row_Buffer_Locality_read = 0.976577
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.144634
Bank_Level_Parallism_Col = 2.057722
Bank_Level_Parallism_Ready = 1.563964
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.945398 

BW Util details:
bwutil = 0.062776 
total_CMD = 8841 
util_bw = 555 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 8198 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8280 
Read = 555 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 555 
total_req = 555 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 555 
Row_Bus_Util =  0.001810 
CoL_Bus_Util = 0.062776 
Either_Row_CoL_Bus_Util = 0.063454 
Issued_on_Two_Bus_Simul_Util = 0.001131 
issued_two_Eff = 0.017825 
queue_avg = 0.457075 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.457075
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8264 n_act=12 n_pre=1 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06459
n_activity=785 dram_eff=0.7274
bk0: 64a 8777i bk1: 64a 8778i bk2: 64a 8765i bk3: 64a 8759i bk4: 58a 8686i bk5: 56a 8771i bk6: 64a 8779i bk7: 64a 8773i bk8: 40a 8790i bk9: 32a 8783i bk10: 0a 8841i bk11: 1a 8827i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978984
Row_Buffer_Locality_read = 0.978984
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.039755
Bank_Level_Parallism_Col = 2.001536
Bank_Level_Parallism_Ready = 1.430823
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.963134 

BW Util details:
bwutil = 0.064585 
total_CMD = 8841 
util_bw = 571 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 8187 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8264 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 571 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.064585 
Either_Row_CoL_Bus_Util = 0.065264 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.012132 
queue_avg = 0.473815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.473815
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8263 n_act=13 n_pre=3 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06459
n_activity=800 dram_eff=0.7138
bk0: 64a 8768i bk1: 64a 8768i bk2: 64a 8770i bk3: 65a 8739i bk4: 56a 8747i bk5: 57a 8714i bk6: 65a 8754i bk7: 64a 8753i bk8: 40a 8790i bk9: 32a 8774i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977233
Row_Buffer_Locality_read = 0.977233
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.117647
Bank_Level_Parallism_Col = 2.078583
Bank_Level_Parallism_Ready = 1.455341
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.993837 

BW Util details:
bwutil = 0.064585 
total_CMD = 8841 
util_bw = 571 
Wasted_Col = 80 
Wasted_Row = 12 
Idle = 8178 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8263 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 571 
Row_Bus_Util =  0.001810 
CoL_Bus_Util = 0.064585 
Either_Row_CoL_Bus_Util = 0.065377 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.015571 
queue_avg = 0.511933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.511933
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8266 n_act=12 n_pre=1 n_ref_event=0 n_req=570 n_rd=570 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06447
n_activity=756 dram_eff=0.754
bk0: 64a 8774i bk1: 64a 8785i bk2: 64a 8789i bk3: 65a 8712i bk4: 56a 8764i bk5: 56a 8769i bk6: 64a 8788i bk7: 64a 8763i bk8: 40a 8774i bk9: 32a 8792i bk10: 0a 8841i bk11: 0a 8841i bk12: 1a 8827i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913562
Bank_Level_Parallism_Col = 1.872945
Bank_Level_Parallism_Ready = 1.370175
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.822123 

BW Util details:
bwutil = 0.064472 
total_CMD = 8841 
util_bw = 570 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 8170 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8266 
Read = 570 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 570 
total_req = 570 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 570 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.064472 
Either_Row_CoL_Bus_Util = 0.065038 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.013913 
queue_avg = 0.633865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.633865
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8264 n_act=13 n_pre=1 n_ref_event=0 n_req=572 n_rd=572 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0647
n_activity=798 dram_eff=0.7168
bk0: 64a 8780i bk1: 64a 8783i bk2: 64a 8784i bk3: 65a 8741i bk4: 56a 8761i bk5: 56a 8738i bk6: 64a 8780i bk7: 64a 8762i bk8: 40a 8794i bk9: 32a 8796i bk10: 2a 8828i bk11: 0a 8841i bk12: 1a 8829i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.931034
Bank_Level_Parallism_Col = 1.890226
Bank_Level_Parallism_Ready = 1.344406
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.828571 

BW Util details:
bwutil = 0.064699 
total_CMD = 8841 
util_bw = 572 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 8174 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8264 
Read = 572 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 572 
total_req = 572 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 572 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.064699 
Either_Row_CoL_Bus_Util = 0.065264 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.015598 
queue_avg = 0.601403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.601403
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8264 n_act=12 n_pre=1 n_ref_event=0 n_req=570 n_rd=570 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06447
n_activity=760 dram_eff=0.75
bk0: 64a 8797i bk1: 64a 8789i bk2: 64a 8781i bk3: 64a 8743i bk4: 56a 8789i bk5: 56a 8743i bk6: 64a 8782i bk7: 65a 8722i bk8: 40a 8791i bk9: 32a 8765i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 1a 8829i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.936937
Bank_Level_Parallism_Col = 1.906486
Bank_Level_Parallism_Ready = 1.428070
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.820513 

BW Util details:
bwutil = 0.064472 
total_CMD = 8841 
util_bw = 570 
Wasted_Col = 96 
Wasted_Row = 0 
Idle = 8175 

BW Util Bottlenecks: 
RCDc_limit = 46 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8264 
Read = 570 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 570 
total_req = 570 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 570 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.064472 
Either_Row_CoL_Bus_Util = 0.065264 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.010399 
queue_avg = 0.553218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.553218
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8265 n_act=12 n_pre=1 n_ref_event=0 n_req=570 n_rd=570 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06447
n_activity=780 dram_eff=0.7308
bk0: 64a 8787i bk1: 64a 8782i bk2: 64a 8779i bk3: 64a 8759i bk4: 56a 8765i bk5: 56a 8770i bk6: 64a 8784i bk7: 65a 8726i bk8: 40a 8800i bk9: 32a 8798i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 1a 8829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978947
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.862069
Bank_Level_Parallism_Col = 1.822556
Bank_Level_Parallism_Ready = 1.324561
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.745865 

BW Util details:
bwutil = 0.064472 
total_CMD = 8841 
util_bw = 570 
Wasted_Col = 97 
Wasted_Row = 0 
Idle = 8174 

BW Util Bottlenecks: 
RCDc_limit = 57 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8265 
Read = 570 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 12 
n_pre = 1 
n_ref = 0 
n_req = 570 
total_req = 570 

Dual Bus Interface Util: 
issued_total_row = 13 
issued_total_col = 570 
Row_Bus_Util =  0.001470 
CoL_Bus_Util = 0.064472 
Either_Row_CoL_Bus_Util = 0.065151 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.012153 
queue_avg = 0.601516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.601516
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8267 n_act=11 n_pre=0 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06436
n_activity=798 dram_eff=0.713
bk0: 64a 8769i bk1: 64a 8781i bk2: 64a 8771i bk3: 64a 8731i bk4: 56a 8761i bk5: 56a 8773i bk6: 64a 8779i bk7: 64a 8725i bk8: 40a 8794i bk9: 32a 8800i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 1a 8829i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980668
Row_Buffer_Locality_read = 0.980668
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.902475
Bank_Level_Parallism_Col = 1.897511
Bank_Level_Parallism_Ready = 1.467487
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.879941 

BW Util details:
bwutil = 0.064359 
total_CMD = 8841 
util_bw = 569 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 8154 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8267 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 569 
Row_Bus_Util =  0.001244 
CoL_Bus_Util = 0.064359 
Either_Row_CoL_Bus_Util = 0.064925 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.010453 
queue_avg = 0.535347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.535347
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8266 n_act=11 n_pre=1 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06436
n_activity=790 dram_eff=0.7203
bk0: 64a 8781i bk1: 64a 8778i bk2: 64a 8780i bk3: 64a 8754i bk4: 56a 8799i bk5: 56a 8780i bk6: 65a 8759i bk7: 64a 8742i bk8: 40a 8801i bk9: 32a 8781i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980668
Row_Buffer_Locality_read = 0.980668
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.835082
Bank_Level_Parallism_Col = 1.844854
Bank_Level_Parallism_Ready = 1.363796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.832565 

BW Util details:
bwutil = 0.064359 
total_CMD = 8841 
util_bw = 569 
Wasted_Col = 86 
Wasted_Row = 12 
Idle = 8174 

BW Util Bottlenecks: 
RCDc_limit = 53 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8266 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 569 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.064359 
Either_Row_CoL_Bus_Util = 0.065038 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.010435 
queue_avg = 0.562832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.562832
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8276 n_act=11 n_pre=1 n_ref_event=0 n_req=561 n_rd=561 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06345
n_activity=793 dram_eff=0.7074
bk0: 64a 8775i bk1: 64a 8776i bk2: 64a 8770i bk3: 64a 8734i bk4: 56a 8762i bk5: 57a 8741i bk6: 64a 8780i bk7: 64a 8782i bk8: 32a 8791i bk9: 32a 8776i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.905045
Bank_Level_Parallism_Col = 1.873512
Bank_Level_Parallism_Ready = 1.395722
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.811012 

BW Util details:
bwutil = 0.063454 
total_CMD = 8841 
util_bw = 561 
Wasted_Col = 113 
Wasted_Row = 0 
Idle = 8167 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8276 
Read = 561 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 561 
total_req = 561 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 561 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.063454 
Either_Row_CoL_Bus_Util = 0.063907 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.014159 
queue_avg = 0.636919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.636919
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8261 n_act=17 n_pre=5 n_ref_event=0 n_req=567 n_rd=567 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06413
n_activity=823 dram_eff=0.6889
bk0: 65a 8726i bk1: 64a 8770i bk2: 64a 8773i bk3: 64a 8748i bk4: 56a 8745i bk5: 56a 8778i bk6: 66a 8715i bk7: 64a 8735i bk8: 32a 8810i bk9: 32a 8789i bk10: 0a 8841i bk11: 0a 8841i bk12: 3a 8786i bk13: 1a 8829i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970018
Row_Buffer_Locality_read = 0.970018
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.152367
Bank_Level_Parallism_Col = 1.992537
Bank_Level_Parallism_Ready = 1.396825
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.908955 

BW Util details:
bwutil = 0.064133 
total_CMD = 8841 
util_bw = 567 
Wasted_Col = 105 
Wasted_Row = 4 
Idle = 8165 

BW Util Bottlenecks: 
RCDc_limit = 95 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8261 
Read = 567 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 17 
n_pre = 5 
n_ref = 0 
n_req = 567 
total_req = 567 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 567 
Row_Bus_Util =  0.002488 
CoL_Bus_Util = 0.064133 
Either_Row_CoL_Bus_Util = 0.065603 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.015517 
queue_avg = 0.571315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.571315
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8276 n_act=11 n_pre=1 n_ref_event=0 n_req=561 n_rd=561 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06345
n_activity=812 dram_eff=0.6909
bk0: 64a 8779i bk1: 65a 8744i bk2: 64a 8765i bk3: 64a 8752i bk4: 56a 8772i bk5: 56a 8775i bk6: 64a 8784i bk7: 64a 8758i bk8: 32a 8810i bk9: 32a 8790i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.717842
Bank_Level_Parallism_Col = 1.737374
Bank_Level_Parallism_Ready = 1.352941
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.709957 

BW Util details:
bwutil = 0.063454 
total_CMD = 8841 
util_bw = 561 
Wasted_Col = 135 
Wasted_Row = 27 
Idle = 8118 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8276 
Read = 561 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 561 
total_req = 561 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 561 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.063454 
Either_Row_CoL_Bus_Util = 0.063907 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.014159 
queue_avg = 0.443615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.443615
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8278 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06334
n_activity=802 dram_eff=0.6983
bk0: 64a 8779i bk1: 64a 8766i bk2: 64a 8759i bk3: 64a 8694i bk4: 56a 8739i bk5: 56a 8742i bk6: 64a 8771i bk7: 64a 8754i bk8: 32a 8805i bk9: 32a 8794i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.992711
Bank_Level_Parallism_Col = 1.978070
Bank_Level_Parallism_Ready = 1.533929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.928363 

BW Util details:
bwutil = 0.063341 
total_CMD = 8841 
util_bw = 560 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 8155 

BW Util Bottlenecks: 
RCDc_limit = 52 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 101 
rwq = 0 
CCDLc_limit_alone = 101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8278 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 560 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.063341 
Either_Row_CoL_Bus_Util = 0.063681 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.012433 
queue_avg = 0.483429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.483429
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8277 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06334
n_activity=746 dram_eff=0.7507
bk0: 64a 8785i bk1: 64a 8768i bk2: 64a 8759i bk3: 64a 8738i bk4: 56a 8726i bk5: 56a 8679i bk6: 64a 8788i bk7: 64a 8771i bk8: 32a 8805i bk9: 32a 8788i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.096923
Bank_Level_Parallism_Col = 2.084877
Bank_Level_Parallism_Ready = 1.564286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.020062 

BW Util details:
bwutil = 0.063341 
total_CMD = 8841 
util_bw = 560 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 8191 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8277 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 560 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.063341 
Either_Row_CoL_Bus_Util = 0.063794 
Issued_on_Two_Bus_Simul_Util = 0.000679 
issued_two_Eff = 0.010638 
queue_avg = 0.450288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.450288
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8276 n_act=11 n_pre=0 n_ref_event=0 n_req=561 n_rd=561 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06345
n_activity=748 dram_eff=0.75
bk0: 64a 8775i bk1: 64a 8780i bk2: 64a 8774i bk3: 64a 8738i bk4: 56a 8720i bk5: 56a 8754i bk6: 64a 8779i bk7: 64a 8778i bk8: 32a 8791i bk9: 32a 8791i bk10: 0a 8841i bk11: 1a 8829i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.026438
Bank_Level_Parallism_Col = 2.012480
Bank_Level_Parallism_Ready = 1.449198
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.953198 

BW Util details:
bwutil = 0.063454 
total_CMD = 8841 
util_bw = 561 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 8198 

BW Util Bottlenecks: 
RCDc_limit = 57 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 63 
rwq = 0 
CCDLc_limit_alone = 63 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8276 
Read = 561 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 0 
n_ref = 0 
n_req = 561 
total_req = 561 

Dual Bus Interface Util: 
issued_total_row = 11 
issued_total_col = 561 
Row_Bus_Util =  0.001244 
CoL_Bus_Util = 0.063454 
Either_Row_CoL_Bus_Util = 0.063907 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.012389 
queue_avg = 0.487388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.487388
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8278 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06334
n_activity=748 dram_eff=0.7487
bk0: 64a 8786i bk1: 64a 8781i bk2: 64a 8742i bk3: 64a 8726i bk4: 56a 8763i bk5: 56a 8727i bk6: 64a 8792i bk7: 64a 8762i bk8: 32a 8792i bk9: 32a 8802i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.017107
Bank_Level_Parallism_Col = 2.007800
Bank_Level_Parallism_Ready = 1.514286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.965679 

BW Util details:
bwutil = 0.063341 
total_CMD = 8841 
util_bw = 560 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 8198 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8278 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 560 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.063341 
Either_Row_CoL_Bus_Util = 0.063681 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.012433 
queue_avg = 0.607397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.607397
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8268 n_act=15 n_pre=4 n_ref_event=0 n_req=564 n_rd=564 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06379
n_activity=825 dram_eff=0.6836
bk0: 65a 8721i bk1: 64a 8761i bk2: 64a 8759i bk3: 64a 8727i bk4: 57a 8731i bk5: 56a 8687i bk6: 64a 8798i bk7: 64a 8778i bk8: 32a 8799i bk9: 33a 8775i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 1a 8828i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973404
Row_Buffer_Locality_read = 0.973404
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.075823
Bank_Level_Parallism_Col = 2.043478
Bank_Level_Parallism_Ready = 1.475177
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.961020 

BW Util details:
bwutil = 0.063794 
total_CMD = 8841 
util_bw = 564 
Wasted_Col = 107 
Wasted_Row = 28 
Idle = 8142 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8268 
Read = 564 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 15 
n_pre = 4 
n_ref = 0 
n_req = 564 
total_req = 564 

Dual Bus Interface Util: 
issued_total_row = 19 
issued_total_col = 564 
Row_Bus_Util =  0.002149 
CoL_Bus_Util = 0.063794 
Either_Row_CoL_Bus_Util = 0.064812 
Issued_on_Two_Bus_Simul_Util = 0.001131 
issued_two_Eff = 0.017452 
queue_avg = 0.827395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.827395
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8280 n_act=13 n_pre=1 n_ref_event=0 n_req=556 n_rd=556 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06289
n_activity=819 dram_eff=0.6789
bk0: 57a 8794i bk1: 64a 8780i bk2: 64a 8771i bk3: 64a 8733i bk4: 57a 8772i bk5: 56a 8701i bk6: 64a 8783i bk7: 64a 8764i bk8: 32a 8810i bk9: 32a 8801i bk10: 1a 8829i bk11: 0a 8841i bk12: 1a 8827i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976619
Row_Buffer_Locality_read = 0.976619
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952816
Bank_Level_Parallism_Col = 1.917431
Bank_Level_Parallism_Ready = 1.426259
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.802752 

BW Util details:
bwutil = 0.062889 
total_CMD = 8841 
util_bw = 556 
Wasted_Col = 101 
Wasted_Row = 0 
Idle = 8184 

BW Util Bottlenecks: 
RCDc_limit = 63 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8280 
Read = 556 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 1 
n_ref = 0 
n_req = 556 
total_req = 556 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 556 
Row_Bus_Util =  0.001584 
CoL_Bus_Util = 0.062889 
Either_Row_CoL_Bus_Util = 0.063454 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.016043 
queue_avg = 0.417600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.4176
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8287 n_act=10 n_pre=0 n_ref_event=0 n_req=552 n_rd=552 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06244
n_activity=777 dram_eff=0.7104
bk0: 56a 8796i bk1: 64a 8778i bk2: 64a 8765i bk3: 64a 8738i bk4: 56a 8782i bk5: 56a 8737i bk6: 64a 8790i bk7: 64a 8778i bk8: 32a 8807i bk9: 32a 8797i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981884
Row_Buffer_Locality_read = 0.981884
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.865625
Bank_Level_Parallism_Col = 1.855799
Bank_Level_Parallism_Ready = 1.384058
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.813480 

BW Util details:
bwutil = 0.062436 
total_CMD = 8841 
util_bw = 552 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 8201 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8287 
Read = 552 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 552 
total_req = 552 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 552 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.062436 
Either_Row_CoL_Bus_Util = 0.062663 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.014440 
queue_avg = 0.429816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.429816
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8287 n_act=10 n_pre=0 n_ref_event=0 n_req=552 n_rd=552 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06244
n_activity=733 dram_eff=0.7531
bk0: 56a 8790i bk1: 64a 8789i bk2: 64a 8782i bk3: 64a 8739i bk4: 56a 8761i bk5: 56a 8717i bk6: 64a 8777i bk7: 64a 8761i bk8: 32a 8804i bk9: 32a 8799i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981884
Row_Buffer_Locality_read = 0.981884
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.909370
Bank_Level_Parallism_Col = 1.893683
Bank_Level_Parallism_Ready = 1.418478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.825886 

BW Util details:
bwutil = 0.062436 
total_CMD = 8841 
util_bw = 552 
Wasted_Col = 99 
Wasted_Row = 0 
Idle = 8190 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8287 
Read = 552 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 552 
total_req = 552 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 552 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.062436 
Either_Row_CoL_Bus_Util = 0.062663 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.014440 
queue_avg = 0.567470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.56747
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8281 n_act=13 n_pre=2 n_ref_event=0 n_req=555 n_rd=555 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06278
n_activity=766 dram_eff=0.7245
bk0: 56a 8793i bk1: 64a 8783i bk2: 64a 8776i bk3: 64a 8753i bk4: 57a 8767i bk5: 57a 8727i bk6: 64a 8774i bk7: 64a 8759i bk8: 32a 8801i bk9: 32a 8795i bk10: 0a 8841i bk11: 0a 8841i bk12: 1a 8827i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976577
Row_Buffer_Locality_read = 0.976577
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924615
Bank_Level_Parallism_Col = 1.868827
Bank_Level_Parallism_Ready = 1.353153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.788580 

BW Util details:
bwutil = 0.062776 
total_CMD = 8841 
util_bw = 555 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 8191 

BW Util Bottlenecks: 
RCDc_limit = 65 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8281 
Read = 555 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 2 
n_ref = 0 
n_req = 555 
total_req = 555 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 555 
Row_Bus_Util =  0.001697 
CoL_Bus_Util = 0.062776 
Either_Row_CoL_Bus_Util = 0.063341 
Issued_on_Two_Bus_Simul_Util = 0.001131 
issued_two_Eff = 0.017857 
queue_avg = 0.429024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.429024
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8271 n_act=13 n_pre=2 n_ref_event=0 n_req=563 n_rd=563 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06368
n_activity=781 dram_eff=0.7209
bk0: 64a 8774i bk1: 64a 8788i bk2: 64a 8764i bk3: 64a 8728i bk4: 57a 8684i bk5: 56a 8710i bk6: 64a 8788i bk7: 64a 8776i bk8: 32a 8811i bk9: 32a 8793i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 2a 8790i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976909
Row_Buffer_Locality_read = 0.976909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.159509
Bank_Level_Parallism_Col = 2.085139
Bank_Level_Parallism_Ready = 1.481350
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.896285 

BW Util details:
bwutil = 0.063681 
total_CMD = 8841 
util_bw = 563 
Wasted_Col = 86 
Wasted_Row = 3 
Idle = 8189 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8271 
Read = 563 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 2 
n_ref = 0 
n_req = 563 
total_req = 563 

Dual Bus Interface Util: 
issued_total_row = 15 
issued_total_col = 563 
Row_Bus_Util =  0.001697 
CoL_Bus_Util = 0.063681 
Either_Row_CoL_Bus_Util = 0.064472 
Issued_on_Two_Bus_Simul_Util = 0.000905 
issued_two_Eff = 0.014035 
queue_avg = 0.379256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.379256
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8275 n_act=10 n_pre=0 n_ref_event=0 n_req=560 n_rd=560 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06334
n_activity=745 dram_eff=0.7517
bk0: 64a 8765i bk1: 64a 8763i bk2: 64a 8760i bk3: 64a 8719i bk4: 56a 8742i bk5: 56a 8738i bk6: 64a 8794i bk7: 64a 8786i bk8: 32a 8798i bk9: 32a 8793i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.003053
Bank_Level_Parallism_Col = 1.990798
Bank_Level_Parallism_Ready = 1.410714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.837423 

BW Util details:
bwutil = 0.063341 
total_CMD = 8841 
util_bw = 560 
Wasted_Col = 95 
Wasted_Row = 0 
Idle = 8186 

BW Util Bottlenecks: 
RCDc_limit = 53 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8275 
Read = 560 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 560 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 560 
Row_Bus_Util =  0.001131 
CoL_Bus_Util = 0.063341 
Either_Row_CoL_Bus_Util = 0.064020 
Issued_on_Two_Bus_Simul_Util = 0.000452 
issued_two_Eff = 0.007067 
queue_avg = 0.554801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.554801
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8270 n_act=13 n_pre=3 n_ref_event=0 n_req=564 n_rd=564 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06379
n_activity=815 dram_eff=0.692
bk0: 64a 8778i bk1: 66a 8732i bk2: 64a 8762i bk3: 64a 8719i bk4: 56a 8746i bk5: 57a 8693i bk6: 65a 8769i bk7: 64a 8765i bk8: 32a 8803i bk9: 32a 8787i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.037303
Bank_Level_Parallism_Col = 1.997054
Bank_Level_Parallism_Ready = 1.508865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.877761 

BW Util details:
bwutil = 0.063794 
total_CMD = 8841 
util_bw = 564 
Wasted_Col = 118 
Wasted_Row = 15 
Idle = 8144 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8270 
Read = 564 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 13 
n_pre = 3 
n_ref = 0 
n_req = 564 
total_req = 564 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 564 
Row_Bus_Util =  0.001810 
CoL_Bus_Util = 0.063794 
Either_Row_CoL_Bus_Util = 0.064585 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.015762 
queue_avg = 0.544735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.544735
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8841 n_nop=8277 n_act=11 n_pre=1 n_ref_event=0 n_req=561 n_rd=561 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.06345
n_activity=775 dram_eff=0.7239
bk0: 64a 8777i bk1: 64a 8768i bk2: 64a 8766i bk3: 64a 8725i bk4: 56a 8743i bk5: 57a 8683i bk6: 64a 8779i bk7: 64a 8765i bk8: 32a 8798i bk9: 32a 8792i bk10: 0a 8841i bk11: 0a 8841i bk12: 0a 8841i bk13: 0a 8841i bk14: 0a 8841i bk15: 0a 8841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980392
Row_Buffer_Locality_read = 0.980392
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.099237
Bank_Level_Parallism_Col = 2.059633
Bank_Level_Parallism_Ready = 1.554367
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.870031 

BW Util details:
bwutil = 0.063454 
total_CMD = 8841 
util_bw = 561 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 8186 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 8841 
n_nop = 8277 
Read = 561 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 11 
n_pre = 1 
n_ref = 0 
n_req = 561 
total_req = 561 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 561 
Row_Bus_Util =  0.001357 
CoL_Bus_Util = 0.063454 
Either_Row_CoL_Bus_Util = 0.063794 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.015957 
queue_avg = 0.412284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.412284

========= L2 cache stats =========
L2_cache_bank[0]: Access = 992, Miss = 291, Miss_rate = 0.293, Pending_hits = 12, Reservation_fails = 148
L2_cache_bank[1]: Access = 953, Miss = 288, Miss_rate = 0.302, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 966, Miss = 291, Miss_rate = 0.301, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 953, Miss = 288, Miss_rate = 0.302, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 967, Miss = 288, Miss_rate = 0.298, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[5]: Access = 963, Miss = 290, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[6]: Access = 963, Miss = 288, Miss_rate = 0.299, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 956, Miss = 288, Miss_rate = 0.301, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 937, Miss = 281, Miss_rate = 0.300, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 955, Miss = 288, Miss_rate = 0.302, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 1177, Miss = 284, Miss_rate = 0.241, Pending_hits = 12, Reservation_fails = 119
L2_cache_bank[11]: Access = 962, Miss = 289, Miss_rate = 0.300, Pending_hits = 7, Reservation_fails = 149
L2_cache_bank[12]: Access = 981, Miss = 293, Miss_rate = 0.299, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[13]: Access = 936, Miss = 284, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 966, Miss = 291, Miss_rate = 0.301, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 921, Miss = 280, Miss_rate = 0.304, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[16]: Access = 972, Miss = 296, Miss_rate = 0.305, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[17]: Access = 962, Miss = 291, Miss_rate = 0.302, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[18]: Access = 967, Miss = 298, Miss_rate = 0.308, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 954, Miss = 289, Miss_rate = 0.303, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[20]: Access = 970, Miss = 297, Miss_rate = 0.306, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 956, Miss = 289, Miss_rate = 0.302, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[22]: Access = 973, Miss = 299, Miss_rate = 0.307, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[23]: Access = 950, Miss = 289, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[24]: Access = 963, Miss = 297, Miss_rate = 0.308, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[25]: Access = 954, Miss = 289, Miss_rate = 0.303, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[26]: Access = 978, Miss = 298, Miss_rate = 0.305, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[27]: Access = 953, Miss = 288, Miss_rate = 0.302, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[28]: Access = 973, Miss = 297, Miss_rate = 0.305, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[29]: Access = 944, Miss = 288, Miss_rate = 0.305, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[30]: Access = 970, Miss = 296, Miss_rate = 0.305, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[31]: Access = 953, Miss = 289, Miss_rate = 0.303, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[32]: Access = 951, Miss = 289, Miss_rate = 0.304, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[33]: Access = 952, Miss = 288, Miss_rate = 0.303, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[34]: Access = 958, Miss = 290, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[35]: Access = 954, Miss = 293, Miss_rate = 0.307, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[36]: Access = 948, Miss = 289, Miss_rate = 0.305, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[37]: Access = 951, Miss = 288, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[38]: Access = 953, Miss = 288, Miss_rate = 0.302, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[39]: Access = 958, Miss = 288, Miss_rate = 0.301, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[40]: Access = 950, Miss = 288, Miss_rate = 0.303, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[41]: Access = 952, Miss = 288, Miss_rate = 0.303, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[42]: Access = 953, Miss = 288, Miss_rate = 0.302, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[43]: Access = 955, Miss = 289, Miss_rate = 0.303, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[44]: Access = 954, Miss = 288, Miss_rate = 0.302, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[45]: Access = 947, Miss = 288, Miss_rate = 0.304, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[46]: Access = 955, Miss = 291, Miss_rate = 0.305, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[47]: Access = 953, Miss = 289, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[48]: Access = 916, Miss = 282, Miss_rate = 0.308, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[49]: Access = 950, Miss = 290, Miss_rate = 0.305, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[50]: Access = 917, Miss = 280, Miss_rate = 0.305, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[51]: Access = 950, Miss = 288, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[52]: Access = 912, Miss = 280, Miss_rate = 0.307, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[53]: Access = 952, Miss = 288, Miss_rate = 0.303, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[54]: Access = 919, Miss = 281, Miss_rate = 0.306, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[55]: Access = 956, Miss = 290, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[56]: Access = 952, Miss = 291, Miss_rate = 0.306, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[57]: Access = 952, Miss = 288, Miss_rate = 0.303, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[58]: Access = 948, Miss = 288, Miss_rate = 0.304, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[59]: Access = 951, Miss = 288, Miss_rate = 0.303, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[60]: Access = 961, Miss = 290, Miss_rate = 0.302, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[61]: Access = 955, Miss = 290, Miss_rate = 0.304, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[62]: Access = 950, Miss = 288, Miss_rate = 0.303, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[63]: Access = 950, Miss = 289, Miss_rate = 0.304, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 61275
L2_total_cache_misses = 18505
L2_total_cache_miss_rate = 0.3020
L2_total_cache_pending_hits = 449
L2_total_cache_reservation_fails = 416
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10059
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 449
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 449
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 416
L2_cache_data_port_util = 0.044
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=61275
icnt_total_pkts_simt_to_mem=61275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61275
Req_Network_cycles = 15050
Req_Network_injected_packets_per_cycle =       4.0714 
Req_Network_conflicts_per_cycle =       3.1186
Req_Network_conflicts_per_cycle_util =      14.6535
Req_Bank_Level_Parallism =      19.1305
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.9750
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0828

Reply_Network_injected_packets_num = 61275
Reply_Network_cycles = 15050
Reply_Network_injected_packets_per_cycle =        4.0714
Reply_Network_conflicts_per_cycle =        3.5647
Reply_Network_conflicts_per_cycle_util =      16.4366
Reply_Bank_Level_Parallism =      18.7730
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2730
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0509
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 1163758 (inst/sec)
gpgpu_simulation_rate = 1672 (cycle/sec)
gpgpu_silicon_slowdown = 865430x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
