<!doctype html>
<html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>verilog状态机基础 - Jiaming&#039;s Zone</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Jiaming&#039;s Zone"><meta name="msapplication-TileImage" content="/img/rocket.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Jiaming&#039;s Zone"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="学习verilog状态机的的几种常见写法。"><meta property="og:type" content="blog"><meta property="og:title" content="verilog状态机基础"><meta property="og:url" content="https://jiamingyy.github.io/2022/09/10/verilog%E7%8A%B6%E6%80%81%E6%9C%BA%E5%9F%BA%E7%A1%80/"><meta property="og:site_name" content="Jiaming&#039;s Zone"><meta property="og:description" content="学习verilog状态机的的几种常见写法。"><meta property="og:locale" content="en_US"><meta property="og:image" content="https://jiamingyy.github.io/img/og_image.png"><meta property="article:published_time" content="2022-09-10T06:58:25.000Z"><meta property="article:modified_time" content="2023-03-23T12:22:39.061Z"><meta property="article:author" content="Jiaming Yang"><meta property="article:tag" content="数字电路"><meta property="article:tag" content="FPGA"><meta property="twitter:card" content="summary"><meta property="twitter:image:src" content="https://jiamingyy.github.io/img/og_image.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"https://jiamingyy.github.io/2022/09/10/verilog%E7%8A%B6%E6%80%81%E6%9C%BA%E5%9F%BA%E7%A1%80/"},"headline":"verilog状态机基础","image":["https://jiamingyy.github.io/img/og_image.png"],"datePublished":"2022-09-10T06:58:25.000Z","dateModified":"2023-03-23T12:22:39.061Z","author":{"@type":"Person","name":"Jiaming Yang"},"publisher":{"@type":"Organization","name":"Jiaming's Zone","logo":{"@type":"ImageObject","url":"https://jiamingyy.github.io/img/logo.svg"}},"description":"学习verilog状态机的的几种常见写法。"}</script><link rel="canonical" href="https://jiamingyy.github.io/2022/09/10/verilog%E7%8A%B6%E6%80%81%E6%9C%BA%E5%9F%BA%E7%A1%80/"><link rel="icon" href="/img/rocket.png"><link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.15.2/css/all.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@9.12.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" defer></script><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }
          Array
              .from(document.querySelectorAll('.tab-content'))
              .forEach($tab => {
                  $tab.classList.add('is-hidden');
              });
          Array
              .from(document.querySelectorAll('.tabs li'))
              .forEach($tab => {
                  $tab.classList.remove('is-active');
              });
          const $activeTab = document.querySelector(location.hash);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
          const $tabMenu = document.querySelector(`a[href="${location.hash}"]`);
          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.0.0"></head><body class="is-2-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><div class="fa fa-terminal"></div><div class="navbar-logo-text">Jiaming&#039;s Zone</div></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/jiamingyy"><i class="fab fa-github"></i></a><a class="navbar-item is-hidden-tablet catalogue" title="Catalogue" href="javascript:;"><i class="fas fa-list-ul"></i></a><a class="navbar-item search" title="Search" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-9-tablet is-9-desktop is-9-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-9 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2022-09-10T06:58:25.000Z" title="2022/9/10 14:58:25">2022-09-10</time></span><span class="level-item">Updated&nbsp;<time dateTime="2023-03-23T12:22:39.061Z" title="2023/3/23 20:22:39">2023-03-23</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">12 minutes read (About 1837 words)</span><span class="level-item" id="busuanzi_container_page_pv"><span id="busuanzi_value_page_pv">0</span>&nbsp;visits</span></div></div><h1 class="title is-3 is-size-4-mobile">verilog状态机基础</h1><div class="content"><p>学习<code>verilog</code>状态机的的几种常见写法。</p>
<span id="more"></span>

<p>有限状态机是一种用来进行对象行为建模的工具，其作用主要是描述对象在它的生命周期内所经历的状态序列，以及如何响应来自外界的各种事件。有限状态机被用于描述电路的状态变化。</p>
<h2 id="状态机概览"><a href="#状态机概览" class="headerlink" title="状态机概览"></a>状态机概览</h2><p>状态机可分为两类：</p>
<ul>
<li><p>Mealy 状态机：</p>
<p>状态机的输出和当前状态和输入相关</p>
</li>
<li><p>Moore状态机：</p>
<p>状态机的输出<strong>只和当前状态</strong>相关。</p>
</li>
</ul>
<p><strong>状态机的4个要素</strong>现态、条件、动作、次态。其中“现态”和“条件”作为产生”次态“和”动作“的原因。</p>
<ul>
<li><strong>现态</strong>：是指当前所处的状态</li>
<li><strong>条件</strong>：又称为“事件”。当一个条件被满足，将会触发一个动作，或者执行一次状态的迁移</li>
<li><strong>动作</strong>：条件满足后执行的动作。动作执行完毕后，可以迁移到新的状态，也可以仍旧保持原状态。<em>动作不是必需的</em>，当条件满足后，也可以不执行任何动作，直接迁移到新状态。</li>
<li><strong>次态</strong>：条件满足后要迁往的新状态。次态一旦被激活，就会转变成现态。</li>
</ul>
<p>在实现过程中需要注意的问题：</p>
<ol>
<li>区分”状态“与”动作“：动作时改变后所做出的动作，一般动作执行结束后不会一致保持，但是状态会一直保持，直到下一个状态的改变。</li>
</ol>
<p>状态机的描述方法分为3种：</p>
<ol>
<li><p>一段式状态机</p>
</li>
<li><p>二段式状态机</p>
</li>
<li><p>三段式状态机</p>
</li>
<li><p>四段式状态机</p>
</li>
</ol>
<h2 id="一段式状态机"><a href="#一段式状态机" class="headerlink" title="一段式状态机"></a>一段式状态机</h2><p>在描述比较简单的逻辑转换关系时可以直接使用一段式状态机，一段式状态机的特征是只有一个<code>always</code>的时序逻辑块，状态转移，以及输出的变化都在该<code>always</code>块中进行更改。一段式状态机在软件开发中使用的比较多的，但是在硬件描述中则不是非常推荐。</p>
<p><strong>注意：</strong></p>
<p>在声明状态常量时使用<code>localparam</code>关键字进行声明而不是 <code>parameter</code>，这样可以避免<code>Vivado</code>的综合工具报警告</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> m1(</span><br><span class="line">	<span class="keyword">input</span> clk_i,</span><br><span class="line">    <span class="keyword">input</span> rst_n_i;</span><br><span class="line">    <span class="keyword">output</span> out_o</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] state;</span><br><span class="line">    <span class="comment">// 表示状态的常量声明，在实际工程中需要对状态名称进行更准确的描述。</span></span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S0 = <span class="number">2&#x27;b00</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S1 = <span class="number">2&#x27;b01</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S2 = <span class="number">2&#x27;b10</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S3 = <span class="number">2&#x27;b11</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_i) <span class="keyword">begin</span></span><br><span class="line">            state &lt;= <span class="number">2&#x27;d0</span>;</span><br><span class="line">            out_o &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// 使用 case 语句描述状态的变化以及输出的变换</span></span><br><span class="line">            <span class="keyword">case</span> (state)</span><br><span class="line">                s0: <span class="keyword">begin</span></span><br><span class="line">                    out_r &lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line">					state &lt;= S1;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                S2: <span class="keyword">begin</span></span><br><span class="line">                    out_r &lt;=<span class="number">1&#x27;b1</span>;</span><br><span class="line">					state &lt;= S3;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                S3: <span class="keyword">begin</span></span><br><span class="line">                    out_r &lt;=<span class="number">1&#x27;b0</span>;</span><br><span class="line">					state &lt;= S4;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                S4: <span class="keyword">begin</span></span><br><span class="line">                    out_r &lt;=<span class="number">1&#x27;b1</span>;</span><br><span class="line">					state &lt;= S3;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">            </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out_o = out_r;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="二段式状态机"><a href="#二段式状态机" class="headerlink" title="二段式状态机"></a>二段式状态机</h2><p>两段式状态机的特征是采用两个 always 模块实现状态机的功能，其中一个 <code>always</code> 采用同步时序逻辑描述状态转移，另一个 <code>always</code> 采用组合逻辑来判断状态条件转移。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> m1(</span><br><span class="line">	<span class="keyword">input</span> clk_i,</span><br><span class="line">    <span class="keyword">input</span> rst_n_i;</span><br><span class="line">    <span class="keyword">output</span> out_o</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] current_state;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] next_state;</span><br><span class="line">    <span class="comment">// 表示状态的常量声明，在实际工程中需要对状态名称进行更准确的描述。</span></span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S0 = <span class="number">2&#x27;b00</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S1 = <span class="number">2&#x27;b01</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S2 = <span class="number">2&#x27;b10</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S3 = <span class="number">2&#x27;b11</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 描述状态的转换</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n_i)</span><br><span class="line">			Current_state&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">			Current_state&lt;=next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 描述下一个状态的转换以及输出的变换</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">            s0: <span class="keyword">begin</span></span><br><span class="line">                out_r =<span class="number">1&#x27;b0</span>;</span><br><span class="line">                next_state = S1;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                out_r =<span class="number">1&#x27;b1</span>;</span><br><span class="line">                next_state = S3;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S3: <span class="keyword">begin</span></span><br><span class="line">                out_r =<span class="number">1&#x27;b0</span>;</span><br><span class="line">                next_state = S4;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S4: <span class="keyword">begin</span></span><br><span class="line">                out_r =<span class="number">1&#x27;b1</span>;</span><br><span class="line">                next_state = S3;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out_o = out_r;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="三段式状态机"><a href="#三段式状态机" class="headerlink" title="三段式状态机"></a>三段式状态机</h2><p>三段式状态机的特征是在第一个 <code>always</code> 模块采用同步时序逻辑方式描述状态转移，第二个 <code>always</code> 采用组合逻辑方式描述状态转移规律，第三个 <code>always</code> 采用组合逻辑方式描述电路的输出。这种状态机的组合逻辑与时序逻辑完全独立。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> m1(</span><br><span class="line">	<span class="keyword">input</span> clk_i,</span><br><span class="line">    <span class="keyword">input</span> rst_n_i;</span><br><span class="line">    <span class="keyword">output</span> out_o</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] current_state;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">1</span>:<span class="number">0</span>] next_state;</span><br><span class="line">    <span class="comment">// 表示状态的常量声明，在实际工程中需要对状态名称进行更准确的描述。</span></span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S0 = <span class="number">2&#x27;b00</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S1 = <span class="number">2&#x27;b01</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S2 = <span class="number">2&#x27;b10</span>;</span><br><span class="line">    <span class="keyword">localparam</span> [<span class="number">1</span>:<span class="number">0</span>] S3 = <span class="number">2&#x27;b11</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 改变当前电路的状态, 这一段一般不用变化</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n_i)</span><br><span class="line">			Current_state&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">			Current_state&lt;=next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 描述状态的转换</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (Current_state)</span><br><span class="line">            s0: <span class="keyword">begin</span></span><br><span class="line">                next_state = S1;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S2: <span class="keyword">begin</span></span><br><span class="line">                next_state = S3;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S3: <span class="keyword">begin</span></span><br><span class="line">                next_state = S4;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            S4: <span class="keyword">begin</span></span><br><span class="line">                next_state = S3;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span> : next_state = S0;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="comment">// 描述电路输出</span></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span> </span><br><span class="line">        <span class="keyword">case</span> (Current_state)</span><br><span class="line">            S0, S1, S2: out_r = <span class="number">1&#x27;b1</span>;</span><br><span class="line">            S3, S4: out_r = <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">default</span>: out_r=out_r;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> out_o = out_r;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="四段式状态机"><a href="#四段式状态机" class="headerlink" title="四段式状态机"></a>四段式状态机</h2><p>四段式状态机是在三段式状态机的基础上进行的修改，可以更加清晰地分离状态变化以及输出，并且可以避免写出 <code>state_c &lt;= state_c</code>之类的代码，避免生成锁存器，它包含四个部分：</p>
<p>状态信息的声明：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">localparam</span> IDLE = <span class="number">4&#x27;d0</span>;</span><br><span class="line"><span class="keyword">localparam</span> S1 = <span class="number">4&#x27;d1</span>;</span><br><span class="line"><span class="keyword">localparam</span> S2 = <span class="number">4&#x27;d2</span>;</span><br><span class="line"><span class="keyword">localparam</span> S3 = <span class="number">4&#x27;d3</span>;</span><br></pre></td></tr></table></figure>

<p><strong>时序逻辑部分</strong>，该部分的内容在所有代码中都不需要改变，格式化地描述现态和次态的转换。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] state_c; <span class="comment">// 当前的状态寄存器</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] state_n; <span class="comment">// 下一个状态</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_sys <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        state_c &lt;= IDLE;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        state_c &lt;= state_n;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p><strong>组合逻辑部分</strong>，该部分代码描述状态转移的条件：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (state_c)</span><br><span class="line">        IDLE: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (c_idle_s1) </span><br><span class="line">                state_n = S1;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                state_n = state_c; <span class="comment">// 避免生成锁存器</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        S1: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (c_s1_s2) </span><br><span class="line">                state_n = S2;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                state_n = state_c;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        S2: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (c_s2_s3) </span><br><span class="line">                state_n = S3;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                state_n = state_c;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        IDLE: <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (c_s3_idle) </span><br><span class="line">                state_n = IDLE;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                state_n = state_c;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p><strong>组合逻辑部分</strong>，定义状态转移的信号。注意条件命名规范： <code>c_现态_次态</code>。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> c_idle_d1 = state_c == IDLE &amp;&amp; 转移条件;</span><br><span class="line"><span class="keyword">assign</span> c_s1_s2 = state_c == S1 &amp;&amp; 转移条件;</span><br><span class="line"><span class="keyword">assign</span> c_s2_s3 = state_c == S2 &amp;&amp; 转移条件;</span><br><span class="line"><span class="keyword">assign</span> c_s3_idle = state_c == S3 &amp;&amp; 转移条件;</span><br></pre></td></tr></table></figure>

<p><strong>设计输出信号</strong>，此部分不限于使用时序逻辑还是组合逻辑进行描述，只需要清晰就可以了。</p>
<blockquote>
<p>一般一个 always 语句只控制一个信号，有多少个输出信号就有多少个always 块</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_sys <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n)</span><br><span class="line">        out1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (state_c)</span><br><span class="line">            IDLE, S1, S2: out1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">           	S3 : out1 &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">default</span> : out1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>使用组合逻辑的分支判断的时候，每个分支只能造成一个变量发生改变，且保证每个分支中都在改变这个变量，否则，就会综合出锁存器电路。</p>
<h2 id="其他"><a href="#其他" class="headerlink" title="其他"></a>其他</h2><p>除了可以使用 <code>localparam</code> 定义参数外还可以使用 <code>typedef</code>定义状态的名称</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 状态定义</span></span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> &#123;</span><br><span class="line">    STATE_IDLE,</span><br><span class="line">    STATE_A,</span><br><span class="line">    STATE_B</span><br><span class="line">&#125; state_t;</span><br></pre></td></tr></table></figure>

</div><div class="article-licensing box"><div class="licensing-title"><p>verilog状态机基础</p><p><a href="https://jiamingyy.github.io/2022/09/10/verilog状态机基础/">https://jiamingyy.github.io/2022/09/10/verilog状态机基础/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>Author</h6><p>Jiaming Yang</p></div></div><div class="level-item is-narrow"><div><h6>Posted on</h6><p>2022-09-10</p></div></div><div class="level-item is-narrow"><div><h6>Updated on</h6><p>2023-03-23</p></div></div><div class="level-item is-narrow"><div><h6>Licensed under</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><div class="article-tags is-size-7 mb-4"><span class="mr-2">#</span><a class="link-muted mr-2" rel="tag" href="/tags/%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF/">数字电路</a><a class="link-muted mr-2" rel="tag" href="/tags/FPGA/">FPGA</a></div><!--!--></article></div><div class="card"><div class="card-content"><h3 class="menu-label has-text-centered">Like this article? Support the author with</h3><div class="buttons is-centered"><a class="button donate" data-type="alipay"><span class="icon is-small"><i class="fab fa-alipay"></i></span><span>Alipay</span><span class="qrcode"><img src="https://i.imgur.com/jrImfvs.jpg" alt="Alipay"></span></a><a class="button donate" data-type="wechat"><span class="icon is-small"><i class="fab fa-weixin"></i></span><span>Wechat</span><span class="qrcode"><img src="https://i.imgur.com/Rzv0Pkz.jpg" alt="Wechat"></span></a></div></div></div><nav class="post-navigation mt-4 level is-mobile"><div class="level-start"><a class="article-nav-prev level level-item link-muted" href="/2022/09/13/pytorch%E7%9A%84%E5%BC%A0%E9%87%8F%E6%89%A9%E5%B1%95%E6%9C%BA%E5%88%B6/"><i class="level-item fas fa-chevron-left"></i><span class="level-item">pytorch的张量扩展机制</span></a></div><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/2022/08/31/Python%20Log%20output/"><span class="level-item">Python Logging 使用总结</span><i class="level-item fas fa-chevron-right"></i></a></div></nav><div class="card"><div class="card-content"><h3 class="title is-5">Comments</h3><div id="disqus_thread"><noscript>Please enable JavaScript to view the <a target="_blank" rel="noopener" href="//disqus.com/?ref_noscript">comments powered by Disqus.</a></noscript></div><script>var disqus_config = function () {
            this.page.url = 'https://jiamingyy.github.io/2022/09/10/verilog%E7%8A%B6%E6%80%81%E6%9C%BA%E5%9F%BA%E7%A1%80/';
            this.page.identifier = '2022/09/10/verilog状态机基础/';
        };
        (function() {
            var d = document, s = d.createElement('script');  
            s.src = '//' + 'jiamingyy-blog' + '.disqus.com/embed.js';
            s.setAttribute('data-timestamp', +new Date());
            (d.head || d.body).appendChild(s);
        })();</script></div></div></div><div class="column column-left is-3-tablet is-3-desktop is-3-widescreen  order-1 is-sticky"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar" src="/img/avatar.jpg" alt="Jiaming Yang"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Jiaming Yang</p><p class="is-size-6 is-block">Full Stack Candidate, Ai Newbie</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Chengdu, Sichuan, China</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">Posts</p><a href="/archives"><p class="title">36</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Categories</p><a href="/categories"><p class="title">4</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Tags</p><a href="/tags"><p class="title">32</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/jiamingyy" target="_blank" rel="noopener">Follow</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/jiamingyy"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Email" href="mailto:macixcn@gmail.com"><i class="fa fa-at"></i></a></div></div></div><div class="card widget" id="toc" data-type="toc"><div class="card-content"><div class="menu"><h3 class="menu-label">Catalogue</h3><ul class="menu-list"><li><a class="level is-mobile" href="#状态机概览"><span class="level-left"><span class="level-item">1</span><span class="level-item">状态机概览</span></span></a></li><li><a class="level is-mobile" href="#一段式状态机"><span class="level-left"><span class="level-item">2</span><span class="level-item">一段式状态机</span></span></a></li><li><a class="level is-mobile" href="#二段式状态机"><span class="level-left"><span class="level-item">3</span><span class="level-item">二段式状态机</span></span></a></li><li><a class="level is-mobile" href="#三段式状态机"><span class="level-left"><span class="level-item">4</span><span class="level-item">三段式状态机</span></span></a></li><li><a class="level is-mobile" href="#四段式状态机"><span class="level-left"><span class="level-item">5</span><span class="level-item">四段式状态机</span></span></a></li><li><a class="level is-mobile" href="#其他"><span class="level-left"><span class="level-item">6</span><span class="level-item">其他</span></span></a></li></ul></div></div><style>#toc .menu-list > li > a.is-active + .menu-list { display: block; }#toc .menu-list > li > a + .menu-list { display: none; }</style><script src="/js/toc.js" defer></script></div></div><!--!--></div></div></section><footer class="footer"><script src="https://cdn.jsdelivr.net/npm/bluebird@3/js/browser/bluebird.min.js"></script><script src="https://cdn.jsdelivr.net/npm/whatwg-fetch@2.0.3/fetch.min.js"></script><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><div><img src="/img/logo.svg" alt="Jiaming&#039;s Zone"></div><div> </div></a><p class="is-size-7"><span>&copy; 2023 Jiaming Yang</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a><br><span id="busuanzi_container_site_uv">Visited by <span id="busuanzi_value_site_uv">0</span> users</span></p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ppoffice/hexo-theme-icarus"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("en");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="Back to top" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "This website uses cookies to improve your experience.",
          dismiss: "Got it!",
          allow: "Allow cookies",
          deny: "Decline",
          link: "Learn more",
          policy: "Cookie Policy",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script type="text/x-mathjax-config">MathJax.Hub.Config({
            'HTML-CSS': {
                matchFontHeight: false
            },
            SVG: {
                matchFontHeight: false
            },
            CommonHTML: {
                matchFontHeight: false
            },
            tex2jax: {
                inlineMath: [
                    ['$','$'],
                    ['\\(','\\)']
                ]
            }
        });</script><script src="https://cdn.jsdelivr.net/npm/mathjax@2.7.9/unpacked/MathJax.js?config=TeX-MML-AM_CHTML" defer></script><!--!--><!--!--><!--!--><script src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="Type something..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"Type something...","untitled":"(Untitled)","posts":"Posts","pages":"Pages","categories":"Categories","tags":"Tags"});
        });</script></body></html>