// Seed: 3625147939
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  defparam id_3.id_4 = id_0 > 1;
  logic id_5;
endmodule
