# VHDL-Verilog

This Repo contains the basic differences between Verilog and VHDL.