ARM GAS  /tmp/ccMOsfz2.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_NVIC_Init,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.thumb
  19              		.thumb_func
  20              		.fpu softvfp
  22              	MX_NVIC_Init:
  23              	.LFB71:
  24              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** 
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/main.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/main.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/main.c ****   * inserted by the user or by software development tools
  11:Core/Src/main.c ****   * are owned by their respective copyright owners.
  12:Core/Src/main.c ****   *
  13:Core/Src/main.c ****   * Copyright (c) 2018 STMicroelectronics International N.V. 
  14:Core/Src/main.c ****   * All rights reserved.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/main.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/main.c ****   *
  19:Core/Src/main.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/main.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/main.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/main.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/main.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/main.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/main.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/main.c ****   *    derived from this software without specific written permission.
  27:Core/Src/main.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/main.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/main.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/main.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/main.c ****   *    this license is void and will automatically terminate your rights under 
  32:Core/Src/main.c ****   *    this license. 
  33:Core/Src/main.c ****   *
  34:Core/Src/main.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
ARM GAS  /tmp/ccMOsfz2.s 			page 2


  35:Core/Src/main.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/main.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/main.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/main.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/main.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/main.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/main.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/main.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/main.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/main.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/main.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/main.c ****   *
  47:Core/Src/main.c ****   ******************************************************************************
  48:Core/Src/main.c ****   */
  49:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  50:Core/Src/main.c **** #include "main.h"
  51:Core/Src/main.c **** #include "stm32f1xx_hal.h"
  52:Core/Src/main.c **** #include "cmsis_os.h"
  53:Core/Src/main.c **** #include "adc.h"
  54:Core/Src/main.c **** #include "dma.h"
  55:Core/Src/main.c **** #include "spi.h"
  56:Core/Src/main.c **** #include "tim.h"
  57:Core/Src/main.c **** #include "usart.h"
  58:Core/Src/main.c **** #include "gpio.h"
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END Includes */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE BEGIN PV */
  67:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END PV */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  72:Core/Src/main.c **** void SystemClock_Config(void);
  73:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  74:Core/Src/main.c **** static void MX_NVIC_Init(void);
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  77:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* USER CODE END 0 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /**
  86:Core/Src/main.c ****   * @brief  The application entry point.
  87:Core/Src/main.c ****   *
  88:Core/Src/main.c ****   * @retval None
  89:Core/Src/main.c ****   */
  90:Core/Src/main.c **** int main(void)
  91:Core/Src/main.c **** {
ARM GAS  /tmp/ccMOsfz2.s 			page 3


  92:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 1 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* MCU Configuration----------------------------------------------------------*/
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  99:Core/Src/main.c ****   HAL_Init();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END Init */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Configure the system clock */
 106:Core/Src/main.c ****   SystemClock_Config();
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE END SysInit */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* Initialize all configured peripherals */
 113:Core/Src/main.c ****   MX_GPIO_Init();
 114:Core/Src/main.c ****   MX_DMA_Init();
 115:Core/Src/main.c ****   MX_USART1_UART_Init();
 116:Core/Src/main.c ****   MX_USART2_UART_Init();
 117:Core/Src/main.c ****   MX_USART3_UART_Init();
 118:Core/Src/main.c ****   MX_SPI1_Init();
 119:Core/Src/main.c ****   MX_ADC1_Init();
 120:Core/Src/main.c ****   MX_TIM3_Init();
 121:Core/Src/main.c ****   MX_TIM4_Init();
 122:Core/Src/main.c ****   MX_TIM5_Init();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* Initialize interrupts */
 125:Core/Src/main.c ****   MX_NVIC_Init();
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* USER CODE END 2 */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****   /* Call init function for freertos objects (in freertos.c) */
 131:Core/Src/main.c ****   MX_FREERTOS_Init();
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* Start scheduler */
 134:Core/Src/main.c ****   osKernelStart();
 135:Core/Src/main.c ****   
 136:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Infinite loop */
 139:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 140:Core/Src/main.c ****   while (1)
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END WHILE */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* USER CODE BEGIN 3 */
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   }
 148:Core/Src/main.c ****   /* USER CODE END 3 */
ARM GAS  /tmp/ccMOsfz2.s 			page 4


 149:Core/Src/main.c **** 
 150:Core/Src/main.c **** }
 151:Core/Src/main.c **** 
 152:Core/Src/main.c **** /**
 153:Core/Src/main.c ****   * @brief System Clock Configuration
 154:Core/Src/main.c ****   * @retval None
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c **** void SystemClock_Config(void)
 157:Core/Src/main.c **** {
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 160:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 161:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit;
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****     /**Initializes the CPU, AHB and APB busses clocks 
 164:Core/Src/main.c ****     */
 165:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 168:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 171:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 172:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     _Error_Handler(__FILE__, __LINE__);
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****     /**Initializes the CPU, AHB and APB busses clocks 
 178:Core/Src/main.c ****     */
 179:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 180:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 181:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 182:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 184:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 187:Core/Src/main.c ****   {
 188:Core/Src/main.c ****     _Error_Handler(__FILE__, __LINE__);
 189:Core/Src/main.c ****   }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 192:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 193:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     _Error_Handler(__FILE__, __LINE__);
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****     /**Configure the Systick interrupt time 
 199:Core/Src/main.c ****     */
 200:Core/Src/main.c ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****     /**Configure the Systick 
 203:Core/Src/main.c ****     */
 204:Core/Src/main.c ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 205:Core/Src/main.c **** 
ARM GAS  /tmp/ccMOsfz2.s 			page 5


 206:Core/Src/main.c ****   /* SysTick_IRQn interrupt configuration */
 207:Core/Src/main.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 208:Core/Src/main.c **** }
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** /**
 211:Core/Src/main.c ****   * @brief NVIC Configuration.
 212:Core/Src/main.c ****   * @retval None
 213:Core/Src/main.c ****   */
 214:Core/Src/main.c **** static void MX_NVIC_Init(void)
 215:Core/Src/main.c **** {
  25              		.loc 1 215 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29 0000 08B5     		push	{r3, lr}
  30              	.LCFI0:
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 3, -8
  33              		.cfi_offset 14, -4
 216:Core/Src/main.c ****   /* EXTI4_IRQn interrupt configuration */
 217:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
  34              		.loc 1 217 0
  35 0002 0022     		movs	r2, #0
  36 0004 0521     		movs	r1, #5
  37 0006 0A20     		movs	r0, #10
  38 0008 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  39              	.LVL0:
 218:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
  40              		.loc 1 218 0
  41 000c 0A20     		movs	r0, #10
  42 000e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  43              	.LVL1:
 219:Core/Src/main.c ****   /* TIM4_IRQn interrupt configuration */
 220:Core/Src/main.c ****   HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
  44              		.loc 1 220 0
  45 0012 0022     		movs	r2, #0
  46 0014 0521     		movs	r1, #5
  47 0016 1E20     		movs	r0, #30
  48 0018 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  49              	.LVL2:
 221:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(TIM4_IRQn);
  50              		.loc 1 221 0
  51 001c 1E20     		movs	r0, #30
  52 001e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  53              	.LVL3:
 222:Core/Src/main.c ****   /* TIM5_IRQn interrupt configuration */
 223:Core/Src/main.c ****   HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
  54              		.loc 1 223 0
  55 0022 0022     		movs	r2, #0
  56 0024 0521     		movs	r1, #5
  57 0026 3220     		movs	r0, #50
  58 0028 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  59              	.LVL4:
 224:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(TIM5_IRQn);
  60              		.loc 1 224 0
  61 002c 3220     		movs	r0, #50
  62 002e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
ARM GAS  /tmp/ccMOsfz2.s 			page 6


  63              	.LVL5:
 225:Core/Src/main.c ****   /* USART1_IRQn interrupt configuration */
 226:Core/Src/main.c ****   HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
  64              		.loc 1 226 0
  65 0032 0022     		movs	r2, #0
  66 0034 0521     		movs	r1, #5
  67 0036 2520     		movs	r0, #37
  68 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69              	.LVL6:
 227:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(USART1_IRQn);
  70              		.loc 1 227 0
  71 003c 2520     		movs	r0, #37
  72 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  73              	.LVL7:
 228:Core/Src/main.c ****   /* USART2_IRQn interrupt configuration */
 229:Core/Src/main.c ****   HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
  74              		.loc 1 229 0
  75 0042 0022     		movs	r2, #0
  76 0044 0521     		movs	r1, #5
  77 0046 2620     		movs	r0, #38
  78 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  79              	.LVL8:
 230:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(USART2_IRQn);
  80              		.loc 1 230 0
  81 004c 2620     		movs	r0, #38
  82 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  83              	.LVL9:
 231:Core/Src/main.c ****   /* USART3_IRQn interrupt configuration */
 232:Core/Src/main.c ****   HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
  84              		.loc 1 232 0
  85 0052 0022     		movs	r2, #0
  86 0054 0521     		movs	r1, #5
  87 0056 2720     		movs	r0, #39
  88 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  89              	.LVL10:
 233:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(USART3_IRQn);
  90              		.loc 1 233 0
  91 005c 2720     		movs	r0, #39
  92 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  93              	.LVL11:
 234:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 235:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
  94              		.loc 1 235 0
  95 0062 0022     		movs	r2, #0
  96 0064 0521     		movs	r1, #5
  97 0066 0D20     		movs	r0, #13
  98 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  99              	.LVL12:
 236:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 100              		.loc 1 236 0
 101 006c 0D20     		movs	r0, #13
 102 006e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 103              	.LVL13:
 237:Core/Src/main.c ****   /* DMA1_Channel5_IRQn interrupt configuration */
 238:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 104              		.loc 1 238 0
 105 0072 0022     		movs	r2, #0
ARM GAS  /tmp/ccMOsfz2.s 			page 7


 106 0074 0521     		movs	r1, #5
 107 0076 0F20     		movs	r0, #15
 108 0078 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 109              	.LVL14:
 239:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 110              		.loc 1 239 0
 111 007c 0F20     		movs	r0, #15
 112 007e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 113              	.LVL15:
 240:Core/Src/main.c ****   /* DMA1_Channel6_IRQn interrupt configuration */
 241:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 114              		.loc 1 241 0
 115 0082 0022     		movs	r2, #0
 116 0084 0521     		movs	r1, #5
 117 0086 1020     		movs	r0, #16
 118 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 119              	.LVL16:
 242:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 120              		.loc 1 242 0
 121 008c 1020     		movs	r0, #16
 122 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 123              	.LVL17:
 243:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 244:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 124              		.loc 1 244 0
 125 0092 0022     		movs	r2, #0
 126 0094 0521     		movs	r1, #5
 127 0096 0B20     		movs	r0, #11
 128 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 129              	.LVL18:
 245:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 130              		.loc 1 245 0
 131 009c 0B20     		movs	r0, #11
 132 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 133              	.LVL19:
 134 00a2 08BD     		pop	{r3, pc}
 135              		.cfi_endproc
 136              	.LFE71:
 138              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 139              		.align	1
 140              		.global	HAL_TIM_PeriodElapsedCallback
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu softvfp
 146              	HAL_TIM_PeriodElapsedCallback:
 147              	.LFB72:
 246:Core/Src/main.c **** }
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c **** /* USER CODE END 4 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** /**
 253:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 254:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 255:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
ARM GAS  /tmp/ccMOsfz2.s 			page 8


 256:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 257:Core/Src/main.c ****   * @param  htim : TIM handle
 258:Core/Src/main.c ****   * @retval None
 259:Core/Src/main.c ****   */
 260:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 261:Core/Src/main.c **** {
 148              		.loc 1 261 0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              	.LVL20:
 153 0000 08B5     		push	{r3, lr}
 154              	.LCFI1:
 155              		.cfi_def_cfa_offset 8
 156              		.cfi_offset 3, -8
 157              		.cfi_offset 14, -4
 262:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 265:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 158              		.loc 1 265 0
 159 0002 0268     		ldr	r2, [r0]
 160 0004 034B     		ldr	r3, .L7
 161 0006 9A42     		cmp	r2, r3
 162 0008 00D0     		beq	.L6
 163              	.LVL21:
 164              	.L3:
 165 000a 08BD     		pop	{r3, pc}
 166              	.LVL22:
 167              	.L6:
 266:Core/Src/main.c ****     HAL_IncTick();
 168              		.loc 1 266 0
 169 000c FFF7FEFF 		bl	HAL_IncTick
 170              	.LVL23:
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 271:Core/Src/main.c **** }
 171              		.loc 1 271 0
 172 0010 FBE7     		b	.L3
 173              	.L8:
 174 0012 00BF     		.align	2
 175              	.L7:
 176 0014 002C0140 		.word	1073818624
 177              		.cfi_endproc
 178              	.LFE72:
 180              		.section	.text._Error_Handler,"ax",%progbits
 181              		.align	1
 182              		.global	_Error_Handler
 183              		.syntax unified
 184              		.thumb
 185              		.thumb_func
 186              		.fpu softvfp
 188              	_Error_Handler:
 189              	.LFB73:
 272:Core/Src/main.c **** 
ARM GAS  /tmp/ccMOsfz2.s 			page 9


 273:Core/Src/main.c **** /**
 274:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 275:Core/Src/main.c ****   * @param  file: The file name as string.
 276:Core/Src/main.c ****   * @param  line: The line in file as a number.
 277:Core/Src/main.c ****   * @retval None
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c **** void _Error_Handler(char *file, int line)
 280:Core/Src/main.c **** {
 190              		.loc 1 280 0
 191              		.cfi_startproc
 192              		@ Volatile: function does not return.
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 195              		@ link register save eliminated.
 196              	.LVL24:
 197              	.L10:
 198 0000 FEE7     		b	.L10
 199              		.cfi_endproc
 200              	.LFE73:
 202              		.section	.text.SystemClock_Config,"ax",%progbits
 203              		.align	1
 204              		.global	SystemClock_Config
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu softvfp
 210              	SystemClock_Config:
 211              	.LFB70:
 157:Core/Src/main.c **** 
 212              		.loc 1 157 0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 88
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 157:Core/Src/main.c **** 
 216              		.loc 1 157 0
 217 0000 00B5     		push	{lr}
 218              	.LCFI2:
 219              		.cfi_def_cfa_offset 4
 220              		.cfi_offset 14, -4
 221 0002 97B0     		sub	sp, sp, #92
 222              	.LCFI3:
 223              		.cfi_def_cfa_offset 96
 165:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 224              		.loc 1 165 0
 225 0004 0122     		movs	r2, #1
 226 0006 0C92     		str	r2, [sp, #48]
 166:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 227              		.loc 1 166 0
 228 0008 4FF48033 		mov	r3, #65536
 229 000c 0D93     		str	r3, [sp, #52]
 167:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 230              		.loc 1 167 0
 231 000e 0021     		movs	r1, #0
 232 0010 0E91     		str	r1, [sp, #56]
 168:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 233              		.loc 1 168 0
 234 0012 1092     		str	r2, [sp, #64]
ARM GAS  /tmp/ccMOsfz2.s 			page 10


 169:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 235              		.loc 1 169 0
 236 0014 0222     		movs	r2, #2
 237 0016 1392     		str	r2, [sp, #76]
 170:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 238              		.loc 1 170 0
 239 0018 1493     		str	r3, [sp, #80]
 171:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 240              		.loc 1 171 0
 241 001a 4FF4E013 		mov	r3, #1835008
 242 001e 1593     		str	r3, [sp, #84]
 172:Core/Src/main.c ****   {
 243              		.loc 1 172 0
 244 0020 0CA8     		add	r0, sp, #48
 245 0022 FFF7FEFF 		bl	HAL_RCC_OscConfig
 246              	.LVL25:
 247 0026 50BB     		cbnz	r0, .L16
 179:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 248              		.loc 1 179 0
 249 0028 0F23     		movs	r3, #15
 250 002a 0793     		str	r3, [sp, #28]
 181:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 251              		.loc 1 181 0
 252 002c 0221     		movs	r1, #2
 253 002e 0891     		str	r1, [sp, #32]
 182:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 254              		.loc 1 182 0
 255 0030 0023     		movs	r3, #0
 256 0032 0993     		str	r3, [sp, #36]
 183:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 257              		.loc 1 183 0
 258 0034 4FF48062 		mov	r2, #1024
 259 0038 0A92     		str	r2, [sp, #40]
 184:Core/Src/main.c **** 
 260              		.loc 1 184 0
 261 003a 0B93     		str	r3, [sp, #44]
 186:Core/Src/main.c ****   {
 262              		.loc 1 186 0
 263 003c 07A8     		add	r0, sp, #28
 264 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 265              	.LVL26:
 266 0042 00BB     		cbnz	r0, .L17
 191:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 267              		.loc 1 191 0
 268 0044 0223     		movs	r3, #2
 269 0046 0193     		str	r3, [sp, #4]
 192:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 270              		.loc 1 192 0
 271 0048 4FF40043 		mov	r3, #32768
 272 004c 0393     		str	r3, [sp, #12]
 193:Core/Src/main.c ****   {
 273              		.loc 1 193 0
 274 004e 01A8     		add	r0, sp, #4
 275 0050 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 276              	.LVL27:
 277 0054 D8B9     		cbnz	r0, .L18
 200:Core/Src/main.c **** 
ARM GAS  /tmp/ccMOsfz2.s 			page 11


 278              		.loc 1 200 0
 279 0056 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 280              	.LVL28:
 281 005a 0F4B     		ldr	r3, .L19
 282 005c A3FB0030 		umull	r3, r0, r3, r0
 283 0060 8009     		lsrs	r0, r0, #6
 284 0062 FFF7FEFF 		bl	HAL_SYSTICK_Config
 285              	.LVL29:
 204:Core/Src/main.c **** 
 286              		.loc 1 204 0
 287 0066 0420     		movs	r0, #4
 288 0068 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 289              	.LVL30:
 207:Core/Src/main.c **** }
 290              		.loc 1 207 0
 291 006c 0022     		movs	r2, #0
 292 006e 0F21     		movs	r1, #15
 293 0070 4FF0FF30 		mov	r0, #-1
 294 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 295              	.LVL31:
 208:Core/Src/main.c **** 
 296              		.loc 1 208 0
 297 0078 17B0     		add	sp, sp, #92
 298              	.LCFI4:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 4
 301              		@ sp needed
 302 007a 5DF804FB 		ldr	pc, [sp], #4
 303              	.L16:
 304              	.LCFI5:
 305              		.cfi_restore_state
 174:Core/Src/main.c ****   }
 306              		.loc 1 174 0
 307 007e AE21     		movs	r1, #174
 308 0080 0648     		ldr	r0, .L19+4
 309 0082 FFF7FEFF 		bl	_Error_Handler
 310              	.LVL32:
 311              	.L17:
 188:Core/Src/main.c ****   }
 312              		.loc 1 188 0
 313 0086 BC21     		movs	r1, #188
 314 0088 0448     		ldr	r0, .L19+4
 315 008a FFF7FEFF 		bl	_Error_Handler
 316              	.LVL33:
 317              	.L18:
 195:Core/Src/main.c ****   }
 318              		.loc 1 195 0
 319 008e C321     		movs	r1, #195
 320 0090 0248     		ldr	r0, .L19+4
 321 0092 FFF7FEFF 		bl	_Error_Handler
 322              	.LVL34:
 323              	.L20:
 324 0096 00BF     		.align	2
 325              	.L19:
 326 0098 D34D6210 		.word	274877907
 327 009c 00000000 		.word	.LC0
 328              		.cfi_endproc
ARM GAS  /tmp/ccMOsfz2.s 			page 12


 329              	.LFE70:
 331              		.section	.text.main,"ax",%progbits
 332              		.align	1
 333              		.global	main
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 337              		.fpu softvfp
 339              	main:
 340              	.LFB69:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 341              		.loc 1 91 0
 342              		.cfi_startproc
 343              		@ Volatile: function does not return.
 344              		@ args = 0, pretend = 0, frame = 0
 345              		@ frame_needed = 0, uses_anonymous_args = 0
 346 0000 08B5     		push	{r3, lr}
 347              	.LCFI6:
 348              		.cfi_def_cfa_offset 8
 349              		.cfi_offset 3, -8
 350              		.cfi_offset 14, -4
  99:Core/Src/main.c **** 
 351              		.loc 1 99 0
 352 0002 FFF7FEFF 		bl	HAL_Init
 353              	.LVL35:
 106:Core/Src/main.c **** 
 354              		.loc 1 106 0
 355 0006 FFF7FEFF 		bl	SystemClock_Config
 356              	.LVL36:
 113:Core/Src/main.c ****   MX_DMA_Init();
 357              		.loc 1 113 0
 358 000a FFF7FEFF 		bl	MX_GPIO_Init
 359              	.LVL37:
 114:Core/Src/main.c ****   MX_USART1_UART_Init();
 360              		.loc 1 114 0
 361 000e FFF7FEFF 		bl	MX_DMA_Init
 362              	.LVL38:
 115:Core/Src/main.c ****   MX_USART2_UART_Init();
 363              		.loc 1 115 0
 364 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 365              	.LVL39:
 116:Core/Src/main.c ****   MX_USART3_UART_Init();
 366              		.loc 1 116 0
 367 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 368              	.LVL40:
 117:Core/Src/main.c ****   MX_SPI1_Init();
 369              		.loc 1 117 0
 370 001a FFF7FEFF 		bl	MX_USART3_UART_Init
 371              	.LVL41:
 118:Core/Src/main.c ****   MX_ADC1_Init();
 372              		.loc 1 118 0
 373 001e FFF7FEFF 		bl	MX_SPI1_Init
 374              	.LVL42:
 119:Core/Src/main.c ****   MX_TIM3_Init();
 375              		.loc 1 119 0
 376 0022 FFF7FEFF 		bl	MX_ADC1_Init
 377              	.LVL43:
ARM GAS  /tmp/ccMOsfz2.s 			page 13


 120:Core/Src/main.c ****   MX_TIM4_Init();
 378              		.loc 1 120 0
 379 0026 FFF7FEFF 		bl	MX_TIM3_Init
 380              	.LVL44:
 121:Core/Src/main.c ****   MX_TIM5_Init();
 381              		.loc 1 121 0
 382 002a FFF7FEFF 		bl	MX_TIM4_Init
 383              	.LVL45:
 122:Core/Src/main.c **** 
 384              		.loc 1 122 0
 385 002e FFF7FEFF 		bl	MX_TIM5_Init
 386              	.LVL46:
 125:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 387              		.loc 1 125 0
 388 0032 FFF7FEFF 		bl	MX_NVIC_Init
 389              	.LVL47:
 131:Core/Src/main.c **** 
 390              		.loc 1 131 0
 391 0036 FFF7FEFF 		bl	MX_FREERTOS_Init
 392              	.LVL48:
 134:Core/Src/main.c ****   
 393              		.loc 1 134 0
 394 003a FFF7FEFF 		bl	osKernelStart
 395              	.LVL49:
 396              	.L22:
 397 003e FEE7     		b	.L22
 398              		.cfi_endproc
 399              	.LFE69:
 401              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
 402              		.align	2
 403              	.LC0:
 404 0000 436F7265 		.ascii	"Core/Src/main.c\000"
 404      2F537263 
 404      2F6D6169 
 404      6E2E6300 
 405              		.text
 406              	.Letext0:
 407              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 408              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 409              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 410              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 411              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 412              		.file 7 "/usr/include/newlib/sys/lock.h"
 413              		.file 8 "/usr/include/newlib/sys/_types.h"
 414              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 415              		.file 10 "/usr/include/newlib/sys/reent.h"
 416              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 417              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 418              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 419              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 420              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 421              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 422              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 423              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 424              		.file 19 "Core/Inc/adc.h"
 425              		.file 20 "Core/Inc/spi.h"
 426              		.file 21 "Core/Inc/tim.h"
ARM GAS  /tmp/ccMOsfz2.s 			page 14


 427              		.file 22 "Core/Inc/usart.h"
 428              		.file 23 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 429              		.file 24 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 430              		.file 25 "Core/Inc/gpio.h"
 431              		.file 26 "Core/Inc/dma.h"
 432              		.file 27 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
ARM GAS  /tmp/ccMOsfz2.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccMOsfz2.s:16     .text.MX_NVIC_Init:0000000000000000 $t
     /tmp/ccMOsfz2.s:22     .text.MX_NVIC_Init:0000000000000000 MX_NVIC_Init
     /tmp/ccMOsfz2.s:139    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccMOsfz2.s:146    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccMOsfz2.s:176    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccMOsfz2.s:181    .text._Error_Handler:0000000000000000 $t
     /tmp/ccMOsfz2.s:188    .text._Error_Handler:0000000000000000 _Error_Handler
     /tmp/ccMOsfz2.s:203    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccMOsfz2.s:210    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccMOsfz2.s:326    .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccMOsfz2.s:332    .text.main:0000000000000000 $t
     /tmp/ccMOsfz2.s:339    .text.main:0000000000000000 main
     /tmp/ccMOsfz2.s:402    .rodata.SystemClock_Config.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_IncTick
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_SPI1_Init
MX_ADC1_Init
MX_TIM3_Init
MX_TIM4_Init
MX_TIM5_Init
MX_FREERTOS_Init
osKernelStart
