{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605541240879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605541241039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 18:40:39 2020 " "Processing started: Mon Nov 16 18:40:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605541241039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541241039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_002 -c Test_002 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_002 -c Test_002" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541241039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605541246354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605541246359 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(29) " "Verilog HDL warning at signal_mux.v(29): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541295983 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(42) " "Verilog HDL warning at signal_mux.v(42): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541295984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signal_mux.v(72) " "Verilog HDL warning at signal_mux.v(72): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541295984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "signal_mux.v(34) " "Verilog HDL information at signal_mux.v(34): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605541295984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/signal_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/signal_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_mux " "Found entity 1: signal_mux" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541295990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541295990 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(66) " "Verilog HDL warning at PSK_phase_accum.v(66): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541295999 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(74) " "Verilog HDL warning at PSK_phase_accum.v(74): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "PSK_phase_accum.v(182) " "Verilog HDL warning at PSK_phase_accum.v(182): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 182 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296001 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PSK_phase_accum.v(72) " "Verilog HDL information at PSK_phase_accum.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605541296002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_CARRIER f_carrier PSK_phase_accum.v(8) " "Verilog HDL Declaration information at PSK_phase_accum.v(8): object \"F_CARRIER\" differs only in case from object \"f_carrier\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_IMPULSE t_impulse PSK_phase_accum.v(9) " "Verilog HDL Declaration information at PSK_phase_accum.v(9): object \"T_IMPULSE\" differs only in case from object \"t_impulse\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_PERIOD t_period PSK_phase_accum.v(10) " "Verilog HDL Declaration information at PSK_phase_accum.v(10): object \"T_PERIOD\" differs only in case from object \"t_period\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_OF_IMP num_of_imp PSK_phase_accum.v(11) " "Verilog HDL Declaration information at PSK_phase_accum.v(11): object \"NUM_OF_IMP\" differs only in case from object \"num_of_imp\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/psk_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/psk_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSK_phase_accum " "Found entity 1: PSK_phase_accum" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541296004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541296004 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(46) " "Verilog HDL warning at output_reg.v(46): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(85) " "Verilog HDL warning at output_reg.v(85): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296151 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_reg.v(104) " "Verilog HDL warning at output_reg.v(104): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Found entity 1: output_reg" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541296153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541296153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(55) " "Verilog HDL warning at noise_generator.v(55): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296536 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "noise_generator.v(128) " "Verilog HDL warning at noise_generator.v(128): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296538 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "noise_generator.v(59) " "Verilog HDL information at noise_generator.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605541296538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_IMPULSE t_impulse noise_generator.v(8) " "Verilog HDL Declaration information at noise_generator.v(8): object \"T_IMPULSE\" differs only in case from object \"t_impulse\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 noise_generator " "Found entity 1: noise_generator" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541296541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541296541 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(59) " "Verilog HDL warning at LFM_phase_accum.v(59): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296548 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(68) " "Verilog HDL warning at LFM_phase_accum.v(68): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296549 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LFM_phase_accum.v(149) " "Verilog HDL warning at LFM_phase_accum.v(149): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296549 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFM_phase_accum.v(65) " "Verilog HDL information at LFM_phase_accum.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605541296550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_CARRIER f_carrier LFM_phase_accum.v(8) " "Verilog HDL Declaration information at LFM_phase_accum.v(8): object \"F_CARRIER\" differs only in case from object \"f_carrier\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_IMPULSE t_impulse LFM_phase_accum.v(9) " "Verilog HDL Declaration information at LFM_phase_accum.v(9): object \"T_IMPULSE\" differs only in case from object \"t_impulse\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_PERIOD t_period LFM_phase_accum.v(10) " "Verilog HDL Declaration information at LFM_phase_accum.v(10): object \"T_PERIOD\" differs only in case from object \"t_period\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NUM_OF_IMP num_of_imp LFM_phase_accum.v(11) " "Verilog HDL Declaration information at LFM_phase_accum.v(11): object \"NUM_OF_IMP\" differs only in case from object \"num_of_imp\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEVIATION deviation LFM_phase_accum.v(12) " "Verilog HDL Declaration information at LFM_phase_accum.v(12): object \"DEVIATION\" differs only in case from object \"deviation\" in the same scope" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605541296551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/lfm_phase_accum.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/lfm_phase_accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFM_phase_accum " "Found entity 1: LFM_phase_accum" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541296553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541296553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_synthesizer_v1 " "Found entity 1: digital_synthesizer_v1" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541296564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541296564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(15) " "Verilog HDL warning at buffer.v(15): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(16) " "Verilog HDL warning at buffer.v(16): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296599 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(20) " "Verilog HDL warning at buffer.v(20): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296599 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(27) " "Verilog HDL warning at buffer.v(27): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296599 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(28) " "Verilog HDL warning at buffer.v(28): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296600 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.v(29) " "Verilog HDL warning at buffer.v(29): extended using \"x\" or \"z\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605541296600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/6_year/diploma/diploma/code/ddsynthesis/modelsim/digital_synthesizer_v1.1/src/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541296602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541296602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541296617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541296617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_synthesizer_v1 " "Elaborating entity \"digital_synthesizer_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605541297437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFM_phase_accum LFM_phase_accum:LFM_phase_accum " "Elaborating entity \"LFM_phase_accum\" for hierarchy \"LFM_phase_accum:LFM_phase_accum\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "LFM_phase_accum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541297474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 24 LFM_phase_accum.v(92) " "Verilog HDL assignment warning at LFM_phase_accum.v(92): truncated value with size 34 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297559 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 27 LFM_phase_accum.v(93) " "Verilog HDL assignment warning at LFM_phase_accum.v(93): truncated value with size 34 to match size of target (27)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297560 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 LFM_phase_accum.v(95) " "Verilog HDL assignment warning at LFM_phase_accum.v(95): truncated value with size 34 to match size of target (32)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297560 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 LFM_phase_accum.v(118) " "Verilog HDL assignment warning at LFM_phase_accum.v(118): truncated value with size 32 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297560 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 12 LFM_phase_accum.v(136) " "Verilog HDL assignment warning at LFM_phase_accum.v(136): truncated value with size 26 to match size of target (12)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297561 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LFM_phase_accum.v(142) " "Verilog HDL assignment warning at LFM_phase_accum.v(142): truncated value with size 32 to match size of target (5)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297561 "|digital_synthesizer_v1|LFM_phase_accum:LFM_phase_accum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSK_phase_accum PSK_phase_accum:PSK_phase_accum " "Elaborating entity \"PSK_phase_accum\" for hierarchy \"PSK_phase_accum:PSK_phase_accum\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "PSK_phase_accum" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541297569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 24 PSK_phase_accum.v(99) " "Verilog HDL assignment warning at PSK_phase_accum.v(99): truncated value with size 34 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297673 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 27 PSK_phase_accum.v(100) " "Verilog HDL assignment warning at PSK_phase_accum.v(100): truncated value with size 34 to match size of target (27)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297673 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 PSK_phase_accum.v(102) " "Verilog HDL assignment warning at PSK_phase_accum.v(102): truncated value with size 34 to match size of target (32)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297673 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 PSK_phase_accum.v(135) " "Verilog HDL assignment warning at PSK_phase_accum.v(135): truncated value with size 32 to match size of target (24)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297674 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 PSK_phase_accum.v(149) " "Verilog HDL assignment warning at PSK_phase_accum.v(149): truncated value with size 32 to match size of target (26)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297674 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PSK_phase_accum.v(153) " "Verilog HDL assignment warning at PSK_phase_accum.v(153): truncated value with size 32 to match size of target (10)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297675 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 12 PSK_phase_accum.v(157) " "Verilog HDL assignment warning at PSK_phase_accum.v(157): truncated value with size 26 to match size of target (12)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297675 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 PSK_phase_accum.v(164) " "Verilog HDL assignment warning at PSK_phase_accum.v(164): truncated value with size 32 to match size of target (5)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297675 "|digital_synthesizer_v1|PSK_phase_accum:PSK_phase_accum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_generator noise_generator:noise_generator " "Elaborating entity \"noise_generator\" for hierarchy \"noise_generator:noise_generator\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "noise_generator" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541297683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 noise_generator.v(66) " "Verilog HDL assignment warning at noise_generator.v(66): truncated value with size 34 to match size of target (32)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541297738 "|digital_synthesizer_v1|noise_generator:noise_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_mux signal_mux:signal_mux " "Elaborating entity \"signal_mux\" for hierarchy \"signal_mux:signal_mux\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "signal_mux" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541297742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer buffer:buffer " "Elaborating entity \"buffer\" for hierarchy \"buffer:buffer\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "buffer" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541297758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "ROM" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541297820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541299157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541299204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Modelsim/sin_points_look_UP_table_creator/sin.hex " "Parameter \"init_file\" = \"../../Modelsim/sin_points_look_UP_table_creator/sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541299205 ""}  } { { "ROM.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605541299205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jjj1 " "Found entity 1: altsyncram_jjj1" {  } { { "db/altsyncram_jjj1.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/altsyncram_jjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541299517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541299517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jjj1 ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated " "Elaborating entity \"altsyncram_jjj1\" for hierarchy \"ROM:ROM\|altsyncram:altsyncram_component\|altsyncram_jjj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541299522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reg output_reg:output_reg " "Elaborating entity \"output_reg\" for hierarchy \"output_reg:output_reg\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" "output_reg" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541299734 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(67) " "Verilog HDL assignment warning at output_reg.v(67): truncated value with size 32 to match size of target (2)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541299743 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(74) " "Verilog HDL assignment warning at output_reg.v(74): truncated value with size 32 to match size of target (2)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541299743 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "output_reg.v(81) " "Verilog HDL Case Statement information at output_reg.v(81): all case item expressions in this case statement are onehot" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 81 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605541299743 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 output_reg.v(93) " "Verilog HDL assignment warning at output_reg.v(93): truncated value with size 32 to match size of target (2)" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/output_reg.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605541299744 "|digital_synthesizer_v1|output_reg:output_reg"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[4\]~1 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[4\]~1\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[3\]~2 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[3\]~2\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[2\]~3 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[2\]~3\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[1\]~4 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[1\]~4\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[0\]~0 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[0\]~0\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[5\]~5 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[5\]~5\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[6\]~6 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[6\]~6\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[7\]~7 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[7\]~7\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[8\]~8 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[8\]~8\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[9\]~9 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[9\]~9\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[10\]~10 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[10\]~10\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_2\[11\]~11 " "Converted tri-state buffer \"buffer:buffer\|buf_var_2\[11\]~11\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[0\]~0 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[0\]~0\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[1\]~1 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[1\]~1\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[2\]~2 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[2\]~2\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[3\]~3 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[3\]~3\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[4\]~4 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[4\]~4\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[5\]~5 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[5\]~5\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[6\]~6 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[6\]~6\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[7\]~7 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[7\]~7\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[8\]~8 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[8\]~8\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[9\]~9 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[9\]~9\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[10\]~10 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[10\]~10\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|buf_var_1\[11\]~11 " "Converted tri-state buffer \"buffer:buffer\|buf_var_1\[11\]~11\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[0\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[1\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[2\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[3\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[4\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[5\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[6\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[7\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[8\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[9\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[10\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer:buffer\|BUF_OUT\[11\] " "Converted tri-state buffer \"buffer:buffer\|BUF_OUT\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/buffer.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v" 25 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[0\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[1\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[2\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[3\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[4\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[5\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[6\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[7\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[8\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[9\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[10\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "signal_mux:signal_mux\|MUX_OUT\[11\] " "Converted tri-state buffer \"signal_mux:signal_mux\|MUX_OUT\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[6\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[5\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[4\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[3\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[2\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[1\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[0\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[7\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[8\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[9\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[10\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "noise_generator:noise_generator\|NOISE_OUT\[11\] " "Converted tri-state buffer \"noise_generator:noise_generator\|NOISE_OUT\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 59 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[0\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[1\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[2\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[3\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[4\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[5\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[6\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[7\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[8\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[9\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[10\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[11\] " "Converted tri-state buffer \"PSK_phase_accum:PSK_phase_accum\|ROM_ADDRESS\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 72 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[0\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[0\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[1\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[1\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[2\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[2\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[3\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[3\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[4\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[4\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[5\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[5\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[6\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[6\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[7\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[7\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[8\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[8\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[9\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[9\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[10\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[10\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[11\] " "Converted tri-state buffer \"LFM_phase_accum:LFM_phase_accum\|ROM_ADDRESS\[11\]\" feeding internal logic into a wire" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1605541303733 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1605541303733 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFM_phase_accum:LFM_phase_accum\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFM_phase_accum:LFM_phase_accum\|Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "Div0" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605541305707 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFM_phase_accum:LFM_phase_accum\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFM_phase_accum:LFM_phase_accum\|Div2\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "Div2" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605541305707 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PSK_phase_accum:PSK_phase_accum\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PSK_phase_accum:PSK_phase_accum\|Div2\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "Div2" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605541305707 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LFM_phase_accum:LFM_phase_accum\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LFM_phase_accum:LFM_phase_accum\|Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "Div1" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605541305707 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PSK_phase_accum:PSK_phase_accum\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PSK_phase_accum:PSK_phase_accum\|Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "Div0" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605541305707 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "PSK_phase_accum:PSK_phase_accum\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"PSK_phase_accum:PSK_phase_accum\|Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "Div1" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605541305707 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "noise_generator:noise_generator\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"noise_generator:noise_generator\|Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "Div0" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1605541305707 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605541305707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541306084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0 " "Instantiated megafunction \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 59 " "Parameter \"LPM_WIDTHN\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541306084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 34 " "Parameter \"LPM_WIDTHD\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541306084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541306084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541306084 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605541306084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541306369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541306369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_knh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_knh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_knh " "Found entity 1: sign_div_unsign_knh" {  } { { "db/sign_div_unsign_knh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_knh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541306503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541306503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_gse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541307293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541307293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 137 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541307856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2 " "Instantiated megafunction \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 34 " "Parameter \"LPM_WIDTHN\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541307856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 34 " "Parameter \"LPM_WIDTHD\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541307856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541307856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541307856 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 137 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605541307856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_96m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_96m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_96m " "Found entity 1: lpm_divide_96m" {  } { { "db/lpm_divide_96m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_96m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541308072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541308072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541308182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541308182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2se " "Found entity 1: alt_u_div_2se" {  } { { "db/alt_u_div_2se.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_2se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541308692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541308692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541308899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1 " "Instantiated megafunction \"LFM_phase_accum:LFM_phase_accum\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 46 " "Parameter \"LPM_WIDTHN\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541308899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 23 " "Parameter \"LPM_WIDTHD\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541308899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541308899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541308899 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605541308899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a6m " "Found entity 1: lpm_divide_a6m" {  } { { "db/lpm_divide_a6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_a6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541309122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541309122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541309217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541309217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4se " "Found entity 1: alt_u_div_4se" {  } { { "db/alt_u_div_4se.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_4se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541309830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541309830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541310064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0 " "Instantiated megafunction \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 58 " "Parameter \"LPM_WIDTHN\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541310064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 34 " "Parameter \"LPM_WIDTHD\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541310064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541310064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541310064 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605541310064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f6m " "Found entity 1: lpm_divide_f6m" {  } { { "db/lpm_divide_f6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_f6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541310285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541310285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541310348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541310348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ese.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ese.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ese " "Found entity 1: alt_u_div_ese" {  } { { "db/alt_u_div_ese.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_ese.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541311317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541311317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541311756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1 " "Instantiated megafunction \"PSK_phase_accum:PSK_phase_accum\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 34 " "Parameter \"LPM_WIDTHN\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541311757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541311757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541311757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541311757 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605541311757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_36m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_36m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_36m " "Found entity 1: lpm_divide_36m" {  } { { "db/lpm_divide_36m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_36m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541311975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541311975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541312080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541312080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mre.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mre.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mre " "Found entity 1: alt_u_div_mre" {  } { { "db/alt_u_div_mre.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_mre.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541312338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541312338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "noise_generator:noise_generator\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"noise_generator:noise_generator\|lpm_divide:Div0\"" {  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541312555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "noise_generator:noise_generator\|lpm_divide:Div0 " "Instantiated megafunction \"noise_generator:noise_generator\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 37 " "Parameter \"LPM_WIDTHN\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541312555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605541312555 ""}  } { { "../../Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605541312555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c6m " "Found entity 1: lpm_divide_c6m" {  } { { "db/lpm_divide_c6m.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/lpm_divide_c6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541312780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541312780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/sign_div_unsign_gnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541312841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541312841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8se.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8se.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8se " "Found entity 1: alt_u_div_8se" {  } { { "db/alt_u_div_8se.tdf" "" { Text "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/db/alt_u_div_8se.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605541313180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541313180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605541394735 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605541406344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/output_files/Test_002.map.smsg " "Generated suppressed messages file D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/output_files/Test_002.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541410854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605541428759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605541428759 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13054 " "Implemented 13054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "87 " "Implemented 87 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605541436831 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605541436831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12922 " "Implemented 12922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605541436831 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605541436831 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Implemented 21 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1605541436831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605541436831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605541437003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 18:43:57 2020 " "Processing ended: Mon Nov 16 18:43:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605541437003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:18 " "Elapsed time: 00:03:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605541437003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:11 " "Total CPU time (on all processors): 00:03:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605541437003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605541437003 ""}
