;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 169, #434
	SLT 596, @-2
	SLT 11, 20
	SUB @0, @2
	SUB @0, @2
	MOV -1, <-20
	SUB 12, 5
	SUB @127, 103
	ADD #270, <1
	SUB @127, 103
	MOV @61, @31
	MOV @61, @31
	MOV 21, 0
	SUB @0, @2
	SUB @0, @2
	ADD 270, 30
	SUB @0, @2
	SPL 532, #3
	JMP 2, #0
	SUB 33, @350
	JMP 133, 9
	SLT 20, @12
	SUB @121, 106
	MOV @1, @1
	SLT 20, @12
	SUB @121, 103
	SLT 20, @12
	SLT 20, @12
	MOV @121, 103
	MOV @121, 103
	MOV @121, 103
	DJN -1, @-20
	SUB @61, @31
	SUB 12, 5
	MOV #270, <1
	JMP <0, @0
	JMP -1, @-20
	MOV -1, <-20
	SUB 12, @10
	MOV -7, <-20
	ADD #270, <1
	SLT 11, 20
	MOV -7, <-20
	MOV -1, <-20
	SPL 600, @-22
	CMP -207, <-120
