Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Mar 17 15:43:45 2025
| Host              : WPS-171005 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_clock_utilization -file example_ibert_ultrascale_gth_1_clock_utilization_routed.rpt
| Design            : example_ibert_ultrascale_gth_1
| Device            : xczu6eg-ffvb1156
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
| Design State      : Routed
-----------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Device Cell Placement Summary for Global Clock g29
39. Device Cell Placement Summary for Global Clock g30
40. Device Cell Placement Summary for Global Clock g31
41. Device Cell Placement Summary for Global Clock g32
42. Device Cell Placement Summary for Global Clock g33
43. Device Cell Placement Summary for Global Clock g34
44. Device Cell Placement Summary for Global Clock g35
45. Device Cell Placement Summary for Global Clock g36
46. Device Cell Placement Summary for Global Clock g37
47. Device Cell Placement Summary for Global Clock g38
48. Device Cell Placement Summary for Global Clock g39
49. Device Cell Placement Summary for Global Clock g40
50. Device Cell Placement Summary for Global Clock g41
51. Device Cell Placement Summary for Global Clock g42
52. Device Cell Placement Summary for Global Clock g43
53. Clock Region Cell Placement per Global Clock: Region X3Y0
54. Clock Region Cell Placement per Global Clock: Region X1Y1
55. Clock Region Cell Placement per Global Clock: Region X2Y1
56. Clock Region Cell Placement per Global Clock: Region X1Y2
57. Clock Region Cell Placement per Global Clock: Region X2Y2
58. Clock Region Cell Placement per Global Clock: Region X0Y3
59. Clock Region Cell Placement per Global Clock: Region X1Y3
60. Clock Region Cell Placement per Global Clock: Region X2Y3
61. Clock Region Cell Placement per Global Clock: Region X3Y3
62. Clock Region Cell Placement per Global Clock: Region X0Y4
63. Clock Region Cell Placement per Global Clock: Region X1Y4
64. Clock Region Cell Placement per Global Clock: Region X0Y5
65. Clock Region Cell Placement per Global Clock: Region X1Y5
66. Clock Region Cell Placement per Global Clock: Region X0Y6
67. Clock Region Cell Placement per Global Clock: Region X1Y6

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    3 |       116 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |   40 |       168 |   0 |            0 |     40 |
| BUFG_PS    |    1 |        72 |   0 |            0 |      0 |
| MMCM       |    1 |         4 |   0 |            0 |      0 |
| PLL        |    1 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                               | Driver Pin                                                                | Net                                                                  |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None       | BUFGCE_X0Y73  | X3Y3         | X0Y4 |                   |                 8 |       25317 |               0 |       10.000 | USE_DIVIDER.dclk_mmcm                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O               | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g1        | src1      | BUFG_PS/O       | None       | BUFG_PS_X0Y65 | X1Y2         | X2Y2 |                   |                 4 |         997 |               1 |       10.000 | clk_pl_0                                                                                            | system/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O               | system/zynq_ultra_ps_e_0/U0/pl_clk0                                  |
| g2        | src2      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y36 | X0Y4         | X1Y4 |                   |                 2 |         748 |               0 |        3.882 | rxusrclk2_i[0]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g3        | src2      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y37 | X0Y4         | X1Y4 |                   |                 2 |          23 |               0 |        3.882 | rxoutclk_o[0]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g4        | src3      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y45 | X0Y4         | X1Y4 |                   |                 2 |         748 |               0 |        3.882 | rxusrclk2_i__0[1]                                                                                   | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g5        | src3      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y46 | X0Y4         | X1Y4 |                   |                 2 |          23 |               0 |        3.882 | rxoutclk_o[1]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g6        | src4      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y27 | X0Y4         | X1Y4 |                   |                 1 |         748 |               0 |        3.882 | rxusrclk2_i[2]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g7        | src4      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y26 | X0Y4         | X1Y4 |                   |                 1 |          23 |               0 |        3.882 | rxoutclk_o[2]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g8        | src5      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y32 | X0Y4         | X1Y4 |                   |                 1 |         748 |               0 |        3.882 | rxusrclk2_i[3]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g9        | src5      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y28 | X0Y4         | X1Y4 |                   |                 1 |          23 |               0 |        3.882 | rxoutclk_o[3]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g10       | src6      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y66 | X0Y5         | X1Y5 |                   |                 1 |         748 |               0 |        3.882 | rxusrclk2_i[0]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g11       | src6      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y67 | X0Y5         | X1Y5 |                   |                 1 |          23 |               0 |        3.882 | rxoutclk_o[4]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g12       | src7      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y64 | X0Y5         | X1Y5 |                   |                 1 |         748 |               0 |        3.882 | rxusrclk2_i__0[1]_1                                                                                 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g13       | src7      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y65 | X0Y5         | X1Y5 |                   |                 1 |          23 |               0 |        3.882 | rxoutclk_o[5]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g14       | src8      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y62 | X0Y5         | X1Y5 |                   |                 2 |         748 |               0 |        3.882 | rxusrclk2_i[2]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g15       | src8      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y63 | X0Y5         | X1Y5 |                   |                 2 |          23 |               0 |        3.882 | rxoutclk_o[6]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g16       | src9      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y60 | X0Y5         | X1Y5 |                   |                 3 |         748 |               0 |        3.882 | rxusrclk2_i[3]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g17       | src9      | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y61 | X0Y5         | X1Y5 |                   |                 2 |          23 |               0 |        3.882 | rxoutclk_o[7]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |
| g18       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y0   | X3Y0         | X1Y4 |                   |                 3 |         497 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O      | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g19       | src11     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y34 | X0Y4         | X1Y4 |                   |                 3 |         408 |               0 |        3.882 | txusrclk2_i[0]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g20       | src11     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y29 | X0Y4         | X1Y4 |                   |                 3 |          47 |               0 |        3.882 | txoutclk_o[0]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g21       | src12     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y33 | X0Y4         | X1Y4 |                   |                 1 |         408 |               0 |        3.882 | txusrclk2_i__0[1]                                                                                   | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g22       | src12     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y35 | X0Y4         | X1Y4 |                   |                 2 |          47 |               0 |        3.882 | txoutclk_o[1]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g23       | src13     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y42 | X0Y4         | X1Y4 |                   |                 1 |         408 |               0 |        3.882 | txusrclk2_i[2]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g24       | src13     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y40 | X0Y4         | X1Y4 |                   |                 2 |          47 |               0 |        3.882 | txoutclk_o[2]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g25       | src14     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y44 | X0Y4         | X1Y4 |                   |                 1 |         408 |               0 |        3.882 | txusrclk2_i[3]                                                                                      | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g26       | src14     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y43 | X0Y4         | X1Y4 |                   |                 2 |          47 |               0 |        3.882 | txoutclk_o[3]                                                                                       | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g27       | src15     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y58 | X0Y5         | X1Y5 |                   |                 1 |         408 |               0 |        3.882 | txusrclk2_i[0]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g28       | src15     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y59 | X0Y5         | X1Y5 |                   |                 2 |          47 |               0 |        3.882 | txoutclk_o[4]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g29       | src16     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y56 | X0Y5         | X1Y5 |                   |                 1 |         408 |               0 |        3.882 | txusrclk2_i__0[1]_1                                                                                 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g30       | src16     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y57 | X0Y5         | X1Y5 |                   |                 1 |          47 |               0 |        3.882 | txoutclk_o[5]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g31       | src17     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y54 | X0Y5         | X1Y5 |                   |                 1 |         408 |               0 |        3.882 | txusrclk2_i[2]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g32       | src17     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y55 | X0Y5         | X1Y5 |                   |                 2 |          47 |               0 |        3.882 | txoutclk_o[6]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g33       | src18     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y52 | X0Y5         | X1Y5 |                   |                 3 |         408 |               0 |        3.882 | txusrclk2_i[3]_1                                                                                    | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g34       | src18     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y53 | X0Y5         | X1Y5 |                   |                 3 |          47 |               0 |        3.882 | txoutclk_o[7]                                                                                       | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g35       | src19     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y41 | X0Y4         | X0Y3 |                   |                 2 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o           |
| g36       | src20     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y30 | X0Y4         | X0Y4 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o           |
| g37       | src21     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y47 | X0Y4         | X0Y4 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o           |
| g38       | src22     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y39 | X0Y4         | X0Y4 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o           |
| g39       | src23     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y71 | X0Y5         | X0Y5 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk_o           |
| g40       | src24     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y70 | X0Y5         | X0Y5 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk_o           |
| g41       | src25     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y69 | X0Y5         | X0Y5 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk_o           |
| g42       | src26     | BUFG_GT/O       | PBlock     | BUFG_GT_X0Y68 | X0Y5         | X0Y5 |                   |                 1 |          47 |               0 |        4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_buf_dmonitorclk/O          | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk_o           |
| g43       | src27     | BUFGCE/O        | None       | BUFGCE_X0Y83  | X3Y3         | X3Y1 | n/a               |                 2 |           0 |               3 |       10.000 | clk_out1_clk_wiz_0                                                                                  | sys_clk0/inst/clkout1_buf/O                                               | sys_clk0/inst/clk_out1                                               |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin              | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                 | Net                                                               |
+-----------+-----------+------------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT0           | None                 | MMCM_X0Y3           | X3Y3         |           1 |               0 |              10.000 | USE_DIVIDER.dclk_mmcm                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0               | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm             |
| src1      | g1        | PS8/PLCLK[0]                 | None                 | PS8_X0Y0            | X0Y0         |           1 |               0 |              10.000 | clk_pl_0                                                                                            | system/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]                                                 | system/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                  |
| src2      | g2        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y4*  | GTHE4_CHANNEL_X0Y4  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o                                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxoutclk_o           |
| src2      | g3        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y4*  | GTHE4_CHANNEL_X0Y4  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o                                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxoutclk_o           |
| src3      | g4        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y5*  | GTHE4_CHANNEL_X0Y5  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o_1                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxoutclk_o           |
| src3      | g5        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y5*  | GTHE4_CHANNEL_X0Y5  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o_1                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxoutclk_o           |
| src4      | g6        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y6*  | GTHE4_CHANNEL_X0Y6  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o_2                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxoutclk_o           |
| src4      | g7        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y6*  | GTHE4_CHANNEL_X0Y6  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o_2                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxoutclk_o           |
| src5      | g8        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y7*  | GTHE4_CHANNEL_X0Y7  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o_3                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxoutclk_o           |
| src5      | g9        | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y7*  | GTHE4_CHANNEL_X0Y7  | X0Y4         |           3 |               0 |               3.882 | rxoutclk_o_3                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxoutclk_o           |
| src6      | g10       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y8*  | GTHE4_CHANNEL_X0Y8  | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_4                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/rxoutclk_o           |
| src6      | g11       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y8*  | GTHE4_CHANNEL_X0Y8  | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_4                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/rxoutclk_o           |
| src7      | g12       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y9*  | GTHE4_CHANNEL_X0Y9  | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_5                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/rxoutclk_o           |
| src7      | g13       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y9*  | GTHE4_CHANNEL_X0Y9  | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_5                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/rxoutclk_o           |
| src8      | g14       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y10* | GTHE4_CHANNEL_X0Y10 | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_6                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/rxoutclk_o           |
| src8      | g15       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y10* | GTHE4_CHANNEL_X0Y10 | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_6                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/rxoutclk_o           |
| src9      | g16       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y11* | GTHE4_CHANNEL_X0Y11 | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_7                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/rxoutclk_o           |
| src9      | g17       | GTHE4_CHANNEL/RXOUTCLK       | GTHE4_CHANNEL_X0Y11* | GTHE4_CHANNEL_X0Y11 | X0Y5         |           3 |               0 |               3.882 | rxoutclk_o_7                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/rxoutclk_o           |
| src10     | g18       | BSCANE2/TCK                  | None                 | CONFIG_SITE_X0Y0    | X3Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |
| src11     | g19       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y4*  | GTHE4_CHANNEL_X0Y4  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o                                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txoutclk_o           |
| src11     | g20       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y4*  | GTHE4_CHANNEL_X0Y4  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o                                                                                          | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txoutclk_o           |
| src12     | g21       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y5*  | GTHE4_CHANNEL_X0Y5  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o_1                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txoutclk_o           |
| src12     | g22       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y5*  | GTHE4_CHANNEL_X0Y5  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o_1                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txoutclk_o           |
| src13     | g23       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y6*  | GTHE4_CHANNEL_X0Y6  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o_2                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txoutclk_o           |
| src13     | g24       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y6*  | GTHE4_CHANNEL_X0Y6  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o_2                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txoutclk_o           |
| src14     | g25       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y7*  | GTHE4_CHANNEL_X0Y7  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o_3                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txoutclk_o           |
| src14     | g26       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y7*  | GTHE4_CHANNEL_X0Y7  | X0Y4         |           3 |               0 |               3.882 | txoutclk_o_3                                                                                        | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txoutclk_o           |
| src15     | g27       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y8*  | GTHE4_CHANNEL_X0Y8  | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_4                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/txoutclk_o           |
| src15     | g28       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y8*  | GTHE4_CHANNEL_X0Y8  | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_4                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/txoutclk_o           |
| src16     | g29       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y9*  | GTHE4_CHANNEL_X0Y9  | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_5                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/txoutclk_o           |
| src16     | g30       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y9*  | GTHE4_CHANNEL_X0Y9  | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_5                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/txoutclk_o           |
| src17     | g31       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y10* | GTHE4_CHANNEL_X0Y10 | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_6                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/txoutclk_o           |
| src17     | g32       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y10* | GTHE4_CHANNEL_X0Y10 | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_6                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/txoutclk_o           |
| src18     | g33       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y11* | GTHE4_CHANNEL_X0Y11 | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_7                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/txoutclk_o           |
| src18     | g34       | GTHE4_CHANNEL/TXOUTCLK       | GTHE4_CHANNEL_X0Y11* | GTHE4_CHANNEL_X0Y11 | X0Y5         |           3 |               0 |               3.882 | txoutclk_o_7                                                                                        | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK                      | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/txoutclk_o           |
| src19     | g35       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y4*  | GTHE4_CHANNEL_X0Y4  | X0Y4         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk          |
| src20     | g36       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y5*  | GTHE4_CHANNEL_X0Y5  | X0Y4         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk          |
| src21     | g37       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y6*  | GTHE4_CHANNEL_X0Y6  | X0Y4         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk          |
| src22     | g38       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y7*  | GTHE4_CHANNEL_X0Y7  | X0Y4         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk          |
| src23     | g39       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y8*  | GTHE4_CHANNEL_X0Y8  | X0Y5         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk          |
| src24     | g40       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y9*  | GTHE4_CHANNEL_X0Y9  | X0Y5         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk          |
| src25     | g41       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y10* | GTHE4_CHANNEL_X0Y10 | X0Y5         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk          |
| src26     | g42       | GTHE4_CHANNEL/DMONITOROUTCLK | GTHE4_CHANNEL_X0Y11* | GTHE4_CHANNEL_X0Y11 | X0Y5         |           2 |               0 |               4.000 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                         | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk          |
| src27     | g43       | PLLE4_ADV/CLKOUT0            | None                 | PLL_X0Y7            | X3Y3         |           1 |               0 |              10.000 | clk_out1_clk_wiz_0                                                                                  | sys_clk0/inst/plle4_adv_inst/CLKOUT0                                                       | sys_clk0/inst/clk_out1_clk_wiz_0                                  |
+-----------+-----------+------------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Local Clock Details
----------------------

+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL           | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                               | Net                                                                                              |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
| 0        | FDRE/Q          | PBlock     | SLICE_X6Y243/HFF   | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 1        | FDRE/Q          | PBlock     | SLICE_X5Y250/HFF2  | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
| 2        | FDRE/Q          | PBlock     | SLICE_X4Y266/HFF2  | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 3        | FDRE/Q          | PBlock     | SLICE_X5Y258/GFF2  | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
| 4        | FDRE/Q          | PBlock     | SLICE_X3Y278/DFF   | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 5        | FDRE/Q          | PBlock     | SLICE_X4Y278/CFF   | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
| 6        | FDRE/Q          | PBlock     | SLICE_X4Y291/DFF2  | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 7        | FDRE/Q          | PBlock     | SLICE_X3Y292/BFF   | X0Y4         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
| 8        | FDRE/Q          | PBlock     | SLICE_X4Y304/DFF2  | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 9        | FDRE/Q          | PBlock     | SLICE_X3Y307/DFF2  | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
| 10       | FDRE/Q          | PBlock     | SLICE_X5Y322/HFF2  | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 11       | FDRE/Q          | PBlock     | SLICE_X10Y321/HFF2 | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
| 12       | FDRE/Q          | PBlock     | SLICE_X4Y333/HFF2  | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 13       | FDRE/Q          | PBlock     | SLICE_X3Y340/HFF2  | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
| 14       | FDRE/Q          | PBlock     | SLICE_X3Y350/DFF2  | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[0] |
| 15       | FDRE/Q          | PBlock     | SLICE_X5Y350/DFF2  | X0Y5         |           1 |               1 |              |       | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_429/I_EN_CTL_EQ1.U_CTL/dout_o[1] |
+----------+-----------------+------------+--------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     1 |    24 |     1 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     1 |    24 |     0 |     0 |     0 |     0 |
| X2Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X0Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     2 |    24 |     2 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     1 |     1 |     1 |     2 |
| X0Y4              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |    20 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y4              |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y5              |    21 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |    20 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y5              |    18 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y6              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   19200 |      0 |    5280 |      0 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      1 |      24 |    146 |   19200 |     13 |    5280 |      0 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y1              |      1 |      24 |      0 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      1 |      24 |    713 |   19200 |    124 |    5280 |      0 |      48 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y2              |      1 |      24 |      0 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y3              |      3 |      24 |    504 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y3              |      4 |      24 |     72 |   25920 |      0 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      2 |      24 |    159 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y3              |      2 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y4              |     21 |      24 |  13601 |   27840 |    172 |    7200 |     12 |      96 |      8 |     144 |      4 |       4 |      0 |       0 |
| X1Y4              |     18 |      24 |   3442 |   25920 |    110 |    7200 |     28 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |     21 |      24 |  13214 |   27840 |    172 |    7200 |     18 |      96 |      8 |     144 |      4 |       4 |      0 |       0 |
| X1Y5              |     18 |      24 |   3679 |   25920 |    116 |    7200 |     22 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      3 |      24 |    614 |   27840 |      0 |    7200 |      0 |      96 |      0 |     144 |      0 |       4 |      0 |       0 |
| X1Y6              |      4 |      24 |     37 |   25920 |      0 |    7200 |      0 |      72 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   20160 |      0 |    5280 |      0 |      72 |      0 |      96 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y6 |  3 |  4 |  0 |  0 |
| Y5 | 21 | 18 |  0 |  0 |
| Y4 | 21 | 18 |  0 |  0 |
| Y3 |  3 |  4 |  3 |  3 |
| Y2 |  0 |  2 |  1 |  0 |
| Y1 |  0 |  2 |  1 |  0 |
| Y0 |  0 |  0 |  0 |  2 |
+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+-----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES        |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+--------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util%  | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+--------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |   0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    2 |    24 |   8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    2 |    24 |   8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    2 |    24 |   8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y1              |    0 |     0 |   0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |   0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |   0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y1              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y2              |    0 |     0 |   0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    2 |    24 |   8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X2Y2              |    2 |    24 |   8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X3Y2              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y3              |    2 |    24 |   8.33 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X1Y3              |    2 |    24 |   8.33 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X2Y3              |    2 |    24 |   8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    4 |    24 |  16.67 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y4              |   34 |    24 | 141.67 |   21 |    24 | 87.50 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X1Y4              |   24 |    24 | 100.00 |   18 |    24 | 75.00 |    1 |    24 |  4.17 |   17 |    24 | 70.83 |
| X2Y4              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |   32 |    24 | 133.33 |   21 |    24 | 87.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y5              |   24 |    24 | 100.00 |   18 |    24 | 75.00 |    0 |    24 |  0.00 |   16 |    24 | 66.67 |
| X2Y5              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |   0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |   0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |   0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+--------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g0        | BUFGCE/O        | X3Y3              | USE_DIVIDER.dclk_mmcm |      10.000 | {0.000 5.000} | X0Y4     |       25307 |        0 |              0 |       10 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1] |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+--------+-----------------------+
|    | X0       | X1    | X2 | X3     | HORIZONTAL PROG DELAY |
+----+----------+-------+----+--------+-----------------------+
| Y6 |       63 |    23 |  0 |      0 |                     0 |
| Y5 |     9113 |  3414 |  0 |      0 |                     1 |
| Y4 | (R) 9216 |  3196 |  0 |      0 |                     1 |
| Y3 |      235 |    57 |  0 |  (D) 0 |                     0 |
| Y2 |        0 |     0 |  0 |      0 |                     - |
| Y1 |        0 |     0 |  0 |      0 |                     - |
| Y0 |        0 |     0 |  0 |      0 |                     - |
+----+----------+-------+----+--------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------+
| g1        | BUFG_PS/O       | X1Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X2Y2     |         997 |        0 |              1 |        0 | system/zynq_ultra_ps_e_0/U0/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----------+-------+----+-----------------------+
|    | X0 | X1       | X2    | X3 | HORIZONTAL PROG DELAY |
+----+----+----------+-------+----+-----------------------+
| Y6 |  0 |        0 |     0 |  0 |                     - |
| Y5 |  0 |        0 |     0 |  0 |                     - |
| Y4 |  0 |        0 |     0 |  0 |                     - |
| Y3 |  0 |        0 |     0 |  1 |                     1 |
| Y2 |  0 |  (D) 837 | (R) 0 |  0 |                     1 |
| Y1 |  0 |      159 |     0 |  0 |                     0 |
| Y0 |  1 |        0 |     0 |  0 |                     0 |
+----+----+----------+-------+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X0Y4              | rxusrclk2_i[0] |       3.882 | {0.000 1.941} | X1Y4     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+--------+----+----+-----------------------+
|    | X0       | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+--------+----+----+-----------------------+
| Y6 |        0 |      0 |  0 |  0 |                     - |
| Y5 |        0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 726 | (R) 22 |  0 |  0 |                     0 |
| Y3 |        0 |      0 |  0 |  0 |                     - |
| Y2 |        0 |      0 |  0 |  0 |                     - |
| Y1 |        0 |      0 |  0 |  0 |                     - |
| Y0 |        0 |      0 |  0 |  0 |                     - |
+----+----------+--------+----+----+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X0Y4              | rxoutclk_o[0] |       3.882 | {0.000 1.941} | X1Y4     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |      0 |  0 |  0 |                     - |
| Y5 |      0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 1 | (R) 22 |  0 |  0 |                     0 |
| Y3 |      0 |      0 |  0 |  0 |                     - |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X0Y4              | rxusrclk2_i__0[1] |       3.882 | {0.000 1.941} | X1Y4     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+--------+----+----+-----------------------+
|    | X0       | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+--------+----+----+-----------------------+
| Y6 |        0 |      0 |  0 |  0 |                     - |
| Y5 |        0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 726 | (R) 22 |  0 |  0 |                     0 |
| Y3 |        0 |      0 |  0 |  0 |                     - |
| Y2 |        0 |      0 |  0 |  0 |                     - |
| Y1 |        0 |      0 |  0 |  0 |                     - |
| Y0 |        0 |      0 |  0 |  0 |                     - |
+----+----------+--------+----+----+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X0Y4              | rxoutclk_o[1] |       3.882 | {0.000 1.941} | X1Y4     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |      0 |  0 |  0 |                     - |
| Y5 |      0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 1 | (R) 22 |  0 |  0 |                     0 |
| Y3 |      0 |      0 |  0 |  0 |                     - |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X0Y4              | rxusrclk2_i[2] |       3.882 | {0.000 1.941} | X1Y4     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |        0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 748 | (R) 0 |  0 |  0 |                     0 |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g7        | BUFG_GT/O       | X0Y4              | rxoutclk_o[2] |       3.882 | {0.000 1.941} | X1Y4     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+-------+----+----+-----------------------+
|    | X0      | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+-------+----+----+-----------------------+
| Y6 |       0 |     0 |  0 |  0 |                     - |
| Y5 |       0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 23 | (R) 0 |  0 |  0 |                     0 |
| Y3 |       0 |     0 |  0 |  0 |                     - |
| Y2 |       0 |     0 |  0 |  0 |                     - |
| Y1 |       0 |     0 |  0 |  0 |                     - |
| Y0 |       0 |     0 |  0 |  0 |                     - |
+----+---------+-------+----+----+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X0Y4              | rxusrclk2_i[3] |       3.882 | {0.000 1.941} | X1Y4     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |        0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 748 | (R) 0 |  0 |  0 |                     0 |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X0Y4              | rxoutclk_o[3] |       3.882 | {0.000 1.941} | X1Y4     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+-------+----+----+-----------------------+
|    | X0      | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+-------+----+----+-----------------------+
| Y6 |       0 |     0 |  0 |  0 |                     - |
| Y5 |       0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 23 | (R) 0 |  0 |  0 |                     0 |
| Y3 |       0 |     0 |  0 |  0 |                     - |
| Y2 |       0 |     0 |  0 |  0 |                     - |
| Y1 |       0 |     0 |  0 |  0 |                     - |
| Y0 |       0 |     0 |  0 |  0 |                     - |
+----+---------+-------+----+----+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X0Y5              | rxusrclk2_i[0]_1 |       3.882 | {0.000 1.941} | X1Y5     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 748 | (R) 0 |  0 |  0 |                     0 |
| Y4 |        0 |     0 |  0 |  0 |                     - |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X0Y5              | rxoutclk_o[4] |       3.882 | {0.000 1.941} | X1Y5     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+-------+----+----+-----------------------+
|    | X0      | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+-------+----+----+-----------------------+
| Y6 |       0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 23 | (R) 0 |  0 |  0 |                     0 |
| Y4 |       0 |     0 |  0 |  0 |                     - |
| Y3 |       0 |     0 |  0 |  0 |                     - |
| Y2 |       0 |     0 |  0 |  0 |                     - |
| Y1 |       0 |     0 |  0 |  0 |                     - |
| Y0 |       0 |     0 |  0 |  0 |                     - |
+----+---------+-------+----+----+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X0Y5              | rxusrclk2_i__0[1]_1 |       3.882 | {0.000 1.941} | X1Y5     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 748 | (R) 0 |  0 |  0 |                     0 |
| Y4 |        0 |     0 |  0 |  0 |                     - |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X0Y5              | rxoutclk_o[5] |       3.882 | {0.000 1.941} | X1Y5     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+-------+----+----+-----------------------+
|    | X0      | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+-------+----+----+-----------------------+
| Y6 |       0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 23 | (R) 0 |  0 |  0 |                     0 |
| Y4 |       0 |     0 |  0 |  0 |                     - |
| Y3 |       0 |     0 |  0 |  0 |                     - |
| Y2 |       0 |     0 |  0 |  0 |                     - |
| Y1 |       0 |     0 |  0 |  0 |                     - |
| Y0 |       0 |     0 |  0 |  0 |                     - |
+----+---------+-------+----+----+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X0Y5              | rxusrclk2_i[2]_1 |       3.882 | {0.000 1.941} | X1Y5     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+--------+----+----+-----------------------+
|    | X0       | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+--------+----+----+-----------------------+
| Y6 |        0 |      0 |  0 |  0 |                     - |
| Y5 |  (D) 726 | (R) 22 |  0 |  0 |                     0 |
| Y4 |        0 |      0 |  0 |  0 |                     - |
| Y3 |        0 |      0 |  0 |  0 |                     - |
| Y2 |        0 |      0 |  0 |  0 |                     - |
| Y1 |        0 |      0 |  0 |  0 |                     - |
| Y0 |        0 |      0 |  0 |  0 |                     - |
+----+----------+--------+----+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X0Y5              | rxoutclk_o[6] |       3.882 | {0.000 1.941} | X1Y5     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |      0 |  0 |  0 |                     - |
| Y5 |  (D) 1 | (R) 22 |  0 |  0 |                     0 |
| Y4 |      0 |      0 |  0 |  0 |                     - |
| Y3 |      0 |      0 |  0 |  0 |                     - |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X0Y5              | rxusrclk2_i[3]_1 |       3.882 | {0.000 1.941} | X1Y5     |         747 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+--------+----+----+-----------------------+
|    | X0       | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+--------+----+----+-----------------------+
| Y6 |      211 |      0 |  0 |  0 |                     0 |
| Y5 |  (D) 515 | (R) 22 |  0 |  0 |                     0 |
| Y4 |        0 |      0 |  0 |  0 |                     - |
| Y3 |        0 |      0 |  0 |  0 |                     - |
| Y2 |        0 |      0 |  0 |  0 |                     - |
| Y1 |        0 |      0 |  0 |  0 |                     - |
| Y0 |        0 |      0 |  0 |  0 |                     - |
+----+----------+--------+----+----+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X0Y5              | rxoutclk_o[7] |       3.882 | {0.000 1.941} | X1Y5     |          22 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |      0 |  0 |  0 |                     - |
| Y5 |  (D) 1 | (R) 22 |  0 |  0 |                     0 |
| Y4 |      0 |      0 |  0 |  0 |                     - |
| Y3 |      0 |      0 |  0 |  0 |                     - |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g18       | BUFGCE/O        | X3Y0              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X1Y4     |         497 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+------+--------+-----------------------+
|    | X0 | X1      | X2   | X3     | HORIZONTAL PROG DELAY |
+----+----+---------+------+--------+-----------------------+
| Y6 |  0 |       0 |    0 |      0 |                     - |
| Y5 |  0 |     180 |    0 |      0 |                     1 |
| Y4 |  0 | (R) 158 |    0 |      0 |                     1 |
| Y3 |  0 |       0 |  159 |      0 |                     0 |
| Y2 |  0 |       0 |    0 |      0 |                     - |
| Y1 |  0 |       0 |    0 |      0 |                     - |
| Y0 |  0 |       0 |    0 |  (D) 0 |                     - |
+----+----+---------+------+--------+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X0Y4              | txusrclk2_i[0] |       3.882 | {0.000 1.941} | X1Y4     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+--------+----+----+-----------------------+
|    | X0       | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+--------+----+----+-----------------------+
| Y6 |        0 |      0 |  0 |  0 |                     - |
| Y5 |        0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 128 | (R) 16 |  0 |  0 |                     1 |
| Y3 |      264 |      0 |  0 |  0 |                     0 |
| Y2 |        0 |      0 |  0 |  0 |                     - |
| Y1 |        0 |      0 |  0 |  0 |                     - |
| Y0 |        0 |      0 |  0 |  0 |                     - |
+----+----------+--------+----+----+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X0Y4              | txoutclk_o[0] |       3.882 | {0.000 1.941} | X1Y4     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |      0 |  0 |  0 |                     - |
| Y5 |      0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 1 | (R) 31 |  0 |  0 |                     1 |
| Y3 |      0 |     15 |  0 |  0 |                     0 |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X0Y4              | txusrclk2_i__0[1] |       3.882 | {0.000 1.941} | X1Y4     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |        0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 408 | (R) 0 |  0 |  0 |                     0 |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g22       | BUFG_GT/O       | X0Y4              | txoutclk_o[1] |       3.882 | {0.000 1.941} | X1Y4     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |      0 |  0 |  0 |                     - |
| Y5 |      0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 1 | (R) 46 |  0 |  0 |                     0 |
| Y3 |      0 |      0 |  0 |  0 |                     - |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g23       | BUFG_GT/O       | X0Y4              | txusrclk2_i[2] |       3.882 | {0.000 1.941} | X1Y4     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |        0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 408 | (R) 0 |  0 |  0 |                     0 |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g24       | BUFG_GT/O       | X0Y4              | txoutclk_o[2] |       3.882 | {0.000 1.941} | X1Y4     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+-------+----+----+-----------------------+
|    | X0      | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+-------+----+----+-----------------------+
| Y6 |       0 |     0 |  0 |  0 |                     - |
| Y5 |       0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 40 | (R) 7 |  0 |  0 |                     0 |
| Y3 |       0 |     0 |  0 |  0 |                     - |
| Y2 |       0 |     0 |  0 |  0 |                     - |
| Y1 |       0 |     0 |  0 |  0 |                     - |
| Y0 |       0 |     0 |  0 |  0 |                     - |
+----+---------+-------+----+----+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g25       | BUFG_GT/O       | X0Y4              | txusrclk2_i[3] |       3.882 | {0.000 1.941} | X1Y4     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |
+-----------+-----------------+-------------------+----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |        0 |     0 |  0 |  0 |                     - |
| Y4 |  (D) 408 | (R) 0 |  0 |  0 |                     0 |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g26       | BUFG_GT/O       | X0Y4              | txoutclk_o[3] |       3.882 | {0.000 1.941} | X1Y4     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+--------+----+----+-----------------------+
|    | X0      | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+--------+----+----+-----------------------+
| Y6 |       0 |      0 |  0 |  0 |                     - |
| Y5 |       0 |      0 |  0 |  0 |                     - |
| Y4 |  (D) 23 | (R) 24 |  0 |  0 |                     0 |
| Y3 |       0 |      0 |  0 |  0 |                     - |
| Y2 |       0 |      0 |  0 |  0 |                     - |
| Y1 |       0 |      0 |  0 |  0 |                     - |
| Y0 |       0 |      0 |  0 |  0 |                     - |
+----+---------+--------+----+----+-----------------------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g27       | BUFG_GT/O       | X0Y5              | txusrclk2_i[0]_1 |       3.882 | {0.000 1.941} | X1Y5     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 408 | (R) 0 |  0 |  0 |                     0 |
| Y4 |        0 |     0 |  0 |  0 |                     - |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g28       | BUFG_GT/O       | X0Y5              | txoutclk_o[4] |       3.882 | {0.000 1.941} | X1Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+--------+----+----+-----------------------+
|    | X0      | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+--------+----+----+-----------------------+
| Y6 |       0 |      0 |  0 |  0 |                     - |
| Y5 |  (D) 23 | (R) 24 |  0 |  0 |                     0 |
| Y4 |       0 |      0 |  0 |  0 |                     - |
| Y3 |       0 |      0 |  0 |  0 |                     - |
| Y2 |       0 |      0 |  0 |  0 |                     - |
| Y1 |       0 |      0 |  0 |  0 |                     - |
| Y0 |       0 |      0 |  0 |  0 |                     - |
+----+---------+--------+----+----+-----------------------+


38. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g29       | BUFG_GT/O       | X0Y5              | txusrclk2_i__0[1]_1 |       3.882 | {0.000 1.941} | X1Y5     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 408 | (R) 0 |  0 |  0 |                     0 |
| Y4 |        0 |     0 |  0 |  0 |                     - |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


39. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g30       | BUFG_GT/O       | X0Y5              | txoutclk_o[5] |       3.882 | {0.000 1.941} | X1Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+-------+----+----+-----------------------+
|    | X0      | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+-------+----+----+-----------------------+
| Y6 |       0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 47 | (R) 0 |  0 |  0 |                     0 |
| Y4 |       0 |     0 |  0 |  0 |                     - |
| Y3 |       0 |     0 |  0 |  0 |                     - |
| Y2 |       0 |     0 |  0 |  0 |                     - |
| Y1 |       0 |     0 |  0 |  0 |                     - |
| Y0 |       0 |     0 |  0 |  0 |                     - |
+----+---------+-------+----+----+-----------------------+


40. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g31       | BUFG_GT/O       | X0Y5              | txusrclk2_i[2]_1 |       3.882 | {0.000 1.941} | X1Y5     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+----+----+-----------------------+
|    | X0       | X1    | X2 | X3 | HORIZONTAL PROG DELAY |
+----+----------+-------+----+----+-----------------------+
| Y6 |        0 |     0 |  0 |  0 |                     - |
| Y5 |  (D) 408 | (R) 0 |  0 |  0 |                     0 |
| Y4 |        0 |     0 |  0 |  0 |                     - |
| Y3 |        0 |     0 |  0 |  0 |                     - |
| Y2 |        0 |     0 |  0 |  0 |                     - |
| Y1 |        0 |     0 |  0 |  0 |                     - |
| Y0 |        0 |     0 |  0 |  0 |                     - |
+----+----------+-------+----+----+-----------------------+


41. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g32       | BUFG_GT/O       | X0Y5              | txoutclk_o[6] |       3.882 | {0.000 1.941} | X1Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |      0 |  0 |  0 |                     - |
| Y5 |  (D) 1 | (R) 46 |  0 |  0 |                     0 |
| Y4 |      0 |      0 |  0 |  0 |                     - |
| Y3 |      0 |      0 |  0 |  0 |                     - |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


42. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock            | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                  |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
| g33       | BUFG_GT/O       | X0Y5              | txusrclk2_i[3]_1 |       3.882 | {0.000 1.941} | X1Y5     |         407 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
+-----------+-----------------+-------------------+------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+--------+----+----+-----------------------+
|    | X0      | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+--------+----+----+-----------------------+
| Y6 |     340 |      0 |  0 |  0 |                     0 |
| Y5 |  (D) 46 | (R) 22 |  0 |  0 |                     0 |
| Y4 |       0 |      0 |  0 |  0 |                     - |
| Y3 |       0 |      0 |  0 |  0 |                     - |
| Y2 |       0 |      0 |  0 |  0 |                     - |
| Y1 |       0 |      0 |  0 |  0 |                     - |
| Y0 |       0 |      0 |  0 |  0 |                     - |
+----+---------+--------+----+----+-----------------------+


43. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                 |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
| g34       | BUFG_GT/O       | X0Y5              | txoutclk_o[7] |       3.882 | {0.000 1.941} | X1Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3] |
+-----------+-----------------+-------------------+---------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+--------+----+----+-----------------------+
|    | X0     | X1     | X2 | X3 | HORIZONTAL PROG DELAY |
+----+--------+--------+----+----+-----------------------+
| Y6 |      0 |     14 |  0 |  0 |                     0 |
| Y5 |  (D) 1 | (R) 32 |  0 |  0 |                     0 |
| Y4 |      0 |      0 |  0 |  0 |                     - |
| Y3 |      0 |      0 |  0 |  0 |                     - |
| Y2 |      0 |      0 |  0 |  0 |                     - |
| Y1 |      0 |      0 |  0 |  0 |                     - |
| Y0 |      0 |      0 |  0 |  0 |                     - |
+----+--------+--------+----+----+-----------------------+


44. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g35       | BUFG_GT/O       | X0Y4              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y3     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+----+----+----+-----------------------+
|    | X0      | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+---------+----+----+----+-----------------------+
| Y6 |       0 |  0 |  0 |  0 |                     - |
| Y5 |       0 |  0 |  0 |  0 |                     - |
| Y4 |  (D) 42 |  0 |  0 |  0 |                     0 |
| Y3 |   (R) 5 |  0 |  0 |  0 |                     0 |
| Y2 |       0 |  0 |  0 |  0 |                     - |
| Y1 |       0 |  0 |  0 |  0 |                     - |
| Y0 |       0 |  0 |  0 |  0 |                     - |
+----+---------+----+----+----+-----------------------+


45. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g36       | BUFG_GT/O       | X0Y4              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y4     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+-----------------------+
|    | X0         | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+------------+----+----+----+-----------------------+
| Y6 |          0 |  0 |  0 |  0 |                     - |
| Y5 |          0 |  0 |  0 |  0 |                     - |
| Y4 | (R) (D) 47 |  0 |  0 |  0 |                     0 |
| Y3 |          0 |  0 |  0 |  0 |                     - |
| Y2 |          0 |  0 |  0 |  0 |                     - |
| Y1 |          0 |  0 |  0 |  0 |                     - |
| Y0 |          0 |  0 |  0 |  0 |                     - |
+----+------------+----+----+----+-----------------------+


46. Device Cell Placement Summary for Global Clock g37
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g37       | BUFG_GT/O       | X0Y4              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y4     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+-----------------------+
|    | X0         | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+------------+----+----+----+-----------------------+
| Y6 |          0 |  0 |  0 |  0 |                     - |
| Y5 |          0 |  0 |  0 |  0 |                     - |
| Y4 | (R) (D) 47 |  0 |  0 |  0 |                     0 |
| Y3 |          0 |  0 |  0 |  0 |                     - |
| Y2 |          0 |  0 |  0 |  0 |                     - |
| Y1 |          0 |  0 |  0 |  0 |                     - |
| Y0 |          0 |  0 |  0 |  0 |                     - |
+----+------------+----+----+----+-----------------------+


47. Device Cell Placement Summary for Global Clock g38
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g38       | BUFG_GT/O       | X0Y4              | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y4     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+-----------------------+
|    | X0         | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+------------+----+----+----+-----------------------+
| Y6 |          0 |  0 |  0 |  0 |                     - |
| Y5 |          0 |  0 |  0 |  0 |                     - |
| Y4 | (R) (D) 47 |  0 |  0 |  0 |                     0 |
| Y3 |          0 |  0 |  0 |  0 |                     - |
| Y2 |          0 |  0 |  0 |  0 |                     - |
| Y1 |          0 |  0 |  0 |  0 |                     - |
| Y0 |          0 |  0 |  0 |  0 |                     - |
+----+------------+----+----+----+-----------------------+


48. Device Cell Placement Summary for Global Clock g39
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g39       | BUFG_GT/O       | X0Y5              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+-----------------------+
|    | X0         | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+------------+----+----+----+-----------------------+
| Y6 |          0 |  0 |  0 |  0 |                     - |
| Y5 | (R) (D) 47 |  0 |  0 |  0 |                     0 |
| Y4 |          0 |  0 |  0 |  0 |                     - |
| Y3 |          0 |  0 |  0 |  0 |                     - |
| Y2 |          0 |  0 |  0 |  0 |                     - |
| Y1 |          0 |  0 |  0 |  0 |                     - |
| Y0 |          0 |  0 |  0 |  0 |                     - |
+----+------------+----+----+----+-----------------------+


49. Device Cell Placement Summary for Global Clock g40
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g40       | BUFG_GT/O       | X0Y5              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+-----------------------+
|    | X0         | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+------------+----+----+----+-----------------------+
| Y6 |          0 |  0 |  0 |  0 |                     - |
| Y5 | (R) (D) 47 |  0 |  0 |  0 |                     0 |
| Y4 |          0 |  0 |  0 |  0 |                     - |
| Y3 |          0 |  0 |  0 |  0 |                     - |
| Y2 |          0 |  0 |  0 |  0 |                     - |
| Y1 |          0 |  0 |  0 |  0 |                     - |
| Y0 |          0 |  0 |  0 |  0 |                     - |
+----+------------+----+----+----+-----------------------+


50. Device Cell Placement Summary for Global Clock g41
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g41       | BUFG_GT/O       | X0Y5              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+-----------------------+
|    | X0         | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+------------+----+----+----+-----------------------+
| Y6 |          0 |  0 |  0 |  0 |                     - |
| Y5 | (R) (D) 47 |  0 |  0 |  0 |                     0 |
| Y4 |          0 |  0 |  0 |  0 |                     - |
| Y3 |          0 |  0 |  0 |  0 |                     - |
| Y2 |          0 |  0 |  0 |  0 |                     - |
| Y1 |          0 |  0 |  0 |  0 |                     - |
| Y0 |          0 |  0 |  0 |  0 |                     - |
+----+------------+----+----+----+-----------------------+


51. Device Cell Placement Summary for Global Clock g42
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                        |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
| g42       | BUFG_GT/O       | X0Y5              | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK |       4.000 | {0.000 2.000} | X0Y5     |          46 |        0 |              0 |        1 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk_o |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+----+----+----+-----------------------+
|    | X0         | X1 | X2 | X3 | HORIZONTAL PROG DELAY |
+----+------------+----+----+----+-----------------------+
| Y6 |          0 |  0 |  0 |  0 |                     - |
| Y5 | (R) (D) 47 |  0 |  0 |  0 |                     0 |
| Y4 |          0 |  0 |  0 |  0 |                     - |
| Y3 |          0 |  0 |  0 |  0 |                     - |
| Y2 |          0 |  0 |  0 |  0 |                     - |
| Y1 |          0 |  0 |  0 |  0 |                     - |
| Y0 |          0 |  0 |  0 |  0 |                     - |
+----+------------+----+----+----+-----------------------+


52. Device Cell Placement Summary for Global Clock g43
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                    |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------+
| g43       | BUFGCE/O        | X3Y3              | clk_out1_clk_wiz_0 |      10.000 | {0.000 5.000} | X3Y1     |           0 |        2 |              1 |        0 | sys_clk0/inst/clk_out1 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2 | X3     | HORIZONTAL PROG DELAY |
+----+----+----+----+--------+-----------------------+
| Y6 |  0 |  0 |  0 |      0 |                     - |
| Y5 |  0 |  0 |  0 |      0 |                     - |
| Y4 |  0 |  0 |  0 |      0 |                     - |
| Y3 |  0 |  0 |  0 |  (D) 1 |                     0 |
| Y2 |  0 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  0 |  (R) 0 |                     - |
| Y0 |  0 |  0 |  0 |      2 |                     0 |
+----+----+----+----+--------+-----------------------+


53. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
| g18+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
| g43       | 11    | BUFGCE/O        | None       |           0 |               2 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | sys_clk0/inst/clk_out1                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
| g1        | 17    | BUFG_PS/O       | None       |         159 |               0 | 146 |          13 |    0 |   0 |  0 |    0 |   0 |       0 | system/zynq_ultra_ps_e_0/U0/pl_clk0    |
| g18+      | 0     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------+
| g1+       | 17    | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | system/zynq_ultra_ps_e_0/U0/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
| g1        | 17    | BUFG_PS/O       | None       |         837 |               0 | 713 |         124 |    0 |   0 |  0 |    0 |   0 |       0 | system/zynq_ultra_ps_e_0/U0/pl_clk0    |
| g18+      | 0     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


57. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------+
| g1+       | 17    | BUFG_PS/O       | None       |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | system/zynq_ultra_ps_e_0/U0/pl_clk0 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+-------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |         235 |               0 | 235 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g19       | 10    | BUFG_GT/O       | PBlock     |         264 |               0 | 264 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g35       | 17    | BUFG_GT/O       | PBlock     |           5 |               0 |   5 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |          57 |               0 | 57 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g18+      | 0     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g19+      | 10    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g20       | 5     | BUFG_GT/O       | PBlock     |          15 |               0 | 15 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| g0+       | 1     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1] |
| g1+       | 17    | BUFG_PS/O       | None       |           0 |               0 |   0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | system/zynq_ultra_ps_e_0/U0/pl_clk0            |
| g18       | 0     | BUFGCE/O        | None       |         159 |               0 | 159 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
| g0+       | 1     | BUFGCE/O        | None       |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1] |
| g1        | 17    | BUFG_PS/O       | None       |           0 |               1 |  0 |           0 |    0 |   0 |  0 |    0 |   1 |       0 | system/zynq_ultra_ps_e_0/U0/pl_clk0            |
| g43       | 11    | BUFGCE/O        | None       |           0 |               1 |  0 |           0 |    0 |   0 |  0 |    1 |   0 |       0 | sys_clk0/inst/clk_out1                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |        9216 |               0 | 9205 |           0 |    6 |   0 |  4 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g2        | 12    | BUFG_GT/O       | PBlock     |         726 |               0 |  683 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g4        | 21    | BUFG_GT/O       | PBlock     |         726 |               0 |  683 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g6        | 3     | BUFG_GT/O       | PBlock     |         748 |               0 |  705 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g8        | 8     | BUFG_GT/O       | PBlock     |         748 |               0 |  705 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g19       | 10    | BUFG_GT/O       | PBlock     |         128 |               0 |  127 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g21       | 9     | BUFG_GT/O       | PBlock     |         408 |               0 |  407 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g23       | 18    | BUFG_GT/O       | PBlock     |         408 |               0 |  407 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g25       | 20    | BUFG_GT/O       | PBlock     |         408 |               0 |  407 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g35       | 17    | BUFG_GT/O       | PBlock     |          42 |               0 |   38 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o           |
| g36       | 6     | BUFG_GT/O       | PBlock     |          47 |               0 |   43 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o           |
| g37       | 23    | BUFG_GT/O       | PBlock     |          47 |               0 |   43 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o           |
| g38       | 15    | BUFG_GT/O       | PBlock     |          47 |               0 |   43 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o           |
| g20       | 5     | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g22       | 11    | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g24       | 16    | BUFG_GT/O       | PBlock     |          40 |               0 |   39 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g26       | 19    | BUFG_GT/O       | PBlock     |          23 |               0 |   22 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g3        | 13    | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g5        | 22    | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g7        | 2     | BUFG_GT/O       | PBlock     |          23 |               0 |   22 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g9        | 4     | BUFG_GT/O       | PBlock     |          23 |               0 |   22 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3]  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |        3196 |               0 | 3072 |         110 |   14 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g2        | 12    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g4        | 21    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g6+       | 3     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g8+       | 8     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g18       | 0     | BUFGCE/O        | None       |         158 |               0 |  158 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g19       | 10    | BUFG_GT/O       | PBlock     |          16 |               0 |   16 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g21+      | 9     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g23+      | 18    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g25+      | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g20       | 5     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g22       | 11    | BUFG_GT/O       | PBlock     |          46 |               0 |   46 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g24       | 16    | BUFG_GT/O       | PBlock     |           7 |               0 |    7 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g26       | 19    | BUFG_GT/O       | PBlock     |          24 |               0 |   24 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g3        | 13    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g5        | 22    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g7+       | 2     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g9+       | 4     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3]  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |        9113 |               0 | 9099 |           0 |    9 |   0 |  4 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g10       | 18    | BUFG_GT/O       | PBlock     |         748 |               0 |  705 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g12       | 16    | BUFG_GT/O       | PBlock     |         748 |               0 |  705 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g14       | 14    | BUFG_GT/O       | PBlock     |         726 |               0 |  683 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g16       | 12    | BUFG_GT/O       | PBlock     |         515 |               0 |  472 |          40 |    0 |   2 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g27       | 10    | BUFG_GT/O       | PBlock     |         408 |               0 |  407 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g29       | 8     | BUFG_GT/O       | PBlock     |         408 |               0 |  407 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g31       | 6     | BUFG_GT/O       | PBlock     |         408 |               0 |  407 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g33       | 4     | BUFG_GT/O       | PBlock     |          46 |               0 |   45 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g39       | 23    | BUFG_GT/O       | PBlock     |          47 |               0 |   43 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk_o           |
| g40       | 22    | BUFG_GT/O       | PBlock     |          47 |               0 |   43 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk_o           |
| g41       | 21    | BUFG_GT/O       | PBlock     |          47 |               0 |   43 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk_o           |
| g42       | 20    | BUFG_GT/O       | PBlock     |          47 |               0 |   43 |           3 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk_o           |
| g28       | 11    | BUFG_GT/O       | PBlock     |          23 |               0 |   22 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g30       | 9     | BUFG_GT/O       | PBlock     |          47 |               0 |   46 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g32       | 7     | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g34       | 5     | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g11       | 19    | BUFG_GT/O       | PBlock     |          23 |               0 |   22 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g13       | 17    | BUFG_GT/O       | PBlock     |          23 |               0 |   22 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g15       | 15    | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g17       | 13    | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |           0 |    0 |   0 |  1 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |        3414 |               0 | 3290 |         113 |   11 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g10+      | 18    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |
| g12+      | 16    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |
| g14       | 14    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |
| g16       | 12    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g18       | 0     | BUFGCE/O        | None       |         180 |               0 |  177 |           3 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                               |
| g27+      | 10    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |
| g29+      | 8     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |
| g31+      | 6     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |
| g33       | 4     | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g28       | 11    | BUFG_GT/O       | PBlock     |          24 |               0 |   24 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |
| g30+      | 9     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1]  |
| g32       | 7     | BUFG_GT/O       | PBlock     |          46 |               0 |   46 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |
| g34       | 5     | BUFG_GT/O       | PBlock     |          32 |               0 |   32 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |
| g11+      | 19    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |
| g13+      | 17    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1]  |
| g15       | 15    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |
| g17       | 13    | BUFG_GT/O       | PBlock     |          22 |               0 |   22 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


66. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |          63 |               0 |  63 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g16       | 12    | BUFG_GT/O       | PBlock     |         211 |               0 | 211 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g33       | 4     | BUFG_GT/O       | PBlock     |         340 |               0 | 340 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
| g0        | 1     | BUFGCE/O        | None       |          23 |               0 | 23 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/sl_iport0_o[1]                       |
| g16+      | 12    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |
| g33+      | 4     | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |
| g34       | 5     | BUFG_GT/O       | PBlock     |          14 |               0 | 14 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | u_ibert_gth_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+----------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


