{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check.v@77:87@HdlIdDef", "reg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_check.v@79:89", "reg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@72:82", "reg shift_reset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@73:83", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@76:86", "reg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@78:88", "reg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@74:84", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@81:91", "reg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"]], "Diff Content": {"Delete": [[82, "reg input_axis_tvalid_d1 = 0;\n"]], "Add": []}}