var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[47.9378, 28.5892, 21.6961, 43.6417, 68.5771], "total":[210486, 370743, 1184, 1041, 1689], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1720, 2581, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 4 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:66 (_ALoader_channel)", "type":"resource", "data":[15, 1544, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 1 deep."}, {"type":"brief", "text":"512b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:71 (_AFeeder_channel)", "type":"resource", "data":[15, 6152, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":71}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 1 deep."}, {"type":"brief", "text":"2048b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:72 (_BLoader_channel)", "type":"resource", "data":[15, 1544, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":72}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 1 deep."}, {"type":"brief", "text":"512b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:77 (_BFeeder_channel)", "type":"resource", "data":[15, 6152, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":77}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 1 deep."}, {"type":"brief", "text":"2048b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:78 (_Out_channel)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:79 (_ALoader_T_channel)", "type":"resource", "data":[15, 1544, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":79}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 1 deep."}, {"type":"brief", "text":"512b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:84 (_AFeeder_T_channel)", "type":"resource", "data":[15, 6152, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":84}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 1 deep."}, {"type":"brief", "text":"2048b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:85 (_BLoader_T_channel)", "type":"resource", "data":[15, 1544, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 1 deep."}, {"type":"brief", "text":"512b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:90 (_BFeeder_T_channel)", "type":"resource", "data":[15, 6152, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":90}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 1 deep."}, {"type":"brief", "text":"2048b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:91 (_Out_T_channel)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:92 (_E_channel)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":92}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder_1", "compute_units":1, "type":"function", "total_percent":[1.71051, 1.06414, 0.740461, 3.83339, 0], "total_kernel_resources":[5692, 12653, 104, 0, 170], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:165)\\n - \'_877\' (a.cl:292)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":165}], [{"filename":"a.cl", "line":292}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:162)\\n - \'_AFeeder_in_v_temp\' (a.cl:164)\\n - \'_806\' (a.cl:211)", "type":"resource", "data":[163, 771, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":162}], [{"filename":"a.cl", "line":164}], [{"filename":"a.cl", "line":211}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:161)", "type":"resource", "data":[1026, 4514, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":161}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:166 (_AFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_AFeeder_1.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:166", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":166}]]}, {"name":"a.cl:177", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":177}]]}]}]}, {"name":"kernel_AFeeder_1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[386, 3926, 0, 0, 64], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[386, 3926, 0, 0, 64]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:164", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]]}, {"name":"a.cl:165", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":165}]]}, {"name":"a.cl:287", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":287}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"a.cl:164", "type":"resource", "data":[434, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":164}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[434, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:183", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":183}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:186", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":186}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:223", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":223}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:230", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":230}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:234", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":234}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:252", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":252}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"166"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:259", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":259}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:275", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":275}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"166"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:284", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[1359, 578, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":287}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1356, 576, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:292", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_AFeeder_T_1", "compute_units":1, "type":"function", "total_percent":[1.74149, 1.03488, 0.791023, 3.83339, 0], "total_kernel_resources":[5802, 13517, 104, 0, 152], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_cycle_temp\' (a.cl:814)\\n - \'_1236\' (a.cl:940)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":814}], [{"filename":"a.cl", "line":940}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_value_shreg\' (a.cl:811)\\n - \'_AFeeder_T_in_v_temp\' (a.cl:813)\\n - \'_1166\' (a.cl:860)", "type":"resource", "data":[163, 771, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":811}], [{"filename":"a.cl", "line":813}], [{"filename":"a.cl", "line":860}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_AFeeder_T_channel_array\' (a.cl:810)", "type":"resource", "data":[1026, 4514, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":810}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:815 (_AFeeder_T_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":815}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_AFeeder_T_1.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:815", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":815}]]}, {"name":"a.cl:826", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":826}]]}]}]}, {"name":"kernel_AFeeder_T_1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[496, 4790, 0, 0, 46], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[496, 4790, 0, 0, 46]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:813", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":813}]]}, {"name":"a.cl:814", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":814}]]}, {"name":"a.cl:935", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":935}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"a.cl:813", "type":"resource", "data":[434, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":813}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[434, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:832", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":832}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:835", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":835}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:872", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":872}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:879", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":879}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:883", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":883}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:901", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":901}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"815"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:908", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":908}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:923", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":923}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"815"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:932", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":932}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:935", "type":"resource", "data":[1365, 610, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":935}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1362, 608, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:940", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":940}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader_1", "compute_units":1, "type":"function", "total_percent":[1.02667, 0.679424, 0.413272, 0.626613, 0.131752], "total_kernel_resources":[4245, 7062, 17, 1.5, 78], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"113"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:103)\\n - \'_ALoader_s0_j\' (a.cl:107)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}], [{"filename":"a.cl", "line":107}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:103)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:107)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:110)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_ALoader_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:101", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":101}]]}, {"name":"a.cl:103", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:110", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:103", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:110", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:153", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":153}]]}]}]}, {"name":"kernel_ALoader_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 234, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 234, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:103", "type":"resource", "data":[16.6667, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:106", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:103", "type":"resource", "data":[274, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[200, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:110", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:134", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":134}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 137, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[72, 173, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:103", "type":"resource", "data":[14.1333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:106", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:107", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}, {"name":"a.cl:110", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]]}, {"name":"a.cl:134", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:107", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:119", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 240, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 240, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 146, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:103", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:106", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:107", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}, {"name":"a.cl:110", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]]}, {"name":"a.cl:119", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}]]}, {"name":"a.cl:134", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:110", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:120", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":120}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:121", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":121}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:124", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[83, 339, 2, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[83, 339, 2, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[172, 353, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:103", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":103}]]}, {"name":"a.cl:106", "type":"resource", "data":[18, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:107", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]]}, {"name":"a.cl:110", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]]}, {"name":"a.cl:113", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]]}, {"name":"a.cl:115", "type":"resource", "data":[16, 46, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":115}]]}, {"name":"a.cl:117", "type":"resource", "data":[16, 43, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":117}]]}, {"name":"a.cl:119", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":119}]]}, {"name":"a.cl:124", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]]}, {"name":"a.cl:134", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:110", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":110}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:113", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":113}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:115", "type":"resource", "data":[92, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":115}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":4, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:117", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":117}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:124", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":124}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:132", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":132}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:133", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:134", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:135", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":135}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:144", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":144}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader_T_1", "compute_units":1, "type":"function", "total_percent":[1.00029, 0.647706, 0.413565, 0.626613, 0.131752], "total_kernel_resources":[4294, 7067, 17, 1.5, 62], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"762"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_T_s0_j\' (a.cl:752)\\n - \'_ALoader_T_s0_i\' (a.cl:756)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}], [{"filename":"a.cl", "line":756}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_T_s0_i\' (a.cl:756)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":756}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_T_s0_j\' (a.cl:752)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_T_s0_k\' (a.cl:759)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_ALoader_T_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:750", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":750}]]}, {"name":"a.cl:752", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}, {"name":"a.cl:759", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:752", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:759", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:802", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":802}]]}]}]}, {"name":"kernel_ALoader_T_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 172, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 172, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:752", "type":"resource", "data":[33.6667, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}, {"name":"a.cl:755", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:752", "type":"resource", "data":[158, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:755", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:756", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":756}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:759", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T_1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[66, 317, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[66, 317, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[57, 103, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:752", "type":"resource", "data":[6.13333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}, {"name":"a.cl:755", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}, {"name":"a.cl:756", "type":"resource", "data":[23.8, 52, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":756}]]}, {"name":"a.cl:759", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:752", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:756", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":756}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:768", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":768}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:783", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":783}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 175, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 175, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[73, 109, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:752", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}, {"name":"a.cl:755", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}, {"name":"a.cl:756", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":756}]]}, {"name":"a.cl:759", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]]}, {"name":"a.cl:768", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":768}]]}, {"name":"a.cl:783", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":783}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:759", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:769", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":769}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:770", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":770}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:773", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":773}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_T_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[79, 306, 2, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[79, 306, 2, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[164, 316, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:752", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":752}]]}, {"name":"a.cl:755", "type":"resource", "data":[18, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":755}]]}, {"name":"a.cl:756", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":756}]]}, {"name":"a.cl:759", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]]}, {"name":"a.cl:762", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":762}]]}, {"name":"a.cl:764", "type":"resource", "data":[16, 46, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":764}]]}, {"name":"a.cl:766", "type":"resource", "data":[16, 43, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":766}]]}, {"name":"a.cl:768", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":768}]]}, {"name":"a.cl:773", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":773}]]}, {"name":"a.cl:783", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":783}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:759", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":759}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:762", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":762}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:764", "type":"resource", "data":[92, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":764}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":4, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:766", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":766}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:773", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":773}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:781", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":781}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:782", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":782}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:783", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":783}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:784", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":784}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:793", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":793}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder_1", "compute_units":1, "type":"function", "total_percent":[1.74952, 1.03944, 0.794827, 3.83339, 0], "total_kernel_resources":[5841, 13582, 104, 0, 152], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:368)\\n - \'_1003\' (a.cl:494)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":368}], [{"filename":"a.cl", "line":494}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:365)\\n - \'_BFeeder_in_v_temp\' (a.cl:367)\\n - \'_933\' (a.cl:414)", "type":"resource", "data":[197, 901, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":365}], [{"filename":"a.cl", "line":367}], [{"filename":"a.cl", "line":414}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:364)", "type":"resource", "data":[1009, 4449, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":364}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:369 (_BFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":369}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_BFeeder_1.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:369", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":369}]]}, {"name":"a.cl:380", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":380}]]}]}]}, {"name":"kernel_BFeeder_1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[512, 4758, 0, 0, 46], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[512, 4758, 0, 0, 46]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:367", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":367}]]}, {"name":"a.cl:368", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":368}]]}, {"name":"a.cl:489", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"a.cl:367", "type":"resource", "data":[446, 160, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":367}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[446, 160, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:386", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":386}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:389", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":389}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:426", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":426}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:433", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":433}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:437", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":437}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:455", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":455}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"369"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:462", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":462}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:477", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":477}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"369"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:486", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":486}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:489", "type":"resource", "data":[1359, 578, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":489}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1356, 576, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:494", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":494}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder_T_1", "compute_units":1, "type":"function", "total_percent":[1.74307, 1.03675, 0.791023, 3.83339, 0], "total_kernel_resources":[5818, 13517, 104, 0, 152], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_cycle_temp\' (a.cl:1016)\\n - \'_1368\' (a.cl:1143)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1016}], [{"filename":"a.cl", "line":1143}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_value_shreg\' (a.cl:1013)\\n - \'_BFeeder_T_in_v_temp\' (a.cl:1015)\\n - \'_1297\' (a.cl:1062)", "type":"resource", "data":[180, 836, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1013}], [{"filename":"a.cl", "line":1015}], [{"filename":"a.cl", "line":1062}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BFeeder_T_channel_array\' (a.cl:1012)", "type":"resource", "data":[1009, 4449, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1012}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:1017 (_BFeeder_T_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":1017}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n262144B requested,\\n262144B implemented."}]}, {"name":"kernel_BFeeder_T_1.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1017", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1017}]]}, {"name":"a.cl:1028", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1028}]]}]}]}, {"name":"kernel_BFeeder_T_1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[512, 4790, 0, 0, 46], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[512, 4790, 0, 0, 46]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1015", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1015}]]}, {"name":"a.cl:1016", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1016}]]}, {"name":"a.cl:1138", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1138}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[506, 480, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[506, 480, 0, 0, 0]}]}, {"name":"a.cl:1015", "type":"resource", "data":[440, 128, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1015}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[440, 128, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1034", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1034}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1037", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1037}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1074", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1074}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1081", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1081}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1085", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1085}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1103", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1103}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"1017"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:1110", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1110}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1126", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1126}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"1017"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:1135", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1135}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1138", "type":"resource", "data":[1359, 578, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1138}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1356, 576, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1143", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1143}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader_1", "compute_units":1, "type":"function", "total_percent":[0.997363, 0.647823, 0.410815, 0.626613, 0.131752], "total_kernel_resources":[4295, 7020, 17, 1.5, 62], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"316"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:306)\\n - \'_BLoader_s0_j\' (a.cl:310)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}], [{"filename":"a.cl", "line":310}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:306)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:310)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:313)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_BLoader_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:304", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":304}]]}, {"name":"a.cl:306", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]]}, {"name":"a.cl:313", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:306", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:313", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:356", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":356}]]}]}]}, {"name":"kernel_BLoader_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 172, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 172, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:306", "type":"resource", "data":[33.6667, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]]}, {"name":"a.cl:309", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:306", "type":"resource", "data":[158, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[200, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:313", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[68, 285, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[68, 285, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[56, 100, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:306", "type":"resource", "data":[6.13333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]]}, {"name":"a.cl:309", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}, {"name":"a.cl:310", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]]}, {"name":"a.cl:313", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:306", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:322", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":322}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:337", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":337}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 175, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 175, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[73, 109, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:306", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]]}, {"name":"a.cl:309", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}, {"name":"a.cl:310", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]]}, {"name":"a.cl:313", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]]}, {"name":"a.cl:322", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":322}]]}, {"name":"a.cl:337", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:313", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:323", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":323}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:324", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":324}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:327", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":327}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[83, 306, 2, 0, 10], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[83, 306, 2, 0, 10]}]}, {"name":"Feedback", "type":"resource", "data":[160, 304, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:306", "type":"resource", "data":[5.33333, 24, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":306}]]}, {"name":"a.cl:309", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}, {"name":"a.cl:310", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]]}, {"name":"a.cl:313", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]]}, {"name":"a.cl:316", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]]}, {"name":"a.cl:318", "type":"resource", "data":[16, 46, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]]}, {"name":"a.cl:320", "type":"resource", "data":[16, 43, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":320}]]}, {"name":"a.cl:322", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":322}]]}, {"name":"a.cl:327", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":327}]]}, {"name":"a.cl:337", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:313", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":313}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":316}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[92, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":318}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":4, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:320", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":320}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:327", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":327}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:335", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":335}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:336", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:337", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:338", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":338}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:347", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":347}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader_T_1", "compute_units":1, "type":"function", "total_percent":[1.02667, 0.679424, 0.413272, 0.626613, 0.131752], "total_kernel_resources":[4245, 7062, 17, 1.5, 78], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"964"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_T_s0_j\' (a.cl:954)\\n - \'_BLoader_T_s0_i\' (a.cl:958)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}], [{"filename":"a.cl", "line":958}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_T_s0_i\' (a.cl:958)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":958}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_T_s0_j\' (a.cl:954)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_T_s0_k\' (a.cl:961)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_BLoader_T_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[24, 162, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 95, 0, 0, 0]}, {"name":"a.cl:952", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":952}]]}, {"name":"a.cl:954", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]]}, {"name":"a.cl:961", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:954", "type":"resource", "data":[119, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:961", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1004", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1004}]]}]}]}, {"name":"kernel_BLoader_T_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 234, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 234, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:954", "type":"resource", "data":[16.6667, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]]}, {"name":"a.cl:957", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:954", "type":"resource", "data":[274, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:957", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:958", "type":"resource", "data":[200, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":958}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:961", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:985", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":985}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T_1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 137, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 137, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[72, 173, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:954", "type":"resource", "data":[14.1333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]]}, {"name":"a.cl:957", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]]}, {"name":"a.cl:958", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":958}]]}, {"name":"a.cl:961", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]]}, {"name":"a.cl:985", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":985}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:958", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":958}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:970", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":970}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 240, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 240, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[81, 146, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:954", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]]}, {"name":"a.cl:957", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]]}, {"name":"a.cl:958", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":958}]]}, {"name":"a.cl:961", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]]}, {"name":"a.cl:970", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":970}]]}, {"name":"a.cl:985", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":985}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:961", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:971", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":971}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:972", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":972}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:975", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":975}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_T_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[83, 339, 2, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[83, 339, 2, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[172, 353, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:954", "type":"resource", "data":[13.3333, 61, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":954}]]}, {"name":"a.cl:957", "type":"resource", "data":[18, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":957}]]}, {"name":"a.cl:958", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":958}]]}, {"name":"a.cl:961", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]]}, {"name":"a.cl:964", "type":"resource", "data":[40, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":964}]]}, {"name":"a.cl:966", "type":"resource", "data":[16, 46, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":966}]]}, {"name":"a.cl:968", "type":"resource", "data":[16, 43, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":968}]]}, {"name":"a.cl:970", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":970}]]}, {"name":"a.cl:975", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":975}]]}, {"name":"a.cl:985", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":985}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:961", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":961}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:964", "type":"resource", "data":[75.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":964}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:966", "type":"resource", "data":[92, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":966}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":4, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:968", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":968}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:975", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":975}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:983", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":983}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:984", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":984}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:985", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":985}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:986", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":986}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:995", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":995}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_E_1", "compute_units":1, "type":"function", "total_percent":[0.46188, 0.320342, 0.174684, 0, 0.527009], "total_kernel_resources":[2137, 2985, 0, 8, 30], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_E_s0_i\' (a.cl:1398)\\n - \'_E_s0_j\' (a.cl:1402)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}], [{"filename":"a.cl", "line":1402}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_E_s0_i\' (a.cl:1398)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_E_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"a.cl:1398", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1398", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_E_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1421", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1421}]]}]}]}, {"name":"kernel_E_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 36, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 36, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:1398", "type":"resource", "data":[23.6667, 79, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:1398", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1402", "type":"resource", "data":[168, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1402}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_E_1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 38, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 38, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[31, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.2, 0, 0, 0, 0]}, {"name":"a.cl:1398", "type":"resource", "data":[8.4, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}]]}, {"name":"a.cl:1402", "type":"resource", "data":[22.4, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1402}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1402", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1402}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_E_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[21, 69, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 69, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[71, 61, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1398", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1398}]]}, {"name":"a.cl:1402", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1402}]]}, {"name":"a.cl:1405", "type":"resource", "data":[31, 26, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1405}]]}, {"name":"a.cl:1407", "type":"resource", "data":[8, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1407}]]}, {"name":"a.cl:1409", "type":"resource", "data":[8, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1409}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1402", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1402}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1405", "type":"resource", "data":[13.5, 1.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1405}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2.5, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1407", "type":"resource", "data":[18, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1407}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":4, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1409", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1409}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":2, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1411", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1411}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1412", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1412}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1413", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"a.cl", "line":1413}]], "children":[{"name":"Hardened Floating-point Add", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"a.cl:1414", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1414}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out_1", "compute_units":1, "type":"function", "total_percent":[4.2633, 2.4059, 2.03412, 4.42315, 33.7945], "total_kernel_resources":[13696, 34759, 120, 513.5, 343], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_1021\' (a.cl:568)\\n - \'_1026\' (a.cl:580)\\n - \'_1028\' (a.cl:583)\\n - \'_AFeeder_channel_array\' (a.cl:505)", "type":"resource", "data":[550, 2694, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}], [{"filename":"a.cl", "line":568}], [{"filename":"a.cl", "line":580}], [{"filename":"a.cl", "line":583}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_1030\' (a.cl:587)\\n - \'_1035\' (a.cl:599)\\n - \'_1037\' (a.cl:602)\\n - \'_BFeeder_channel_array\' (a.cl:504)", "type":"resource", "data":[448, 2304, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}], [{"filename":"a.cl", "line":587}], [{"filename":"a.cl", "line":599}], [{"filename":"a.cl", "line":602}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_1046\' (a.cl:618)\\n - \'_Z_shreg\' (a.cl:507)", "type":"resource", "data":[112, 240, 64, 0, 0], "debug":[[{"filename":"a.cl", "line":507}], [{"filename":"a.cl", "line":618}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"16 registers of width 11 and depth 1"}, {"type":"text", "text":"16 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)\\n - \'_1072\' (a.cl:666)\\n - \'_1074\' (a.cl:668)\\n - \'_1075\' (a.cl:669)\\n - \'_1082\' (a.cl:676)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}], [{"filename":"a.cl", "line":666}], [{"filename":"a.cl", "line":668}], [{"filename":"a.cl", "line":669}], [{"filename":"a.cl", "line":676}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:516)\\n - \'_1094\' (a.cl:701)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}], [{"filename":"a.cl", "line":701}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:515)\\n - \'_1110\' (a.cl:736)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}], [{"filename":"a.cl", "line":736}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j\' (a.cl:523)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":523}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:526)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:515)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:508)", "type":"resource", "data":[84, 180, 48, 0, 0], "debug":[[{"filename":"a.cl", "line":508}]], "details":[{"type":"text", "text":"Type: Shift Register (24 or fewer tap points)"}, {"type":"text", "text":"12 registers of width 11 and depth 1"}, {"type":"text", "text":"12 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth"}]}, {"name":"kernel_Out_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 263, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 132, 0, 0, 0]}, {"name":"a.cl:521", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":521}]]}, {"name":"a.cl:523", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":523}]]}, {"name":"a.cl:653", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":653}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:521", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":521}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:523", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":523}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":653}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:741", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":741}]]}]}]}, {"name":"kernel_Out_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:504", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]]}, {"name":"a.cl:523", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":523}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:504", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:523", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":523}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:526", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.4, 0, 0, 0, 0]}, {"name":"a.cl:504", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]]}, {"name":"a.cl:515", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]]}, {"name":"a.cl:523", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":523}]]}, {"name":"a.cl:526", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]]}, {"name":"a.cl:555", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":555}]]}, {"name":"a.cl:587", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":587}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[10.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":2, "data":[10.8, 0, 0, 0, 0]}]}, {"name":"a.cl:504", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:526", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:528", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:555", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":555}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:587", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":587}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:654", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":654}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3264, 23774, 1, 0, 315], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3264, 23774, 1, 0, 315]}]}, {"name":"Feedback", "type":"resource", "data":[1188, 1103, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[408.4, 225.4, 0, 0, 0]}, {"name":"a.cl:504", "type":"resource", "data":[77, 76.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]]}, {"name":"a.cl:505", "type":"resource", "data":[102.4, 102.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]]}, {"name":"a.cl:507", "type":"resource", "data":[104, 52, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":507}]]}, {"name":"a.cl:508", "type":"resource", "data":[86, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":508}]]}, {"name":"a.cl:515", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":515}]]}, {"name":"a.cl:516", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":516}]]}, {"name":"a.cl:523", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":523}]]}, {"name":"a.cl:526", "type":"resource", "data":[56, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]]}, {"name":"a.cl:528", "type":"resource", "data":[32, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]]}, {"name":"a.cl:555", "type":"resource", "data":[13, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":555}]]}, {"name":"a.cl:558", "type":"resource", "data":[6.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":558}]]}, {"name":"a.cl:568", "type":"resource", "data":[6.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":568}]]}, {"name":"a.cl:587", "type":"resource", "data":[13, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":587}]]}, {"name":"a.cl:638", "type":"resource", "data":[108, 56, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":638}]]}, {"name":"a.cl:654", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":654}]]}, {"name":"a.cl:656", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":656}]]}, {"name":"a.cl:730", "type":"resource", "data":[78, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":730}]]}, {"name":"a.cl:736", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 7, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2874, 1120, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":56, "data":[154, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":256, "data":[2706, 1120, 0, 0, 0]}]}, {"name":"a.cl:504", "type":"resource", "data":[554.667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":504}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[554.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:505", "type":"resource", "data":[711.333, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":505}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[711.333, 96, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:507", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":507}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:508", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":508}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:526", "type":"resource", "data":[3, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":526}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[3, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:528", "type":"resource", "data":[58.5, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":528}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[2.5, 0.333333, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:552", "type":"resource", "data":[36.6667, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":552}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:555", "type":"resource", "data":[139.667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":555}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:558", "type":"resource", "data":[70.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":558}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[69.3333, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:568", "type":"resource", "data":[69.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":568}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[69.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:587", "type":"resource", "data":[138.667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":587}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[138.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:610", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":610}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:630", "type":"resource", "data":[0, 0, 0, 341.333, 0], "debug":[[{"filename":"a.cl", "line":630}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":128, "data":[0, 0, 0, 341.333, 0]}], "replace_name":"true"}, {"name":"a.cl:631", "type":"resource", "data":[0, 0, 0, 170.667, 0], "debug":[[{"filename":"a.cl", "line":631}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 0, 0, 170.667, 0]}], "replace_name":"true"}, {"name":"a.cl:638", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":638}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:650", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":650}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:655", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":655}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:656", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":656}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:678", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":678}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:680", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":680}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:681", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":681}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:702", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":702}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:703", "type":"resource", "data":[35.8333, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":703}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:707", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":707}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:730", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":730}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:736", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out_T_1", "compute_units":1, "type":"function", "total_percent":[4.28679, 2.40941, 2.05279, 4.42315, 33.7945], "total_kernel_resources":[13806, 35078, 120, 513.5, 339], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_channel_array\' (a.cl:1154)\\n - \'_1386\' (a.cl:1218)\\n - \'_1391\' (a.cl:1230)\\n - \'_1393\' (a.cl:1233)", "type":"resource", "data":[465, 2369, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1154}], [{"filename":"a.cl", "line":1218}], [{"filename":"a.cl", "line":1230}], [{"filename":"a.cl", "line":1233}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_channel_array\' (a.cl:1153)\\n - \'_1395\' (a.cl:1237)\\n - \'_1400\' (a.cl:1249)\\n - \'_1402\' (a.cl:1252)", "type":"resource", "data":[499, 2499, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}], [{"filename":"a.cl", "line":1237}], [{"filename":"a.cl", "line":1249}], [{"filename":"a.cl", "line":1252}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_T_s0_kk_jj_ii\' (a.cl:1178)\\n - \'_1437\' (a.cl:1316)\\n - \'_1439\' (a.cl:1318)\\n - \'_1440\' (a.cl:1319)\\n - \'_1447\' (a.cl:1326)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1178}], [{"filename":"a.cl", "line":1316}], [{"filename":"a.cl", "line":1318}], [{"filename":"a.cl", "line":1319}], [{"filename":"a.cl", "line":1326}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_base_temp\' (a.cl:1166)\\n - \'_1459\' (a.cl:1351)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1166}], [{"filename":"a.cl", "line":1351}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_iter_temp\' (a.cl:1165)\\n - \'_1475\' (a.cl:1386)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1165}], [{"filename":"a.cl", "line":1386}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_T_shreg\' (a.cl:1156)\\n - \'_1411\' (a.cl:1268)", "type":"resource", "data":[112, 240, 64, 0, 0], "debug":[[{"filename":"a.cl", "line":1156}], [{"filename":"a.cl", "line":1268}]], "details":[{"type":"text", "text":"Type: Shift Register (32 or fewer tap points)"}, {"type":"text", "text":"16 registers of width 11 and depth 1"}, {"type":"text", "text":"16 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_j_i\' (a.cl:1173)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1173}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_k\' (a.cl:1176)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1176}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_T_s0_kk_jj_ii\' (a.cl:1178)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1178}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_T_pipe_iter_temp\' (a.cl:1165)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1165}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_T_pipe_shreg\' (a.cl:1157)", "type":"resource", "data":[84, 180, 48, 0, 0], "debug":[[{"filename":"a.cl", "line":1157}]], "details":[{"type":"text", "text":"Type: Shift Register (24 or fewer tap points)"}, {"type":"text", "text":"12 registers of width 11 and depth 1"}, {"type":"text", "text":"12 registers of width 64 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth"}]}, {"name":"kernel_Out_T_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 264, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 133, 0, 0, 0]}, {"name":"a.cl:1171", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1171}]]}, {"name":"a.cl:1173", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1173}]]}, {"name":"a.cl:1303", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1303}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1171", "type":"resource", "data":[128, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":1171}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1173", "type":"resource", "data":[200, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1173}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1303", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1303}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1391", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1391}]]}]}]}, {"name":"kernel_Out_T_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1153", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}]]}, {"name":"a.cl:1173", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1173}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1153", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1173", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1173}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1176", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1176}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T_1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 41, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 41, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 73, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.4, 0, 0, 0, 0]}, {"name":"a.cl:1153", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}]]}, {"name":"a.cl:1165", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1165}]]}, {"name":"a.cl:1173", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1173}]]}, {"name":"a.cl:1176", "type":"resource", "data":[32, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1176}]]}, {"name":"a.cl:1205", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1205}]]}, {"name":"a.cl:1237", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1237}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[10.8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":2, "data":[10.8, 0, 0, 0, 0]}]}, {"name":"a.cl:1153", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1176", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1176}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1178", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1178}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1205", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1205}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1237", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1237}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1304", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1304}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_T_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3420, 24286, 1, 0, 311], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3420, 24286, 1, 0, 311]}]}, {"name":"Feedback", "type":"resource", "data":[1188, 1103, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[408.4, 225.4, 0, 0, 0]}, {"name":"a.cl:1153", "type":"resource", "data":[77, 76.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}]]}, {"name":"a.cl:1154", "type":"resource", "data":[102.4, 102.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1154}]]}, {"name":"a.cl:1156", "type":"resource", "data":[104, 52, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1156}]]}, {"name":"a.cl:1157", "type":"resource", "data":[86, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1157}]]}, {"name":"a.cl:1165", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1165}]]}, {"name":"a.cl:1166", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1166}]]}, {"name":"a.cl:1173", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1173}]]}, {"name":"a.cl:1176", "type":"resource", "data":[56, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1176}]]}, {"name":"a.cl:1178", "type":"resource", "data":[32, 55, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1178}]]}, {"name":"a.cl:1205", "type":"resource", "data":[13, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1205}]]}, {"name":"a.cl:1208", "type":"resource", "data":[6.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1208}]]}, {"name":"a.cl:1218", "type":"resource", "data":[6.4, 6.4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1218}]]}, {"name":"a.cl:1237", "type":"resource", "data":[13, 12.8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1237}]]}, {"name":"a.cl:1288", "type":"resource", "data":[108, 56, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1288}]]}, {"name":"a.cl:1304", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1304}]]}, {"name":"a.cl:1306", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1306}]]}, {"name":"a.cl:1380", "type":"resource", "data":[78, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1380}]]}, {"name":"a.cl:1386", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1386}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 7, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[2868, 1088, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":56, "data":[154, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":256, "data":[2700, 1088, 0, 0, 0]}]}, {"name":"a.cl:1153", "type":"resource", "data":[557.667, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1153}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[557.667, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1154", "type":"resource", "data":[696.333, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1154}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[696.333, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1156", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1156}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1157", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1157}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1176", "type":"resource", "data":[3, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1176}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[3, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1178", "type":"resource", "data":[58.5, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1178}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[2.5, 0.333333, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1202", "type":"resource", "data":[36.6667, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1202}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1205", "type":"resource", "data":[142.667, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1205}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[141.667, 16, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1208", "type":"resource", "data":[70.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1208}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[69.3333, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1218", "type":"resource", "data":[69.3333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1218}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[69.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1237", "type":"resource", "data":[141.667, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1237}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[141.667, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1260", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1260}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1280", "type":"resource", "data":[0, 0, 0, 341.333, 0], "debug":[[{"filename":"a.cl", "line":1280}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":128, "data":[0, 0, 0, 341.333, 0]}], "replace_name":"true"}, {"name":"a.cl:1281", "type":"resource", "data":[0, 0, 0, 170.667, 0], "debug":[[{"filename":"a.cl", "line":1281}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 0, 0, 170.667, 0]}], "replace_name":"true"}, {"name":"a.cl:1288", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1288}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":16, "data":[44, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":32, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1300", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1300}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1305", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1305}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1306", "type":"resource", "data":[832, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1306}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[832, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1328", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1328}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1330", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1330}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1331", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1331}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1352", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1352}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1353", "type":"resource", "data":[35.8333, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1353}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1357", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1357}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1380", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1380}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":12, "data":[33, 0, 0, 0, 0]}, {"name":"11-bit Select", "type":"resource", "count":24, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1386", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1386}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader_1", "compute_units":1, "type":"function", "total_percent":[0.779752, 0.481273, 0.340473, 0, 0], "total_kernel_resources":[2892, 5818, 0, 0, 61], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (a.cl:1432)\\n - \'_unloader_s0_j\' (a.cl:1436)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}], [{"filename":"a.cl", "line":1436}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:1429)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1429}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:1432)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_unloader_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 117, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"a.cl:1432", "type":"resource", "data":[2, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}]]}, {"name":"a.cl:1434", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1434}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1432", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1457", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1457}]]}]}]}, {"name":"kernel_unloader_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 37, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 37, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:1429", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1429}]]}, {"name":"a.cl:1432", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}, {"name":"a.cl:1429", "type":"resource", "data":[69, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1429}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1432", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1436", "type":"resource", "data":[184, 35, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1436}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[48, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:1429", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1429}]]}, {"name":"a.cl:1432", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}]]}, {"name":"a.cl:1436", "type":"resource", "data":[22, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1436}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:1436", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1436}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1439", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1439}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 198, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 198, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[96, 172, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 45, 0, 0, 0]}, {"name":"a.cl:1429", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1429}]]}, {"name":"a.cl:1432", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1432}]]}, {"name":"a.cl:1436", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1436}]]}, {"name":"a.cl:1439", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1439}]]}, {"name":"a.cl:1450", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1450}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"3-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":3, "data":[3.66667, 0, 0, 0, 0]}]}, {"name":"a.cl:1429", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1429}]], "children":[{"name":"3-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":3, "data":[3.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1436", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1436}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1439", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1439}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1441", "type":"resource", "data":[42, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1441}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1443", "type":"resource", "data":[41, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1443}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1445", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1445}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:1448", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"a.cl", "line":1448}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:1450", "type":"resource", "data":[80, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":1450}]], "children":[{"name":"3-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[43.3333, 0, 0, 0, 0]}, {"name":"6-bit Select", "type":"resource", "count":3, "data":[3.66667, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1720,2581,61,0,0],"details":[{"text":"Global interconnect for 4 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[15,1544,0,0,0],"debug":[[{"filename":"a.cl","line":66}]],"details":[{"text":"Channel is implemented 512 bits wide by 1 deep.","type":"text"},{"text":"512b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:66 (_ALoader_channel)","type":"resource"},{"data":[15,6152,0,0,0],"debug":[[{"filename":"a.cl","line":71}]],"details":[{"text":"Channel is implemented 2048 bits wide by 1 deep.","type":"text"},{"text":"2048b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:71 (_AFeeder_channel)","type":"resource"},{"data":[15,1544,0,0,0],"debug":[[{"filename":"a.cl","line":72}]],"details":[{"text":"Channel is implemented 512 bits wide by 1 deep.","type":"text"},{"text":"512b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:72 (_BLoader_channel)","type":"resource"},{"data":[15,6152,0,0,0],"debug":[[{"filename":"a.cl","line":77}]],"details":[{"text":"Channel is implemented 2048 bits wide by 1 deep.","type":"text"},{"text":"2048b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:77 (_BFeeder_channel)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:78 (_Out_channel)","type":"resource"},{"data":[15,1544,0,0,0],"debug":[[{"filename":"a.cl","line":79}]],"details":[{"text":"Channel is implemented 512 bits wide by 1 deep.","type":"text"},{"text":"512b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:79 (_ALoader_T_channel)","type":"resource"},{"data":[15,6152,0,0,0],"debug":[[{"filename":"a.cl","line":84}]],"details":[{"text":"Channel is implemented 2048 bits wide by 1 deep.","type":"text"},{"text":"2048b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:84 (_AFeeder_T_channel)","type":"resource"},{"data":[15,1544,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"details":[{"text":"Channel is implemented 512 bits wide by 1 deep.","type":"text"},{"text":"512b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:85 (_BLoader_T_channel)","type":"resource"},{"data":[15,6152,0,0,0],"debug":[[{"filename":"a.cl","line":90}]],"details":[{"text":"Channel is implemented 2048 bits wide by 1 deep.","type":"text"},{"text":"2048b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:90 (_BFeeder_T_channel)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:91 (_Out_T_channel)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:92 (_E_channel)","type":"resource"}],"data":[165,33112,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:165)\\n - \'_877\' (a.cl:292)","type":"resource"},{"data":[163,771,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:162)\\n - \'_AFeeder_in_v_temp\' (a.cl:164)\\n - \'_806\' (a.cl:211)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:161)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"a.cl:166 (_AFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[386,3926,0,0,64],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[898,4438,0,0,64],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[434,96,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"32-bit Select","type":"resource"}],"data":[434,96,0,0,0],"debug":[[{"filename":"a.cl","line":164}]],"name":"a.cl:164","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":183}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":183}]],"name":"a.cl:183","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":186}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":186}]],"name":"a.cl:186","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":223}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":223}]],"name":"a.cl:223","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":230}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":230}]],"name":"a.cl:230","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":234}]],"name":"a.cl:234","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":252}]],"name":"a.cl:252","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":259}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":259}]],"name":"a.cl:259","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":275}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":275}]],"name":"a.cl:275","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":284}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":284}]],"name":"a.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"a.cl","line":287}]],"name":"a.cl:287","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"a.cl:292","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5692,12653,104,0,170],"debug":[[{"filename":"a.cl","line":161}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder_1","total_kernel_resources":[5692,12653,104,0,170],"total_percent":[1.71051,1.06414,0.740461,3.83339,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_cycle_temp\' (a.cl:814)\\n - \'_1236\' (a.cl:940)","type":"resource"},{"data":[163,771,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_value_shreg\' (a.cl:811)\\n - \'_AFeeder_T_in_v_temp\' (a.cl:813)\\n - \'_1166\' (a.cl:860)","type":"resource"},{"data":[1026,4514,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_T_channel_array\' (a.cl:810)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"a.cl:815 (_AFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[496,4790,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1002,5270,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[434,96,0,0,0],"debug":[[{"filename":"a.cl","line":813}]],"name":"32-bit Select","type":"resource"}],"data":[434,96,0,0,0],"debug":[[{"filename":"a.cl","line":813}]],"name":"a.cl:813","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":832}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":832}]],"name":"a.cl:832","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":835}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":835}]],"name":"a.cl:835","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":872}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":872}]],"name":"a.cl:872","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":879}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":879}]],"name":"a.cl:879","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":883}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":883}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":883}]],"name":"a.cl:883","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":901}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":901}]],"name":"a.cl:901","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":908}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":908}]],"name":"a.cl:908","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":923}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":923}]],"name":"a.cl:923","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":932}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":932}]],"name":"a.cl:932","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1362,608,0,0,0],"debug":[[{"filename":"a.cl","line":935}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":935}]],"name":"Channel Write","type":"resource"}],"data":[1365,610,0,0,0],"debug":[[{"filename":"a.cl","line":935}]],"name":"a.cl:935","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":940}]],"name":"a.cl:940","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5802,13517,104,0,152],"debug":[[{"filename":"a.cl","line":810}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder_T_1","total_kernel_resources":[5802,13517,104,0,152],"total_percent":[1.74149,1.03488,0.791023,3.83339,0],"type":"function"},{"children":[{"data":[387,777,0,0,54],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:103)\\n - \'_ALoader_s0_j\' (a.cl:107)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:103)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:107)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:110)","type":"resource"},{"children":[{"count":5,"data":[120,1045,2,0,14],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[577,1045,2,0,14],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":101}]],"name":"a.cl:101","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":103}]],"name":"a.cl:103","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":110}]],"name":"a.cl:110","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,35,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":134}]],"name":"a.cl:134","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":119}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":119}]],"name":"a.cl:119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":120}]],"name":"a.cl:120","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":121}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":121}]],"name":"a.cl:121","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":124}]],"name":"a.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":113}]],"name":"a.cl:113","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"6-bit Integer Compare","type":"resource"},{"count":4,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"6-bit Select","type":"resource"}],"data":[92,0,0,0,0],"debug":[[{"filename":"a.cl","line":115}]],"name":"a.cl:115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"32-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"a.cl","line":117}]],"name":"a.cl:117","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":132}]],"name":"a.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":133}]],"name":"a.cl:133","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":135}]],"name":"a.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":144}]],"name":"a.cl:144","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4244.999966,7061.999996,17,1.5,78],"debug":[[{"filename":"a.cl","line":103}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":113}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader_1","total_kernel_resources":[4245,7062,17,1.5,78],"total_percent":[1.02667,0.679424,0.413272,0.626613,0.131752],"type":"function"},{"children":[{"data":[373,698,0,0,40],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_T_s0_j\' (a.cl:752)\\n - \'_ALoader_T_s0_i\' (a.cl:756)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_T_s0_i\' (a.cl:756)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_T_s0_j\' (a.cl:752)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_T_s0_k\' (a.cl:759)","type":"resource"},{"children":[{"count":5,"data":[166,1065,2,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[623,1065,2,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":750}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":750}]],"name":"a.cl:750","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":752}]],"name":"a.cl:752","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":759}]],"name":"a.cl:759","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":755}]],"name":"a.cl:755","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":756}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":756}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":756}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":756}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":756}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":756}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"a.cl","line":756}]],"name":"a.cl:756","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":768}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":768}]],"name":"a.cl:768","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":783}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":783}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":783}]],"name":"a.cl:783","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":769}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":769}]],"name":"a.cl:769","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":770}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":770}]],"name":"a.cl:770","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":773}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":773}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":773}]],"name":"a.cl:773","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":762}]],"name":"a.cl:762","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"6-bit Integer Compare","type":"resource"},{"count":4,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"6-bit Select","type":"resource"}],"data":[92,0,0,0,0],"debug":[[{"filename":"a.cl","line":764}]],"name":"a.cl:764","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"32-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"a.cl","line":766}]],"name":"a.cl:766","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":781}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":781}]],"name":"a.cl:781","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":782}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":782}]],"name":"a.cl:782","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":784}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":784}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":784}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":784}]],"name":"a.cl:784","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":793}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":793}]],"name":"a.cl:793","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4293.999966,7066.999996,17,1.5,62],"debug":[[{"filename":"a.cl","line":752}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":762}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader_T_1","total_kernel_resources":[4294,7067,17,1.5,62],"total_percent":[1.00029,0.647706,0.413565,0.626613,0.131752],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:368)\\n - \'_1003\' (a.cl:494)","type":"resource"},{"data":[197,901,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:365)\\n - \'_BFeeder_in_v_temp\' (a.cl:367)\\n - \'_933\' (a.cl:414)","type":"resource"},{"data":[1009,4449,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:364)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"a.cl:369 (_BFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[512,4758,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1018,5238,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[446,160,0,0,0],"debug":[[{"filename":"a.cl","line":367}]],"name":"32-bit Select","type":"resource"}],"data":[446,160,0,0,0],"debug":[[{"filename":"a.cl","line":367}]],"name":"a.cl:367","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":386}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":386}]],"name":"a.cl:386","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":389}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":389}]],"name":"a.cl:389","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":426}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":426}]],"name":"a.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":433}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":433}]],"name":"a.cl:433","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":437}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":437}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":437}]],"name":"a.cl:437","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":455}]],"name":"a.cl:455","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":462}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":462}]],"name":"a.cl:462","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":477}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":477}]],"name":"a.cl:477","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":486}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":486}]],"name":"a.cl:486","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"a.cl","line":489}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":489}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"a.cl","line":489}]],"name":"a.cl:489","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":494}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":494}]],"name":"a.cl:494","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5841,13582,104,0,152],"debug":[[{"filename":"a.cl","line":364}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder_1","total_kernel_resources":[5841,13582,104,0,152],"total_percent":[1.74952,1.03944,0.794827,3.83339,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_cycle_temp\' (a.cl:1016)\\n - \'_1368\' (a.cl:1143)","type":"resource"},{"data":[180,836,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_value_shreg\' (a.cl:1013)\\n - \'_BFeeder_T_in_v_temp\' (a.cl:1015)\\n - \'_1297\' (a.cl:1062)","type":"resource"},{"data":[1009,4449,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_T_channel_array\' (a.cl:1012)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 262144 bytes, implemented size 262144 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1024 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"262144 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n262144B requested,\\n262144B implemented.","type":"brief"}],"name":"a.cl:1017 (_BFeeder_T_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[512,4790,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[506,480,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1018,5270,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[440,128,0,0,0],"debug":[[{"filename":"a.cl","line":1015}]],"name":"32-bit Select","type":"resource"}],"data":[440,128,0,0,0],"debug":[[{"filename":"a.cl","line":1015}]],"name":"a.cl:1015","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1034}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1034}]],"name":"a.cl:1034","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1037}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1037}]],"name":"a.cl:1037","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":1074}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":1074}]],"name":"a.cl:1074","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":1081}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":1081}]],"name":"a.cl:1081","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":1085}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1085}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":1085}]],"name":"a.cl:1085","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":1103}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":1103}]],"name":"a.cl:1103","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":1110}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":1110}]],"name":"a.cl:1110","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":1126}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":1126}]],"name":"a.cl:1126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1135}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1135}]],"name":"a.cl:1135","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1356,576,0,0,0],"debug":[[{"filename":"a.cl","line":1138}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":1138}]],"name":"Channel Write","type":"resource"}],"data":[1359,578,0,0,0],"debug":[[{"filename":"a.cl","line":1138}]],"name":"a.cl:1138","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1143}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1143}]],"name":"a.cl:1143","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5818,13517,104,0,152],"debug":[[{"filename":"a.cl","line":1012}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder_T_1","total_kernel_resources":[5818,13517,104,0,152],"total_percent":[1.74307,1.03675,0.791023,3.83339,0],"type":"function"},{"children":[{"data":[368,683,0,0,40],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:306)\\n - \'_BLoader_s0_j\' (a.cl:310)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:306)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:310)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:313)","type":"resource"},{"children":[{"count":5,"data":[172,1033,2,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[629,1033,2,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":304}]],"name":"a.cl:304","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":306}]],"name":"a.cl:306","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":313}]],"name":"a.cl:313","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,34,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":322}]],"name":"a.cl:322","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":337}]],"name":"a.cl:337","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":323}]],"name":"a.cl:323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":324}]],"name":"a.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":327}]],"name":"a.cl:327","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":316}]],"name":"a.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"6-bit Integer Compare","type":"resource"},{"count":4,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"6-bit Select","type":"resource"}],"data":[92,0,0,0,0],"debug":[[{"filename":"a.cl","line":318}]],"name":"a.cl:318","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"32-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"a.cl","line":320}]],"name":"a.cl:320","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":335}]],"name":"a.cl:335","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":336}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":336}]],"name":"a.cl:336","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":338}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":338}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":338}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":338}]],"name":"a.cl:338","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":347}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":347}]],"name":"a.cl:347","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4294.999966,7019.999996,17,1.5,62],"debug":[[{"filename":"a.cl","line":306}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":316}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader_1","total_kernel_resources":[4295,7020,17,1.5,62],"total_percent":[0.997363,0.647823,0.410815,0.626613,0.131752],"type":"function"},{"children":[{"data":[387,777,0,0,54],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_T_s0_j\' (a.cl:954)\\n - \'_BLoader_T_s0_i\' (a.cl:958)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_T_s0_i\' (a.cl:958)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_T_s0_j\' (a.cl:954)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_T_s0_k\' (a.cl:961)","type":"resource"},{"children":[{"count":5,"data":[120,1045,2,0,14],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[577,1045,2,0,14],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":952}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":952}]],"name":"a.cl:952","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"State","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"33-bit Integer Add","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"33-bit Select","type":"resource"}],"data":[395,37,0,0,0],"debug":[[{"filename":"a.cl","line":954}]],"name":"a.cl:954","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"1-bit Or","type":"resource"}],"data":[115.833333,2.333333,0,0,0],"debug":[[{"filename":"a.cl","line":961}]],"name":"a.cl:961","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":957}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":957}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"a.cl","line":957}]],"name":"a.cl:957","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":958}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"a.cl","line":958}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":958}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":958}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":958}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":958}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,35,0,0,0],"debug":[[{"filename":"a.cl","line":958}]],"name":"a.cl:958","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":985}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":985}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":985}]],"name":"a.cl:985","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":970}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":970}]],"name":"a.cl:970","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":971}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":971}]],"name":"a.cl:971","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":972}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":972}]],"name":"a.cl:972","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":975}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":975}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":975}]],"name":"a.cl:975","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"5-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"5-bit Select","type":"resource"}],"data":[75.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":964}]],"name":"a.cl:964","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"6-bit Integer Compare","type":"resource"},{"count":4,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"6-bit Select","type":"resource"}],"data":[92,0,0,0,0],"debug":[[{"filename":"a.cl","line":966}]],"name":"a.cl:966","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"32-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"a.cl","line":968}]],"name":"a.cl:968","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":983}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":983}]],"name":"a.cl:983","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":984}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":984}]],"name":"a.cl:984","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":986}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":986}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":986}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":986}]],"name":"a.cl:986","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":995}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":995}]],"name":"a.cl:995","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4244.999966,7061.999996,17,1.5,78],"debug":[[{"filename":"a.cl","line":954}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":964}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader_T_1","total_kernel_resources":[4245,7062,17,1.5,78],"total_percent":[1.02667,0.679424,0.413272,0.626613,0.131752],"type":"function"},{"children":[{"data":[164,220,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_E_s0_i\' (a.cl:1398)\\n - \'_E_s0_j\' (a.cl:1402)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_E_s0_i\' (a.cl:1398)","type":"resource"},{"children":[{"count":4,"data":[37,206,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[46,206,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"33-bit Select","type":"resource"}],"data":[312,36,0,0,0],"debug":[[{"filename":"a.cl","line":1398}]],"name":"a.cl:1398","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"1-bit Or","type":"resource"}],"data":[213.5,35.5,0,0,0],"debug":[[{"filename":"a.cl","line":1402}]],"name":"a.cl:1402","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":1405}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":1405}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1405}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":1405}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1405}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":1405}]],"name":"3-bit Select","type":"resource"}],"data":[13.5,1.5,0,0,0],"debug":[[{"filename":"a.cl","line":1405}]],"name":"a.cl:1405","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1407}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1407}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":1407}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1407}]],"name":"6-bit Integer Compare","type":"resource"},{"count":4,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":1407}]],"name":"6-bit Select","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":1407}]],"name":"a.cl:1407","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1409}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":1409}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1409}]],"name":"6-bit Integer Compare","type":"resource"},{"count":2,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":1409}]],"name":"6-bit Select","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":1409}]],"name":"a.cl:1409","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1411}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1411}]],"name":"a.cl:1411","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1412}]],"name":"a.cl:1412","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":1413}]],"name":"Hardened Floating-point Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"a.cl","line":1413}]],"name":"a.cl:1413","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":1414}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":1414}]],"name":"a.cl:1414","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2137,2985,0,8,30],"debug":[[{"filename":"a.cl","line":1398}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_E_1","total_kernel_resources":[2137,2985,0,8,30],"total_percent":[0.46188,0.320342,0.174684,0,0.527009],"type":"function"},{"children":[{"data":[1309,1217,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[550,2694,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_1021\' (a.cl:568)\\n - \'_1026\' (a.cl:580)\\n - \'_1028\' (a.cl:583)\\n - \'_AFeeder_channel_array\' (a.cl:505)","type":"resource"},{"data":[448,2304,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_1030\' (a.cl:587)\\n - \'_1035\' (a.cl:599)\\n - \'_1037\' (a.cl:602)\\n - \'_BFeeder_channel_array\' (a.cl:504)","type":"resource"},{"data":[112,240,64,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"16 registers of width 11 and depth 1","type":"text"},{"text":"16 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_1046\' (a.cl:618)\\n - \'_Z_shreg\' (a.cl:507)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)\\n - \'_1072\' (a.cl:666)\\n - \'_1074\' (a.cl:668)\\n - \'_1075\' (a.cl:669)\\n - \'_1082\' (a.cl:676)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:516)\\n - \'_1094\' (a.cl:701)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:515)\\n - \'_1110\' (a.cl:736)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j\' (a.cl:523)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:526)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:528)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:515)","type":"resource"},{"data":[84,180,48,0,0],"details":[{"text":"Type: Shift Register (24 or fewer tap points)","type":"text"},{"text":"12 registers of width 11 and depth 1","type":"text"},{"text":"12 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:508)","type":"resource"},{"children":[{"count":4,"data":[3266,23949,1,0,315],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[10.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[154,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Select","type":"resource"},{"count":256,"data":[2706,1120,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[6156.8,25069,1,0,315],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":521}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":521}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":521}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":521}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":521}]],"name":"a.cl:521","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"a.cl","line":523}]],"name":"a.cl:523","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"a.cl:653","type":"resource"},{"children":[{"count":2,"data":[32.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":504}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[554.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":504}]],"name":"32-bit Select","type":"resource"}],"data":[587.067,0,0,0,0],"debug":[[{"filename":"a.cl","line":504}]],"name":"a.cl:504","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":526}]],"name":"a.cl:526","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"2-bit Select","type":"resource"}],"data":[90.5,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":528}]],"name":"a.cl:528","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":555}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":555}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":555}]],"name":"Channel Read","type":"resource"}],"data":[145.067,0,0,0,0],"debug":[[{"filename":"a.cl","line":555}]],"name":"a.cl:555","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":587}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[138.667,0,0,0,0],"debug":[[{"filename":"a.cl","line":587}]],"name":"32-bit Select","type":"resource"}],"data":[144.067,0,0,0,0],"debug":[[{"filename":"a.cl","line":587}]],"name":"a.cl:587","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":654}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":654}]],"name":"a.cl:654","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[711.333,96,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"32-bit Select","type":"resource"}],"data":[711.333,96,0,0,0],"debug":[[{"filename":"a.cl","line":505}]],"name":"a.cl:505","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"11-bit Select","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":507}]],"name":"a.cl:507","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":508}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":508}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"a.cl","line":508}]],"name":"a.cl:508","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":552}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":552}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"a.cl","line":552}]],"name":"a.cl:552","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":558}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":558}]],"name":"Channel Read","type":"resource"}],"data":[70.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":558}]],"name":"a.cl:558","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":568}]],"name":"32-bit Select","type":"resource"}],"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":568}]],"name":"a.cl:568","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":610}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":610}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":610}]],"name":"a.cl:610","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,341.333,0],"debug":[[{"filename":"a.cl","line":630}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,341.333,0],"debug":[[{"filename":"a.cl","line":630}]],"name":"a.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,170.667,0],"debug":[[{"filename":"a.cl","line":631}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,170.667,0],"debug":[[{"filename":"a.cl","line":631}]],"name":"a.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"11-bit Select","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":638}]],"name":"a.cl:638","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":650}]],"name":"a.cl:650","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":655}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":655}]],"name":"a.cl:655","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"a.cl","line":656}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"a.cl","line":656}]],"name":"a.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":678}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":678}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":678}]],"name":"a.cl:678","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":680}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":680}]],"name":"a.cl:680","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":681}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":681}]],"name":"a.cl:681","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":702}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":702}]],"name":"a.cl:702","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":703}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":703}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"a.cl","line":703}]],"name":"a.cl:703","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":707}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":707}]],"name":"a.cl:707","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":730}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":730}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"a.cl","line":730}]],"name":"a.cl:730","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":736}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":736}]],"name":"a.cl:736","replace_name":"true","type":"resource"}],"compute_units":1,"data":[13696.0006,34758.999996,120,513.5,343],"debug":[[{"filename":"a.cl","line":504}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out_1","total_kernel_resources":[13696,34759,120,513.5,343],"total_percent":[4.2633,2.4059,2.03412,4.42315,33.7945],"type":"function"},{"children":[{"data":[1309,1217,7,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[465,2369,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_T_channel_array\' (a.cl:1154)\\n - \'_1386\' (a.cl:1218)\\n - \'_1391\' (a.cl:1230)\\n - \'_1393\' (a.cl:1233)","type":"resource"},{"data":[499,2499,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_T_channel_array\' (a.cl:1153)\\n - \'_1395\' (a.cl:1237)\\n - \'_1400\' (a.cl:1249)\\n - \'_1402\' (a.cl:1252)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_T_s0_kk_jj_ii\' (a.cl:1178)\\n - \'_1437\' (a.cl:1316)\\n - \'_1439\' (a.cl:1318)\\n - \'_1440\' (a.cl:1319)\\n - \'_1447\' (a.cl:1326)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_base_temp\' (a.cl:1166)\\n - \'_1459\' (a.cl:1351)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_pipe_iter_temp\' (a.cl:1165)\\n - \'_1475\' (a.cl:1386)","type":"resource"},{"data":[112,240,64,0,0],"details":[{"text":"Type: Shift Register (32 or fewer tap points)","type":"text"},{"text":"16 registers of width 11 and depth 1","type":"text"},{"text":"16 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n16 regs, 11 width by 1 depth,\\n16 regs, 64 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_T_shreg\' (a.cl:1156)\\n - \'_1411\' (a.cl:1268)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_j_i\' (a.cl:1173)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_k\' (a.cl:1176)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_T_s0_kk_jj_ii\' (a.cl:1178)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_T_pipe_iter_temp\' (a.cl:1165)","type":"resource"},{"data":[84,180,48,0,0],"details":[{"text":"Type: Shift Register (24 or fewer tap points)","type":"text"},{"text":"12 registers of width 11 and depth 1","type":"text"},{"text":"12 registers of width 64 and depth 1024","type":"text"},{"text":"Shift Register,\\n12 regs, 11 width by 1 depth,\\n12 regs, 64 width by 1024 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_T_pipe_shreg\' (a.cl:1157)","type":"resource"},{"children":[{"count":4,"data":[3422,24462,1,0,311],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[10.8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":56,"data":[154,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Select","type":"resource"},{"count":256,"data":[2700,1088,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[6306.8,25550,1,0,311],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1171}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1171}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":1171}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1171}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[128,32,0,1.5,0],"debug":[[{"filename":"a.cl","line":1171}]],"name":"a.cl:1171","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[277,69,0,0,0],"debug":[[{"filename":"a.cl","line":1173}]],"name":"a.cl:1173","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1303}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1303}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1303}]],"name":"a.cl:1303","type":"resource"},{"children":[{"count":2,"data":[32.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"33-bit Select","type":"resource"},{"count":64,"data":[557.667,16,0,0,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"32-bit Select","type":"resource"}],"data":[590.067,16,0,0,0],"debug":[[{"filename":"a.cl","line":1153}]],"name":"a.cl:1153","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1176}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[4,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1176}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1176}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1176}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":1176}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1176}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[117,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1176}]],"name":"a.cl:1176","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":1178}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":1178}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1178}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"a.cl","line":1178}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1178}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1178}]],"name":"2-bit Select","type":"resource"}],"data":[90.5,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1178}]],"name":"a.cl:1178","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1205}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[141.667,16,0,0,0],"debug":[[{"filename":"a.cl","line":1205}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1205}]],"name":"Channel Read","type":"resource"}],"data":[148.067,16,0,0,0],"debug":[[{"filename":"a.cl","line":1205}]],"name":"a.cl:1205","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1237}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[141.667,16,0,0,0],"debug":[[{"filename":"a.cl","line":1237}]],"name":"32-bit Select","type":"resource"}],"data":[147.067,16,0,0,0],"debug":[[{"filename":"a.cl","line":1237}]],"name":"a.cl:1237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1304}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1304}]],"name":"a.cl:1304","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[696.333,16,0,0,0],"debug":[[{"filename":"a.cl","line":1154}]],"name":"32-bit Select","type":"resource"}],"data":[696.333,16,0,0,0],"debug":[[{"filename":"a.cl","line":1154}]],"name":"a.cl:1154","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"a.cl","line":1156}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1156}]],"name":"11-bit Select","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":1156}]],"name":"a.cl:1156","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":1157}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":1157}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"a.cl","line":1157}]],"name":"a.cl:1157","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1202}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1202}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.6667,1,0,0,0],"debug":[[{"filename":"a.cl","line":1202}]],"name":"a.cl:1202","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1208}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1208}]],"name":"Channel Read","type":"resource"}],"data":[70.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1208}]],"name":"a.cl:1208","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1218}]],"name":"32-bit Select","type":"resource"}],"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1218}]],"name":"a.cl:1218","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":1260}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1260}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"a.cl","line":1260}]],"name":"a.cl:1260","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,341.333,0],"debug":[[{"filename":"a.cl","line":1280}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,341.333,0],"debug":[[{"filename":"a.cl","line":1280}]],"name":"a.cl:1280","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[0,0,0,170.667,0],"debug":[[{"filename":"a.cl","line":1281}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,170.667,0],"debug":[[{"filename":"a.cl","line":1281}]],"name":"a.cl:1281","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[44,0,0,0,0],"debug":[[{"filename":"a.cl","line":1288}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":32,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":1288}]],"name":"11-bit Select","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":1288}]],"name":"a.cl:1288","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":1300}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":1300}]],"name":"a.cl:1300","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":1305}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":1305}]],"name":"a.cl:1305","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[832,0,0,0,0],"debug":[[{"filename":"a.cl","line":1306}]],"name":"32-bit Select","type":"resource"}],"data":[832,0,0,0,0],"debug":[[{"filename":"a.cl","line":1306}]],"name":"a.cl:1306","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1328}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1328}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":1328}]],"name":"a.cl:1328","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1330}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1330}]],"name":"a.cl:1330","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1331}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1331}]],"name":"a.cl:1331","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1352}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1352}]],"name":"a.cl:1352","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":1353}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":1353}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.33333,0,0,0],"debug":[[{"filename":"a.cl","line":1353}]],"name":"a.cl:1353","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":1357}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":1357}]],"name":"a.cl:1357","replace_name":"true","type":"resource"},{"children":[{"count":12,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":1380}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":24,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":1380}]],"name":"11-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"a.cl","line":1380}]],"name":"a.cl:1380","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1386}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1386}]],"name":"a.cl:1386","replace_name":"true","type":"resource"}],"compute_units":1,"data":[13806.0006,35077.999996,120,513.5,339],"debug":[[{"filename":"a.cl","line":1153}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out_T_1","total_kernel_resources":[13806,35078,120,513.5,339],"total_percent":[4.28679,2.40941,2.05279,4.42315,33.7945],"type":"function"},{"children":[{"data":[199,367,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_unloader_s0_i\' (a.cl:1432)\\n - \'_unloader_s0_j\' (a.cl:1436)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:1429)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:1432)","type":"resource"},{"children":[{"count":4,"data":[35,336,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":6,"data":[59.3333,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"3-bit Select","type":"resource"},{"count":3,"data":[3.66667,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"6-bit Select","type":"resource"}],"data":[98.99997,336,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,54,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[326,56,0,0,0],"debug":[[{"filename":"a.cl","line":1432}]],"name":"a.cl:1432","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1434}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":1434}]],"name":"a.cl:1434","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":1429}]],"name":"32-bit Integer Add","type":"resource"},{"count":6,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1429}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":1429}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1429}]],"name":"3-bit Select","type":"resource"},{"count":3,"data":[3.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1429}]],"name":"6-bit Select","type":"resource"}],"data":[116.99997,0,0,0,0],"debug":[[{"filename":"a.cl","line":1429}]],"name":"a.cl:1429","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,35,0,0,0],"debug":[[{"filename":"a.cl","line":1436}]],"name":"a.cl:1436","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1439}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1439}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1439}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1439}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":1439}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1439}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[42.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":1439}]],"name":"a.cl:1439","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1441}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1441}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1441}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":1441}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1441}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":1441}]],"name":"a.cl:1441","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1443}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1443}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":1443}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":1443}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"a.cl","line":1443}]],"name":"a.cl:1443","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1445}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1445}]],"name":"a.cl:1445","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":1448}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"a.cl","line":1448}]],"name":"a.cl:1448","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":1450}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":1450}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[43.3333,0,0,0,0],"debug":[[{"filename":"a.cl","line":1450}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[3.66667,0,0,0,0],"debug":[[{"filename":"a.cl","line":1450}]],"name":"6-bit Select","type":"resource"}],"data":[80,0,0,0,0],"debug":[[{"filename":"a.cl","line":1450}]],"name":"a.cl:1450","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2891.99994,5818,0,0,61],"debug":[[{"filename":"a.cl","line":1429}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader_1","total_kernel_resources":[2892,5818,0,0,61],"total_percent":[0.779752,0.481273,0.340473,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[75986.001004,198290.999976,787,1041,1689],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[210486,370743,1184,1041,1689],"total_percent":[47.9378,28.5892,21.6961,43.6417,68.5771],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_AFeeder_1", "children":[{"type":"bb", "id":3, "name":"kernel_AFeeder_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_AFeeder_1.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":186}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"a.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"a.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"a.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"a.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"a.cl", "line":252}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"a.cl", "line":275}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":287}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":17, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":177}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"18"}]}, {"type":"inst", "id":18, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":19, "name":"Local Memory", "children":[{"type":"memsys", "id":20, "name":"_AFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":166}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":33, "name":"kernel_BFeeder_1", "children":[{"type":"bb", "id":34, "name":"kernel_BFeeder_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"kernel_BFeeder_1.B1", "children":[{"type":"inst", "id":36, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":389}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"a.cl", "line":455}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"a.cl", "line":477}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"a.cl", "line":455}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"a.cl", "line":477}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"a.cl", "line":455}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"a.cl", "line":477}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"a.cl", "line":455}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"a.cl", "line":477}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":489}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":48, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":380}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"49"}]}, {"type":"inst", "id":49, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":50, "name":"Local Memory", "children":[{"type":"memsys", "id":51, "name":"_BFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":369}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":64, "name":"kernel_Out_1", "children":[{"type":"bb", "id":65, "name":"kernel_Out_1.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":66, "name":"kernel_Out_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":67, "name":"kernel_Out_1.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"69"}]}, {"type":"bb", "id":68, "name":"kernel_Out_1.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"71"}]}, {"type":"bb", "id":69, "name":"kernel_Out_1.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":70, "name":"kernel_Out_1.B5", "children":[{"type":"inst", "id":72, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":555}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":73, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":558}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":74, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":707}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"48", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":76, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":528}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"77"}]}, {"type":"inst", "id":77, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"48", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"48", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":71, "name":"kernel_Out_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":78, "name":"kernel_AFeeder_T_1", "children":[{"type":"bb", "id":79, "name":"kernel_AFeeder_T_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":80, "name":"kernel_AFeeder_T_1.B1", "children":[{"type":"inst", "id":81, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":835}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"a.cl", "line":901}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"a.cl", "line":923}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"Store", "debug":[[{"filename":"a.cl", "line":901}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Load", "debug":[[{"filename":"a.cl", "line":923}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Store", "debug":[[{"filename":"a.cl", "line":901}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"a.cl", "line":923}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"a.cl", "line":901}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"a.cl", "line":923}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_T_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":935}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":93, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":826}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"94"}]}, {"type":"inst", "id":94, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":95, "name":"Local Memory", "children":[{"type":"memsys", "id":96, "name":"_AFeeder_T_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":815}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":109, "name":"kernel_BFeeder_T_1", "children":[{"type":"bb", "id":110, "name":"kernel_BFeeder_T_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":111, "name":"kernel_BFeeder_T_1.B1", "children":[{"type":"inst", "id":112, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1037}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":114, "name":"Store", "debug":[[{"filename":"a.cl", "line":1103}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Load", "debug":[[{"filename":"a.cl", "line":1126}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Store", "debug":[[{"filename":"a.cl", "line":1103}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Load", "debug":[[{"filename":"a.cl", "line":1126}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Store", "debug":[[{"filename":"a.cl", "line":1103}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Load", "debug":[[{"filename":"a.cl", "line":1126}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Store", "debug":[[{"filename":"a.cl", "line":1103}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Load", "debug":[[{"filename":"a.cl", "line":1126}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_T_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":1138}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":124, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1028}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"125"}]}, {"type":"inst", "id":125, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":126, "name":"Local Memory", "children":[{"type":"memsys", "id":127, "name":"_BFeeder_T_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":1017}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"262144B requested\\n262144B implemented"}], "Requested size":"262144 bytes", "Implemented size":"262144 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"1024 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":140, "name":"kernel_Out_T_1", "children":[{"type":"bb", "id":141, "name":"kernel_Out_T_1.B0", "details":[{"type":"table", "Latency":"10"}]}, {"type":"bb", "id":142, "name":"kernel_Out_T_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":143, "name":"kernel_Out_T_1.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"145"}]}, {"type":"bb", "id":144, "name":"kernel_Out_T_1.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"147"}]}, {"type":"bb", "id":145, "name":"kernel_Out_T_1.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":146, "name":"kernel_Out_T_1.B5", "children":[{"type":"inst", "id":148, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1205}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":149, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1208}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":150, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":1357}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"48", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":152, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1178}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"153"}]}, {"type":"inst", "id":153, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"48", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"48", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":147, "name":"kernel_Out_T_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":154, "name":"kernel_E_1", "children":[{"type":"bb", "id":155, "name":"kernel_E_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":156, "name":"kernel_E_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":157, "name":"kernel_E_1.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"159"}]}, {"type":"bb", "id":158, "name":"kernel_E_1.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"161"}]}, {"type":"bb", "id":159, "name":"kernel_E_1.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":160, "name":"kernel_E_1.B5", "children":[{"type":"inst", "id":162, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1411}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":163, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1412}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":164, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":1414}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"12", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":166, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1405}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"167"}]}, {"type":"inst", "id":167, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":161, "name":"kernel_E_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":168, "name":"kernel_ALoader_1", "children":[{"type":"bb", "id":169, "name":"kernel_ALoader_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":170, "name":"kernel_ALoader_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":171, "name":"kernel_ALoader_1.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"172"}]}, {"type":"bb", "id":172, "name":"kernel_ALoader_1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":173, "name":"kernel_ALoader_1.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"175"}]}, {"type":"bb", "id":174, "name":"kernel_ALoader_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"177"}]}, {"type":"bb", "id":175, "name":"kernel_ALoader_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":176, "name":"kernel_ALoader_1.B7", "children":[{"type":"inst", "id":178, "name":"Load", "debug":[[{"filename":"a.cl", "line":135}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":179, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":144}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":180, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":113}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"181"}]}, {"type":"inst", "id":181, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":177, "name":"kernel_ALoader_1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":183, "name":"kernel_BLoader_1", "children":[{"type":"bb", "id":184, "name":"kernel_BLoader_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":185, "name":"kernel_BLoader_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":186, "name":"kernel_BLoader_1.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"187"}]}, {"type":"bb", "id":187, "name":"kernel_BLoader_1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":188, "name":"kernel_BLoader_1.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"190"}]}, {"type":"bb", "id":189, "name":"kernel_BLoader_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"192"}]}, {"type":"bb", "id":190, "name":"kernel_BLoader_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":191, "name":"kernel_BLoader_1.B7", "children":[{"type":"inst", "id":193, "name":"Load", "debug":[[{"filename":"a.cl", "line":338}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":194, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":347}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":195, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":316}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"196"}]}, {"type":"inst", "id":196, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":192, "name":"kernel_BLoader_1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":197, "name":"kernel_ALoader_T_1", "children":[{"type":"bb", "id":198, "name":"kernel_ALoader_T_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":199, "name":"kernel_ALoader_T_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":200, "name":"kernel_ALoader_T_1.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"201"}]}, {"type":"bb", "id":201, "name":"kernel_ALoader_T_1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":202, "name":"kernel_ALoader_T_1.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"204"}]}, {"type":"bb", "id":203, "name":"kernel_ALoader_T_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"206"}]}, {"type":"bb", "id":204, "name":"kernel_ALoader_T_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":205, "name":"kernel_ALoader_T_1.B7", "children":[{"type":"inst", "id":207, "name":"Load", "debug":[[{"filename":"a.cl", "line":784}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":208, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":793}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":209, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":762}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"210"}]}, {"type":"inst", "id":210, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":206, "name":"kernel_ALoader_T_1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":211, "name":"kernel_BLoader_T_1", "children":[{"type":"bb", "id":212, "name":"kernel_BLoader_T_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":213, "name":"kernel_BLoader_T_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":214, "name":"kernel_BLoader_T_1.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"215"}]}, {"type":"bb", "id":215, "name":"kernel_BLoader_T_1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":216, "name":"kernel_BLoader_T_1.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"218"}]}, {"type":"bb", "id":217, "name":"kernel_BLoader_T_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"220"}]}, {"type":"bb", "id":218, "name":"kernel_BLoader_T_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":219, "name":"kernel_BLoader_T_1.B7", "children":[{"type":"inst", "id":221, "name":"Load", "debug":[[{"filename":"a.cl", "line":986}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":222, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":995}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"136", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":223, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":964}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"224"}]}, {"type":"inst", "id":224, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"136", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"136", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":220, "name":"kernel_BLoader_T_1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":225, "name":"kernel_unloader_1", "children":[{"type":"bb", "id":226, "name":"kernel_unloader_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":227, "name":"kernel_unloader_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":228, "name":"kernel_unloader_1.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"230"}]}, {"type":"bb", "id":229, "name":"kernel_unloader_1.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"232"}]}, {"type":"bb", "id":230, "name":"kernel_unloader_1.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":231, "name":"kernel_unloader_1.B5", "children":[{"type":"inst", "id":233, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":1445}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":234, "name":"Store", "debug":[[{"filename":"a.cl", "line":1448}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":235, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":1439}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"236"}]}, {"type":"inst", "id":236, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":232, "name":"kernel_unloader_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":237, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":238, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":182, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":92, "name":"_AFeeder_T_channel", "debug":[[{"filename":"a.cl", "line":808}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1"}]}, {"type":"channel", "id":16, "name":"_AFeeder_channel", "debug":[[{"filename":"a.cl", "line":159}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1"}]}, {"type":"channel", "id":82, "name":"_ALoader_T_channel", "debug":[[{"filename":"a.cl", "line":808}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1"}]}, {"type":"channel", "id":6, "name":"_ALoader_channel", "debug":[[{"filename":"a.cl", "line":159}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1"}]}, {"type":"channel", "id":123, "name":"_BFeeder_T_channel", "debug":[[{"filename":"a.cl", "line":1010}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1"}]}, {"type":"channel", "id":47, "name":"_BFeeder_channel", "debug":[[{"filename":"a.cl", "line":362}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"1"}]}, {"type":"channel", "id":113, "name":"_BLoader_T_channel", "debug":[[{"filename":"a.cl", "line":1010}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1"}]}, {"type":"channel", "id":37, "name":"_BLoader_channel", "debug":[[{"filename":"a.cl", "line":362}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1"}]}, {"type":"channel", "id":165, "name":"_E_channel", "debug":[[{"filename":"a.cl", "line":1393}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":151, "name":"_Out_T_channel", "debug":[[{"filename":"a.cl", "line":1148}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":75, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":499}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}], "links":[{"from":6, "to":5}, {"from":15, "to":16}, {"from":20, "to":8}, {"from":20, "to":10}, {"from":20, "to":12}, {"from":20, "to":14}, {"from":7, "to":20}, {"from":9, "to":20}, {"from":11, "to":20}, {"from":13, "to":20}, {"from":18, "to":17}, {"from":3, "to":17}, {"from":5, "to":18}, {"from":7, "to":18}, {"from":8, "to":18}, {"from":9, "to":18}, {"from":10, "to":18}, {"from":11, "to":18}, {"from":12, "to":18}, {"from":13, "to":18}, {"from":14, "to":18}, {"from":15, "to":18}, {"from":17, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":7, "to":15}, {"from":8, "to":15}, {"from":9, "to":15}, {"from":10, "to":15}, {"from":11, "to":15}, {"from":12, "to":15}, {"from":13, "to":15}, {"from":14, "to":15}, {"from":37, "to":36}, {"from":46, "to":47}, {"from":51, "to":39}, {"from":51, "to":41}, {"from":51, "to":43}, {"from":51, "to":45}, {"from":38, "to":51}, {"from":40, "to":51}, {"from":42, "to":51}, {"from":44, "to":51}, {"from":49, "to":48}, {"from":34, "to":48}, {"from":36, "to":49}, {"from":38, "to":49}, {"from":39, "to":49}, {"from":40, "to":49}, {"from":41, "to":49}, {"from":42, "to":49}, {"from":43, "to":49}, {"from":44, "to":49}, {"from":45, "to":49}, {"from":46, "to":49}, {"from":48, "to":36}, {"from":36, "to":38}, {"from":36, "to":39}, {"from":36, "to":40}, {"from":36, "to":41}, {"from":36, "to":42}, {"from":36, "to":43}, {"from":36, "to":44}, {"from":36, "to":45}, {"from":38, "to":46}, {"from":39, "to":46}, {"from":40, "to":46}, {"from":41, "to":46}, {"from":42, "to":46}, {"from":43, "to":46}, {"from":44, "to":46}, {"from":45, "to":46}, {"from":47, "to":72}, {"from":16, "to":73}, {"from":74, "to":75}, {"from":69, "to":66}, {"from":69, "to":67}, {"from":65, "to":67}, {"from":71, "to":68}, {"from":67, "to":68}, {"from":71, "to":69}, {"from":77, "to":76}, {"from":68, "to":76}, {"from":72, "to":77}, {"from":73, "to":77}, {"from":74, "to":77}, {"from":77, "to":71}, {"from":76, "to":72}, {"from":76, "to":73}, {"from":72, "to":74}, {"from":73, "to":74}, {"from":82, "to":81}, {"from":91, "to":92}, {"from":96, "to":84}, {"from":96, "to":86}, {"from":96, "to":88}, {"from":96, "to":90}, {"from":83, "to":96}, {"from":85, "to":96}, {"from":87, "to":96}, {"from":89, "to":96}, {"from":94, "to":93}, {"from":79, "to":93}, {"from":81, "to":94}, {"from":83, "to":94}, {"from":84, "to":94}, {"from":85, "to":94}, {"from":86, "to":94}, {"from":87, "to":94}, {"from":88, "to":94}, {"from":89, "to":94}, {"from":90, "to":94}, {"from":91, "to":94}, {"from":93, "to":81}, {"from":81, "to":83}, {"from":81, "to":84}, {"from":81, "to":85}, {"from":81, "to":86}, {"from":81, "to":87}, {"from":81, "to":88}, {"from":81, "to":89}, {"from":81, "to":90}, {"from":83, "to":91}, {"from":84, "to":91}, {"from":85, "to":91}, {"from":86, "to":91}, {"from":87, "to":91}, {"from":88, "to":91}, {"from":89, "to":91}, {"from":90, "to":91}, {"from":113, "to":112}, {"from":122, "to":123}, {"from":127, "to":115}, {"from":127, "to":117}, {"from":127, "to":119}, {"from":127, "to":121}, {"from":114, "to":127}, {"from":116, "to":127}, {"from":118, "to":127}, {"from":120, "to":127}, {"from":125, "to":124}, {"from":110, "to":124}, {"from":112, "to":125}, {"from":114, "to":125}, {"from":115, "to":125}, {"from":116, "to":125}, {"from":117, "to":125}, {"from":118, "to":125}, {"from":119, "to":125}, {"from":120, "to":125}, {"from":121, "to":125}, {"from":122, "to":125}, {"from":124, "to":112}, {"from":112, "to":114}, {"from":112, "to":115}, {"from":112, "to":116}, {"from":112, "to":117}, {"from":112, "to":118}, {"from":112, "to":119}, {"from":112, "to":120}, {"from":112, "to":121}, {"from":114, "to":122}, {"from":115, "to":122}, {"from":116, "to":122}, {"from":117, "to":122}, {"from":118, "to":122}, {"from":119, "to":122}, {"from":120, "to":122}, {"from":121, "to":122}, {"from":123, "to":148}, {"from":92, "to":149}, {"from":150, "to":151}, {"from":145, "to":142}, {"from":145, "to":143}, {"from":141, "to":143}, {"from":147, "to":144}, {"from":143, "to":144}, {"from":147, "to":145}, {"from":153, "to":152}, {"from":144, "to":152}, {"from":148, "to":153}, {"from":149, "to":153}, {"from":150, "to":153}, {"from":153, "to":147}, {"from":152, "to":148}, {"from":152, "to":149}, {"from":148, "to":150}, {"from":149, "to":150}, {"from":75, "to":162}, {"from":151, "to":163}, {"from":164, "to":165}, {"from":159, "to":156}, {"from":159, "to":157}, {"from":155, "to":157}, {"from":161, "to":158}, {"from":157, "to":158}, {"from":161, "to":159}, {"from":167, "to":166}, {"from":158, "to":166}, {"from":162, "to":167}, {"from":163, "to":167}, {"from":164, "to":167}, {"from":167, "to":161}, {"from":166, "to":162}, {"from":166, "to":163}, {"from":162, "to":164}, {"from":163, "to":164}, {"from":179, "to":6}, {"from":172, "to":170}, {"from":172, "to":171}, {"from":169, "to":171}, {"from":175, "to":172}, {"from":175, "to":173}, {"from":171, "to":173}, {"from":177, "to":174}, {"from":173, "to":174}, {"from":177, "to":175}, {"from":181, "to":180}, {"from":174, "to":180}, {"from":178, "to":181}, {"from":179, "to":181}, {"from":181, "to":177}, {"from":180, "to":178}, {"from":178, "to":179}, {"from":182, "to":178}, {"from":194, "to":37}, {"from":187, "to":185}, {"from":187, "to":186}, {"from":184, "to":186}, {"from":190, "to":187}, {"from":190, "to":188}, {"from":186, "to":188}, {"from":192, "to":189}, {"from":188, "to":189}, {"from":192, "to":190}, {"from":196, "to":195}, {"from":189, "to":195}, {"from":193, "to":196}, {"from":194, "to":196}, {"from":196, "to":192}, {"from":195, "to":193}, {"from":193, "to":194}, {"from":182, "to":193}, {"from":208, "to":82}, {"from":201, "to":199}, {"from":201, "to":200}, {"from":198, "to":200}, {"from":204, "to":201}, {"from":204, "to":202}, {"from":200, "to":202}, {"from":206, "to":203}, {"from":202, "to":203}, {"from":206, "to":204}, {"from":210, "to":209}, {"from":203, "to":209}, {"from":207, "to":210}, {"from":208, "to":210}, {"from":210, "to":206}, {"from":209, "to":207}, {"from":207, "to":208}, {"from":182, "to":207}, {"from":222, "to":113}, {"from":215, "to":213}, {"from":215, "to":214}, {"from":212, "to":214}, {"from":218, "to":215}, {"from":218, "to":216}, {"from":214, "to":216}, {"from":220, "to":217}, {"from":216, "to":217}, {"from":220, "to":218}, {"from":224, "to":223}, {"from":217, "to":223}, {"from":221, "to":224}, {"from":222, "to":224}, {"from":224, "to":220}, {"from":223, "to":221}, {"from":221, "to":222}, {"from":182, "to":221}, {"from":165, "to":233}, {"from":230, "to":227}, {"from":230, "to":228}, {"from":226, "to":228}, {"from":232, "to":229}, {"from":228, "to":229}, {"from":232, "to":230}, {"from":236, "to":235}, {"from":229, "to":235}, {"from":233, "to":236}, {"from":234, "to":236}, {"from":236, "to":232}, {"from":235, "to":233}, {"from":233, "to":234}, {"from":234, "to":182}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_AFeeder_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":159}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder_1.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":177}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"186"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"287"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":190}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BFeeder_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":362}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder_1.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":380}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"389"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"489"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":393}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":499}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":523}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_1.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":526}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_1.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":528}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"555"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"558"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"707"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":531}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":534}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":539}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":563}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":566}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":625}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":646}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":688}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":693}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":711}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":714}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":717}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_AFeeder_T_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":808}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder_T_1.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":826}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"835"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"935"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":839}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BFeeder_T_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":1010}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder_T_1.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":1028}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1037"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"1138"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1041}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out_T_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":1148}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out_T_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1173}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_T_1.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1176}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_T_1.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":1178}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1205"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1208"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"1357"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1181}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1184}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1189}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1213}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1216}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1275}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1296}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1338}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1343}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1361}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1364}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1367}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_E_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":1393}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_E_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1398}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_E_1.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1402}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_E_1.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":1405}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1411"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1412"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"1414"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1407}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1409}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":95}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":103}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":107}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":110}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":113}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"135"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"144"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":115}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":117}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BLoader_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":298}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":306}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":310}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":313}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":316}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"338"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"347"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":318}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":320}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader_T_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":744}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader_T_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":752}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_T_1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":756}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_T_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":759}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_T_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":762}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"784"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"793"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":764}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":766}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BLoader_T_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":946}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader_T_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":954}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_T_1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":958}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_T_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":961}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_T_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":964}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"986"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"995"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":966}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":968}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":1424}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1432}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_1.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":1436}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_1.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":1439}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"1445"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"1448"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1441}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":1443}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_AFeeder_1.B0":{"name":"kernel_AFeeder_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder_1.B1":{"name":"kernel_AFeeder_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"177"}]}]}}, "kernel_BFeeder_1.B0":{"name":"kernel_BFeeder_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder_1.B1":{"name":"kernel_BFeeder_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"380"}]}]}}, "kernel_Out_1.B0":{"name":"kernel_Out_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_1.B1":{"name":"kernel_Out_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_1.B2":{"name":"kernel_Out_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"523"}]}]}}, "kernel_Out_1.B3":{"name":"kernel_Out_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"526"}]}]}}, "kernel_Out_1.B4":{"name":"kernel_Out_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out_1.B5":{"name":"kernel_Out_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":48, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"528"}]}]}}, "kernel_Out_1.B6":{"name":"kernel_Out_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_AFeeder_T_1.B0":{"name":"kernel_AFeeder_T_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder_T_1.B1":{"name":"kernel_AFeeder_T_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"826"}]}]}}, "kernel_BFeeder_T_1.B0":{"name":"kernel_BFeeder_T_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder_T_1.B1":{"name":"kernel_BFeeder_T_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1028"}]}]}}, "kernel_Out_T_1.B0":{"name":"kernel_Out_T_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_T_1.B1":{"name":"kernel_Out_T_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_T_1.B2":{"name":"kernel_Out_T_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1173"}]}]}}, "kernel_Out_T_1.B3":{"name":"kernel_Out_T_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1176"}]}]}}, "kernel_Out_T_1.B4":{"name":"kernel_Out_T_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out_T_1.B5":{"name":"kernel_Out_T_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":48, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1178"}]}]}}, "kernel_Out_T_1.B6":{"name":"kernel_Out_T_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_E_1.B0":{"name":"kernel_E_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_E_1.B1":{"name":"kernel_E_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_E_1.B2":{"name":"kernel_E_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1398"}]}]}}, "kernel_E_1.B3":{"name":"kernel_E_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1402"}]}]}}, "kernel_E_1.B4":{"name":"kernel_E_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_E_1.B5":{"name":"kernel_E_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1405"}]}]}}, "kernel_E_1.B6":{"name":"kernel_E_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader_1.B0":{"name":"kernel_ALoader_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_1.B1":{"name":"kernel_ALoader_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_1.B2":{"name":"kernel_ALoader_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"103"}]}]}}, "kernel_ALoader_1.B3":{"name":"kernel_ALoader_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader_1.B4":{"name":"kernel_ALoader_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"107"}]}]}}, "kernel_ALoader_1.B5":{"name":"kernel_ALoader_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"110"}]}]}}, "kernel_ALoader_1.B6":{"name":"kernel_ALoader_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader_1.B7":{"name":"kernel_ALoader_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"113"}]}]}}, "kernel_ALoader_1.B8":{"name":"kernel_ALoader_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BLoader_1.B0":{"name":"kernel_BLoader_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_1.B1":{"name":"kernel_BLoader_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_1.B2":{"name":"kernel_BLoader_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"306"}]}]}}, "kernel_BLoader_1.B3":{"name":"kernel_BLoader_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader_1.B4":{"name":"kernel_BLoader_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"310"}]}]}}, "kernel_BLoader_1.B5":{"name":"kernel_BLoader_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"313"}]}]}}, "kernel_BLoader_1.B6":{"name":"kernel_BLoader_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader_1.B7":{"name":"kernel_BLoader_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"316"}]}]}}, "kernel_BLoader_1.B8":{"name":"kernel_BLoader_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_ALoader_T_1.B0":{"name":"kernel_ALoader_T_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_T_1.B1":{"name":"kernel_ALoader_T_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_T_1.B2":{"name":"kernel_ALoader_T_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"752"}]}]}}, "kernel_ALoader_T_1.B3":{"name":"kernel_ALoader_T_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader_T_1.B4":{"name":"kernel_ALoader_T_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"756"}]}]}}, "kernel_ALoader_T_1.B5":{"name":"kernel_ALoader_T_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"759"}]}]}}, "kernel_ALoader_T_1.B6":{"name":"kernel_ALoader_T_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader_T_1.B7":{"name":"kernel_ALoader_T_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"762"}]}]}}, "kernel_ALoader_T_1.B8":{"name":"kernel_ALoader_T_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BLoader_T_1.B0":{"name":"kernel_BLoader_T_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_T_1.B1":{"name":"kernel_BLoader_T_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_T_1.B2":{"name":"kernel_BLoader_T_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"954"}]}]}}, "kernel_BLoader_T_1.B3":{"name":"kernel_BLoader_T_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader_T_1.B4":{"name":"kernel_BLoader_T_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"958"}]}]}}, "kernel_BLoader_T_1.B5":{"name":"kernel_BLoader_T_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"961"}]}]}}, "kernel_BLoader_T_1.B6":{"name":"kernel_BLoader_T_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader_T_1.B7":{"name":"kernel_BLoader_T_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":136, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"964"}]}]}}, "kernel_BLoader_T_1.B8":{"name":"kernel_BLoader_T_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_unloader_1.B0":{"name":"kernel_unloader_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_1.B1":{"name":"kernel_unloader_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_1.B2":{"name":"kernel_unloader_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1432"}]}]}}, "kernel_unloader_1.B3":{"name":"kernel_unloader_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1436"}]}]}}, "kernel_unloader_1.B4":{"name":"kernel_unloader_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader_1.B5":{"name":"kernel_unloader_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"1439"}]}]}}, "kernel_unloader_1.B6":{"name":"kernel_unloader_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_AFeeder_1":{"debug":[{"filename":"a.cl", "line":159}], "loop_hierachy":{"kernel_AFeeder_1__no_loop":["kernel_AFeeder_1.B0"], "kernel_AFeeder_1.B1":["kernel_AFeeder_1.B1"]}}, "kernel_BFeeder_1":{"debug":[{"filename":"a.cl", "line":362}], "loop_hierachy":{"kernel_BFeeder_1__no_loop":["kernel_BFeeder_1.B0"], "kernel_BFeeder_1.B1":["kernel_BFeeder_1.B1"]}}, "kernel_Out_1":{"debug":[{"filename":"a.cl", "line":499}], "loop_hierachy":{"kernel_Out_1__no_loop":["kernel_Out_1.B0", "kernel_Out_1.B1"], "kernel_Out_1.B2":["kernel_Out_1.B2", "kernel_Out_1.B3", "kernel_Out_1.B4"], "kernel_Out_1.B3":["kernel_Out_1.B3", "kernel_Out_1.B5", "kernel_Out_1.B6"], "kernel_Out_1.B5":["kernel_Out_1.B5"]}}, "kernel_AFeeder_T_1":{"debug":[{"filename":"a.cl", "line":808}], "loop_hierachy":{"kernel_AFeeder_T_1__no_loop":["kernel_AFeeder_T_1.B0"], "kernel_AFeeder_T_1.B1":["kernel_AFeeder_T_1.B1"]}}, "kernel_BFeeder_T_1":{"debug":[{"filename":"a.cl", "line":1010}], "loop_hierachy":{"kernel_BFeeder_T_1__no_loop":["kernel_BFeeder_T_1.B0"], "kernel_BFeeder_T_1.B1":["kernel_BFeeder_T_1.B1"]}}, "kernel_Out_T_1":{"debug":[{"filename":"a.cl", "line":1148}], "loop_hierachy":{"kernel_Out_T_1__no_loop":["kernel_Out_T_1.B0", "kernel_Out_T_1.B1"], "kernel_Out_T_1.B2":["kernel_Out_T_1.B2", "kernel_Out_T_1.B3", "kernel_Out_T_1.B4"], "kernel_Out_T_1.B3":["kernel_Out_T_1.B3", "kernel_Out_T_1.B5", "kernel_Out_T_1.B6"], "kernel_Out_T_1.B5":["kernel_Out_T_1.B5"]}}, "kernel_E_1":{"debug":[{"filename":"a.cl", "line":1393}], "loop_hierachy":{"kernel_E_1__no_loop":["kernel_E_1.B0", "kernel_E_1.B1"], "kernel_E_1.B2":["kernel_E_1.B2", "kernel_E_1.B3", "kernel_E_1.B4"], "kernel_E_1.B3":["kernel_E_1.B3", "kernel_E_1.B5", "kernel_E_1.B6"], "kernel_E_1.B5":["kernel_E_1.B5"]}}, "kernel_ALoader_1":{"debug":[{"filename":"a.cl", "line":95}], "loop_hierachy":{"kernel_ALoader_1__no_loop":["kernel_ALoader_1.B0", "kernel_ALoader_1.B1"], "kernel_ALoader_1.B2":["kernel_ALoader_1.B2", "kernel_ALoader_1.B4", "kernel_ALoader_1.B3"], "kernel_ALoader_1.B4":["kernel_ALoader_1.B4", "kernel_ALoader_1.B5", "kernel_ALoader_1.B6"], "kernel_ALoader_1.B5":["kernel_ALoader_1.B5", "kernel_ALoader_1.B7", "kernel_ALoader_1.B8"], "kernel_ALoader_1.B7":["kernel_ALoader_1.B7"]}}, "kernel_BLoader_1":{"debug":[{"filename":"a.cl", "line":298}], "loop_hierachy":{"kernel_BLoader_1__no_loop":["kernel_BLoader_1.B0", "kernel_BLoader_1.B1"], "kernel_BLoader_1.B2":["kernel_BLoader_1.B2", "kernel_BLoader_1.B4", "kernel_BLoader_1.B3"], "kernel_BLoader_1.B4":["kernel_BLoader_1.B4", "kernel_BLoader_1.B5", "kernel_BLoader_1.B6"], "kernel_BLoader_1.B5":["kernel_BLoader_1.B5", "kernel_BLoader_1.B7", "kernel_BLoader_1.B8"], "kernel_BLoader_1.B7":["kernel_BLoader_1.B7"]}}, "kernel_ALoader_T_1":{"debug":[{"filename":"a.cl", "line":744}], "loop_hierachy":{"kernel_ALoader_T_1__no_loop":["kernel_ALoader_T_1.B0", "kernel_ALoader_T_1.B1"], "kernel_ALoader_T_1.B2":["kernel_ALoader_T_1.B2", "kernel_ALoader_T_1.B4", "kernel_ALoader_T_1.B3"], "kernel_ALoader_T_1.B4":["kernel_ALoader_T_1.B4", "kernel_ALoader_T_1.B5", "kernel_ALoader_T_1.B6"], "kernel_ALoader_T_1.B5":["kernel_ALoader_T_1.B5", "kernel_ALoader_T_1.B7", "kernel_ALoader_T_1.B8"], "kernel_ALoader_T_1.B7":["kernel_ALoader_T_1.B7"]}}, "kernel_BLoader_T_1":{"debug":[{"filename":"a.cl", "line":946}], "loop_hierachy":{"kernel_BLoader_T_1__no_loop":["kernel_BLoader_T_1.B0", "kernel_BLoader_T_1.B1"], "kernel_BLoader_T_1.B2":["kernel_BLoader_T_1.B2", "kernel_BLoader_T_1.B4", "kernel_BLoader_T_1.B3"], "kernel_BLoader_T_1.B4":["kernel_BLoader_T_1.B4", "kernel_BLoader_T_1.B5", "kernel_BLoader_T_1.B6"], "kernel_BLoader_T_1.B5":["kernel_BLoader_T_1.B5", "kernel_BLoader_T_1.B7", "kernel_BLoader_T_1.B8"], "kernel_BLoader_T_1.B7":["kernel_BLoader_T_1.B7"]}}, "kernel_unloader_1":{"debug":[{"filename":"a.cl", "line":1424}], "loop_hierachy":{"kernel_unloader_1__no_loop":["kernel_unloader_1.B0", "kernel_unloader_1.B1"], "kernel_unloader_1.B2":["kernel_unloader_1.B2", "kernel_unloader_1.B3", "kernel_unloader_1.B4"], "kernel_unloader_1.B3":["kernel_unloader_1.B3", "kernel_unloader_1.B5", "kernel_unloader_1.B6"], "kernel_unloader_1.B5":["kernel_unloader_1.B5"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder_1", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":159}]]}, {"name":"kernel_AFeeder_T_1", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":808}]]}, {"name":"kernel_ALoader_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":95}]]}, {"name":"kernel_ALoader_T_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":744}]]}, {"name":"kernel_BFeeder_1", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":362}]]}, {"name":"kernel_BFeeder_T_1", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":1010}]]}, {"name":"kernel_BLoader_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":298}]]}, {"name":"kernel_BLoader_T_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":946}]]}, {"name":"kernel_E_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":1393}]]}, {"name":"kernel_Out_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":499}]]}, {"name":"kernel_Out_T_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":1148}]]}, {"name":"kernel_unloader_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":1424}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder_1", "data":[5692, 12653, 104, 0, 170], "debug":[[{"filename":"a.cl", "line":159}]]}, {"name":"kernel_AFeeder_T_1", "data":[5802, 13517, 104, 0, 152], "debug":[[{"filename":"a.cl", "line":808}]]}, {"name":"kernel_ALoader_1", "data":[4245, 7062, 17, 1.5, 78], "debug":[[{"filename":"a.cl", "line":95}]]}, {"name":"kernel_ALoader_T_1", "data":[4294, 7067, 17, 1.5, 62], "debug":[[{"filename":"a.cl", "line":744}]]}, {"name":"kernel_BFeeder_1", "data":[5841, 13582, 104, 0, 152], "debug":[[{"filename":"a.cl", "line":362}]]}, {"name":"kernel_BFeeder_T_1", "data":[5818, 13517, 104, 0, 152], "debug":[[{"filename":"a.cl", "line":1010}]]}, {"name":"kernel_BLoader_1", "data":[4295, 7020, 17, 1.5, 62], "debug":[[{"filename":"a.cl", "line":298}]]}, {"name":"kernel_BLoader_T_1", "data":[4245, 7062, 17, 1.5, 78], "debug":[[{"filename":"a.cl", "line":946}]]}, {"name":"kernel_E_1", "data":[2137, 2985, 0, 8, 30], "debug":[[{"filename":"a.cl", "line":1393}]]}, {"name":"kernel_Out_1", "data":[13696, 34759, 120, 513.5, 343], "debug":[[{"filename":"a.cl", "line":499}]]}, {"name":"kernel_Out_T_1", "data":[13806, 35078, 120, 513.5, 339], "debug":[[{"filename":"a.cl", "line":1148}]]}, {"name":"kernel_unloader_1", "data":[2892, 5818, 0, 0, 61], "debug":[[{"filename":"a.cl", "line":1424}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[74101, 162531, 724, 1040, 1689]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1720, 2581, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[165, 33112, 0, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[210486, 370743, 1184, 1040, 1689], "data_percent":[24.6355, 21.6961, 43.6417, 68.5771]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Thu Sep 15 08:54:19 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u114360/t2sp/t2s/tests/performance/csyr2k/bitstream/a10/a.cl","line":166}]],"details":["/home/u114360/t2sp/t2s/tests/performance/csyr2k/bitstream/a10/a.cl:166:62: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[252.00 ,504.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[99258.4 ,259555 ,720 ,1040 ,1416  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[65.0 ,150 ,0 ,0 ,0]  },  {"name":"kernel_AFeeder_1","data":[7859.4 ,18487 ,104 ,0 ,170]  },  {"name":"kernel_AFeeder_T_1","data":[7842.4 ,19382 ,104 ,0 ,152]  },  {"name":"kernel_ALoader_1","data":[3141.4 ,5586 ,16 ,1 ,21]  },  {"name":"kernel_ALoader_T_1","data":[2690.0 ,5549 ,16 ,1 ,19]  },  {"name":"kernel_BFeeder_1","data":[7817.5 ,19436 ,104 ,0 ,152]  },  {"name":"kernel_BFeeder_T_1","data":[7832.4 ,19360 ,104 ,0 ,152]  },  {"name":"kernel_BLoader_1","data":[2696.2 ,5537 ,16 ,1 ,19]  },  {"name":"kernel_BLoader_T_1","data":[2739.2 ,5531 ,16 ,1 ,21]  },  {"name":"kernel_E_1","data":[1273.2 ,2175 ,0 ,8 ,17]  },  {"name":"kernel_Out_1","data":[26162.4 ,75894 ,120 ,514 ,328]  },  {"name":"kernel_Out_T_1","data":[26232.0 ,76373 ,120 ,514 ,324]  },  {"name":"kernel_unloader_1","data":[2907.3 ,6095 ,0 ,0 ,41]  }]}}';
var fileJSON=[{"path":"/home/u114360/t2sp/t2s/tests/performance/csyr2k/bitstream/a10/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u114360/t2sp/t2s/tests/performance/csyr2k/bitstream/a10/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) { return isnan(x); }\012inline bool is_inf_f32(float x) { return isinf(x); }\012inline bool is_finite_f32(float x) { return isfinite(x); }\012#define sqrt_f32 sqrt\012#define sin_f32 sin\012#define cos_f32 cos\012#define exp_f32 exp\012#define log_f32 log\012#define abs_f32 fabs\012#define floor_f32 floor\012#define ceil_f32 ceil\012#define round_f32 round\012#define trunc_f32 trunc\012#define pow_f32 pow\012#define asin_f32 asin\012#define acos_f32 acos\012#define tan_f32 tan\012#define atan_f32 atan\012#define atan2_f32 atan2\012#define sinh_f32 sinh\012#define asinh_f32 asinh\012#define cosh_f32 cosh\012#define acosh_f32 acosh\012#define tanh_f32 tanh\012#define atanh_f32 atanh\012#define fast_inverse_f32 native_recip\012#define fast_inverse_sqrt_f32 native_rsqrt\012typedef float2 complex;\012typedef union {\012    float4 t;\012    float2 s[2];\012} complex2;\012typedef union {\012    float8 t;\012    float2 s[4];\012} complex4;\012typedef union {\012    float16 t;\012    float2 s[8];\012} complex8;\012inline float2 conjugate(float2 x) { return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) { return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) { return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) { return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012#define __address_space___shared __local\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012channel complex8 _ALoader_channel __attribute__((depth(0)));\012typedef struct\012{\012    complex8 s[4];\012} _AFeeder_channel_array_t;\012channel _AFeeder_channel_array_t _AFeeder_channel __attribute__((depth(0)));\012channel complex8 _BLoader_channel __attribute__((depth(0)));\012typedef struct\012{\012    complex8 s[4];\012} _BFeeder_channel_array_t;\012channel _BFeeder_channel_array_t _BFeeder_channel __attribute__((depth(0)));\012channel complex4 _Out_channel __attribute__((depth(0)));\012channel complex8 _ALoader_T_channel __attribute__((depth(0)));\012typedef struct\012{\012    complex8 s[4];\012} _AFeeder_T_channel_array_t;\012channel _AFeeder_T_channel_array_t _AFeeder_T_channel __attribute__((depth(0)));\012channel complex8 _BLoader_T_channel __attribute__((depth(0)));\012typedef struct\012{\012    complex8 s[4];\012} _BFeeder_T_channel_array_t;\012channel _BFeeder_T_channel_array_t _BFeeder_T_channel __attribute__((depth(0)));\012channel complex4 _Out_T_channel __attribute__((depth(0)));\012channel complex4 _E_channel __attribute__((depth(0)));\012// Address spaces for kernel_ALoader_1\012#define __address_space__ASerializer_mem_channel __global\012__kernel void kernel_ALoader_1(\012    const int _A_extent_0,\012    const int _A_extent_1,\012    const int _B_extent_0,\012    __address_space__ASerializer_mem_channel const complex *restrict _ASerializer_mem_channel)\012{\012    int _747 = _A_extent_1 >> 7;\012    int _748 = _747 + 1;\012    for (int _ALoader_s0_i = 0; _ALoader_s0_i < 0 + _748; _ALoader_s0_i++)\012    {\012        int _749 = _B_extent_0 >> 7;\012        int _750 = _749 - _ALoader_s0_i + ((_ALoader_s0_i < _747) ? 0 : 1);\012        for (int _ALoader_s0_j = _ALoader_s0_i; _ALoader_s0_j < _ALoader_s0_i + _750; _ALoader_s0_j++)\012        {\012            int _751 = _A_extent_0 >> 7;\012            for (int _ALoader_s0_k = 0; _ALoader_s0_k < 0 + _751; _ALoader_s0_k++)\012            {\012#pragma loop_coalesce 3\012                for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 16; _ALoader_s0_kk++)\012                {\012                    for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 32; _ALoader_s0_ii++)\012                    {\012                        for (int _ALoader_s0_iii = 0; _ALoader_s0_iii < 0 + 4; _ALoader_s0_iii++)\012                        {\012                            bool _752 = _ALoader_s0_j == _ALoader_s0_i;\012                            bool _753 = _ALoader_s0_k == 0;\012                            bool _754 = _752 && _753;\012                            int _765 = _A_extent_1 >> 7;\012                            bool _766 = _ALoader_s0_i < _765;\012                            bool _767 = _754 || _766;\012                            if (_767)\012                            {\012                                complex8 _768;\012                                int _769 = _A_extent_1 >> 7;\012                                bool _770 = _ALoader_s0_i < _769;\012                                if (_770)\012                                {\012                                    int _21 = _ALoader_s0_iii * 8 + _ALoader_s0_ii * 32 + _ALoader_s0_kk * 1024;\012                                    int _22 = _21 + _ALoader_s0_k * 16384;\012                                    int _23 = _22 + _ALoader_s0_i * 16384 * _751;\012                                    complex8 _784 = {vload16(0, (__address_space__ASerializer_mem_channel float *)(_ASerializer_mem_channel + _23))};\012                                    _768 = _784;\012                                } // if _770\012                                else\012                                {\012                                    float _34 = float_from_bits(0 /* 0 */);\012                                    _768.t = _34;\012                                } // if _770 else\012                                complex8 _787 = _768;\012                                write_channel_intel(_ALoader_channel, _787);\012                                (void)_787;\012                            } // if _767\012                        }     // for _ALoader_s0_iii\012                    }         // for _ALoader_s0_ii\012                }             // for _ALoader_s0_kk\012            }                 // for _ALoader_s0_k\012        }                     // for _ALoader_s0_j\012    }                         // for _ALoader_s0_i\012} // kernel kernel_ALoader_1\012#undef __address_space__ASerializer_mem_channel\012// Address spaces for kernel_AFeeder_1\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void\012kernel_AFeeder_1()\012{\012    _AFeeder_channel_array_t _AFeeder_channel_array;\012    complex8 _AFeeder_value_shreg;\012    uint _AFeeder_time_stamp_shreg;\012    complex8 _AFeeder_in_v_temp;\012    uint _AFeeder_cycle_temp;\012    complex8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _AFeeder_DB_0_ibuffer[2][16][32][4];\012#pragma unroll\012    for (int _AFeeder_s0_jjj_init = 0; _AFeeder_s0_jjj_init < 0 + 4; _AFeeder_s0_jjj_init++)\012    {\012        bool _790 = _AFeeder_s0_jjj_init == 0;\012        if (_790)\012        {\012            uint _791 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            _AFeeder_cycle_temp = _791;\012        } // if _790\012    }     // for _AFeeder_s0_jjj_init\012    while (1)\012    {\012        uint _792 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012        uint _793 = _AFeeder_cycle_temp;\012        uint _794 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012        uint _795 = _793 & _794;\012        bool _796 = _792 <= _795;\012        if (_796)\012        {\012            complex8 __797 = read_channel_intel(_ALoader_channel);\012            _AFeeder_in_v_temp = __797;\012        } // if _796\012#pragma unroll\012        for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 4; _AFeeder_s0_buf++)\012        {\012            bool _798 = _AFeeder_s0_buf == 0;\012            if (_798)\012            {\012                complex8 _799 = _AFeeder_in_v_temp;\012                _AFeeder_value_shreg = _799;\012                (void)_799;\012                uint _800 = _AFeeder_cycle_temp;\012                _AFeeder_time_stamp_shreg = _800;\012                (void)_800;\012            } // if _798\012            else\012            {\012                complex8 _802 = _AFeeder_value_shreg;\012                _AFeeder_value_shreg = _802;\012                (void)_802;\012                uint _804 = _AFeeder_time_stamp_shreg;\012                _AFeeder_time_stamp_shreg = _804;\012                (void)_804;\012            } // if _798 else\012            complex8 _806 = _AFeeder_value_shreg;\012            complex8 _807 = __fpga_reg(__fpga_reg(_806));\012            _AFeeder_value_shreg = _807;\012            (void)_807;\012            uint _809 = _AFeeder_time_stamp_shreg;\012            uint _810 = __fpga_reg(__fpga_reg(_809));\012            _AFeeder_time_stamp_shreg = _810;\012            (void)_810;\012            uint _811 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            uint _813 = _AFeeder_time_stamp_shreg;\012            uint _814 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012            uint _815 = _813 & _814;\012            bool _816 = _811 <= _815;\012            if (_816)\012            {\012                uint _818 = _AFeeder_time_stamp_shreg;\012                uint _819 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _820 = _818 & _819;\012                uint _821 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                uint _822 = _820 - _821;\012                uint _823 = (uint)(ADD_UINT64_T_SUFFIX(3));\012                uint _824 = _822 & _823;\012                int _825 = (int)(_824);\012                bool _826 = _AFeeder_s0_buf == _825;\012                if (_826)\012                {\012                    complex8 _828 = _AFeeder_value_shreg;\012                    uint _830 = _AFeeder_time_stamp_shreg;\012                    uint _831 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                    uint _832 = _830 >> _831;\012                    uint _833 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                    uint _834 = _832 & _833;\012                    bool _835 = (bool)(_834);\012                    uint _837 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                    uint _838 = _830 & _837;\012                    uint _839 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                    uint _840 = _838 - _839;\012                    int _841 = (int)(_840);\012                    int _842 = _841 >> 7;\012                    int _844 = _841 >> 2;\012                    int _845 = _844 & 31;\012                    _AFeeder_DB_0_ibuffer[_835][_842][_845][_AFeeder_s0_buf] = _828;\012                } // if _826\012            }     // if _816\012            uint _846 = (uint)(ADD_UINT64_T_SUFFIX(0));\012            uint _848 = _AFeeder_time_stamp_shreg;\012            uint _849 = (uint)(ADD_UINT64_T_SUFFIX(14));\012            uint _850 = _848 >> _849;\012            bool _851 = _846 < _850;\012            if (_851)\012            {\012                uint _853 = _AFeeder_time_stamp_shreg;\012                uint _854 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                uint _855 = _853 >> _854;\012                uint _856 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                uint _857 = _855 & _856;\012                bool _858 = (bool)(_857);\012                bool _859 = !(_858);\012                uint _861 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _862 = _853 & _861;\012                int _863 = (int)(_862);\012                int _864 = _863 >> 10;\012                int _866 = _863 >> 5;\012                int _867 = _866 & 31;\012                complex8 _868 = _AFeeder_DB_0_ibuffer[_859][_864][_867][_AFeeder_s0_buf];\012                _AFeeder_channel_array.s[_AFeeder_s0_buf] = _868;\012                (void)_AFeeder_s0_buf;\012            } // if _851\012        }     // for _AFeeder_s0_buf\012        uint _869 = (uint)(ADD_UINT64_T_SUFFIX(0));\012        uint _871 = _AFeeder_time_stamp_shreg;\012        uint _872 = (uint)(ADD_UINT64_T_SUFFIX(14));\012        uint _873 = _871 >> _872;\012        bool _874 = _869 < _873;\012        if (_874)\012        {\012            write_channel_intel(_AFeeder_channel, _AFeeder_channel_array);\012            (void)_AFeeder_channel_array;\012        } // if _874\012        uint _875 = _AFeeder_cycle_temp;\012        uint _876 = (uint)(ADD_UINT64_T_SUFFIX(1));\012        uint _877 = _875 + _876;\012        _AFeeder_cycle_temp = _877;\012    } // while _AFeeder_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder_1\012// Address spaces for kernel_BLoader_1\012#define __address_space__BSerializer_mem_channel __global\012__kernel void kernel_BLoader_1(\012    const int _A_extent_0,\012    const int _A_extent_1,\012    const int _B_extent_0,\012    __address_space__BSerializer_mem_channel const complex *restrict _BSerializer_mem_channel)\012{\012    int _879 = _A_extent_1 >> 7;\012    int _880 = _879 + 1;\012    for (int _BLoader_s0_i = 0; _BLoader_s0_i < 0 + _880; _BLoader_s0_i++)\012    {\012        int _881 = _B_extent_0 >> 7;\012        int _882 = _881 - _BLoader_s0_i + ((_BLoader_s0_i < _879) ? 0 : 1);\012        for (int _BLoader_s0_j = _BLoader_s0_i; _BLoader_s0_j < _BLoader_s0_i + _882; _BLoader_s0_j++)\012        {\012            int _883 = _A_extent_0 >> 7;\012            for (int _BLoader_s0_k = 0; _BLoader_s0_k < 0 + _883; _BLoader_s0_k++)\012            {\012#pragma loop_coalesce 3\012                for (int _BLoader_s0_kk = 0; _BLoader_s0_kk < 0 + 16; _BLoader_s0_kk++)\012                {\012                    for (int _BLoader_s0_jj = 0; _BLoader_s0_jj < 0 + 32; _BLoader_s0_jj++)\012                    {\012                        for (int _BLoader_s0_jjj = 0; _BLoader_s0_jjj < 0 + 4; _BLoader_s0_jjj++)\012                        {\012                            bool _884 = _BLoader_s0_j == _BLoader_s0_i;\012                            bool _885 = _BLoader_s0_k == 0;\012                            bool _886 = _884 && _885;\012                            int _897 = _A_extent_1 >> 7;\012                            bool _898 = _BLoader_s0_i < _897;\012                            bool _899 = _886 || _898;\012                            if (_899)\012                            {\012                                complex8 _900;\012                                int _901 = _A_extent_1 >> 7;\012                                bool _902 = _BLoader_s0_i < _901;\012                                if (_902)\012                                {\012                                    int _18 = _BLoader_s0_jjj * 8 + _BLoader_s0_jj * 32 + _BLoader_s0_kk * 1024;\012                                    int _19 = _18 + _BLoader_s0_k * 16384;\012                                    int _20 = _19 + _BLoader_s0_j * 16384 * _883;\012                                    complex8 _911 = {vload16(0, (__address_space__BSerializer_mem_channel float *)(_BSerializer_mem_channel + _20))};\012                                    _900 = _911;\012                                } // if _902\012                                else\012                                {\012                                    float _34 = float_from_bits(0 /* 0 */);\012                                    _900.t = _34;\012                                } // if _902 else\012                                complex8 _914 = _900;\012                                write_channel_intel(_BLoader_channel, _914);\012                                (void)_914;\012                            } // if _899\012                        }     // for _BLoader_s0_jjj\012                    }         // for _BLoader_s0_jj\012                }             // for _BLoader_s0_kk\012            }                 // for _BLoader_s0_k\012        }                     // for _BLoader_s0_j\012    }                         // for _BLoader_s0_i\012} // kernel kernel_BLoader_1\012#undef __address_space__BSerializer_mem_channel\012// Address spaces for kernel_BFeeder_1\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void\012kernel_BFeeder_1()\012{\012    _BFeeder_channel_array_t _BFeeder_channel_array;\012    complex8 _BFeeder_value_shreg;\012    uint _BFeeder_time_stamp_shreg;\012    complex8 _BFeeder_in_v_temp;\012    uint _BFeeder_cycle_temp;\012    complex8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _BFeeder_DB_0_ibuffer[2][16][32][4];\012#pragma unroll\012    for (int _BFeeder_s0_iii_init = 0; _BFeeder_s0_iii_init < 0 + 4; _BFeeder_s0_iii_init++)\012    {\012        bool _917 = _BFeeder_s0_iii_init == 0;\012        if (_917)\012        {\012            uint _918 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            _BFeeder_cycle_temp = _918;\012        } // if _917\012    }     // for _BFeeder_s0_iii_init\012    while (1)\012    {\012        uint _919 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012        uint _920 = _BFeeder_cycle_temp;\012        uint _921 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012        uint _922 = _920 & _921;\012        bool _923 = _919 <= _922;\012        if (_923)\012        {\012            complex8 __924 = read_channel_intel(_BLoader_channel);\012            _BFeeder_in_v_temp = __924;\012        } // if _923\012#pragma unroll\012        for (int _BFeeder_s0_buf = 0; _BFeeder_s0_buf < 0 + 4; _BFeeder_s0_buf++)\012        {\012            bool _925 = _BFeeder_s0_buf == 0;\012            if (_925)\012            {\012                complex8 _926 = _BFeeder_in_v_temp;\012                _BFeeder_value_shreg = _926;\012                (void)_926;\012                uint _927 = _BFeeder_cycle_temp;\012                _BFeeder_time_stamp_shreg = _927;\012                (void)_927;\012            } // if _925\012            else\012            {\012                complex8 _929 = _BFeeder_value_shreg;\012                _BFeeder_value_shreg = _929;\012                (void)_929;\012                uint _931 = _BFeeder_time_stamp_shreg;\012                _BFeeder_time_stamp_shreg = _931;\012                (void)_931;\012            } // if _925 else\012            complex8 _933 = _BFeeder_value_shreg;\012            complex8 _934 = __fpga_reg(__fpga_reg(_933));\012            _BFeeder_value_shreg = _934;\012            (void)_934;\012            uint _936 = _BFeeder_time_stamp_shreg;\012            uint _937 = __fpga_reg(__fpga_reg(_936));\012            _BFeeder_time_stamp_shreg = _937;\012            (void)_937;\012            uint _938 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            uint _940 = _BFeeder_time_stamp_shreg;\012            uint _941 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012            uint _942 = _940 & _941;\012            bool _943 = _938 <= _942;\012            if (_943)\012            {\012                uint _945 = _BFeeder_time_stamp_shreg;\012                uint _946 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _947 = _945 & _946;\012                uint _948 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                uint _949 = _947 - _948;\012                uint _950 = (uint)(ADD_UINT64_T_SUFFIX(3));\012                uint _951 = _949 & _950;\012                int _952 = (int)(_951);\012                bool _953 = _BFeeder_s0_buf == _952;\012                if (_953)\012                {\012                    complex8 _955 = _BFeeder_value_shreg;\012                    uint _957 = _BFeeder_time_stamp_shreg;\012                    uint _958 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                    uint _959 = _957 >> _958;\012                    uint _960 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                    uint _961 = _959 & _960;\012                    bool _962 = (bool)(_961);\012                    uint _964 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                    uint _965 = _957 & _964;\012                    uint _966 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                    uint _967 = _965 - _966;\012                    int _968 = (int)(_967);\012                    int _969 = _968 >> 7;\012                    int _971 = _968 >> 2;\012                    int _972 = _971 & 31;\012                    _BFeeder_DB_0_ibuffer[_962][_969][_972][_BFeeder_s0_buf] = _955;\012                } // if _953\012            }     // if _943\012            uint _973 = (uint)(ADD_UINT64_T_SUFFIX(0));\012            uint _975 = _BFeeder_time_stamp_shreg;\012            uint _976 = (uint)(ADD_UINT64_T_SUFFIX(14));\012            uint _977 = _975 >> _976;\012            bool _978 = _973 < _977;\012            if (_978)\012            {\012                uint _980 = _BFeeder_time_stamp_shreg;\012                uint _981 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                uint _982 = _980 >> _981;\012                uint _983 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                uint _984 = _982 & _983;\012                bool _985 = (bool)(_984);\012                bool _986 = !(_985);\012                uint _988 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _989 = _980 & _988;\012                int _990 = (int)(_989);\012                int _991 = _990 >> 10;\012                int _993 = _990 & 31;\012                complex8 _994 = _BFeeder_DB_0_ibuffer[_986][_991][_993][_BFeeder_s0_buf];\012                _BFeeder_channel_array.s[_BFeeder_s0_buf] = _994;\012                (void)_BFeeder_s0_buf;\012            } // if _978\012        }     // for _BFeeder_s0_buf\012        uint _995 = (uint)(ADD_UINT64_T_SUFFIX(0));\012        uint _997 = _BFeeder_time_stamp_shreg;\012        uint _998 = (uint)(ADD_UINT64_T_SUFFIX(14));\012        uint _999 = _997 >> _998;\012        bool _1000 = _995 < _999;\012        if (_1000)\012        {\012            write_channel_intel(_BFeeder_channel, _BFeeder_channel_array);\012            (void)_BFeeder_channel_array;\012        } // if _1000\012        uint _1001 = _BFeeder_cycle_temp;\012        uint _1002 = (uint)(ADD_UINT64_T_SUFFIX(1));\012        uint _1003 = _1001 + _1002;\012        _BFeeder_cycle_temp = _1003;\012    } // while _BFeeder_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder_1\012// Address spaces for kernel_Out_1\012__kernel void kernel_Out_1(\012    const int _A_extent_0,\012    const int _A_extent_1,\012    const int _B_extent_0)\012{\012    _BFeeder_channel_array_t _BFeeder_channel_array;\012    _AFeeder_channel_array_t _AFeeder_channel_array;\012    // produce Z\012    complex _Z_shreg[1024][4][4];\012    complex _Z_pipe_shreg[4][3073];\012    // produce Y\012    complex8 _Y_shreg[4];\012    complex _Z_temp[4][4];\012    // produce X\012    complex8 _X_shreg[4];\012    complex _Z_shreg_temp;\012    int _Z_pipe_iter_temp;\012    int _Z_pipe_base_temp;\012    _Z_pipe_iter_temp = 4096;\012    _Z_pipe_base_temp = 0;\012    int _244 = _A_extent_1 >> 7;\012    int _246 = _B_extent_0 >> 7;\012    int _243 = (2 * _246 - _244 + 1) * _244 / 2;\012    int _245 = _243 + 1;\012    for (int _X_s0_i_j = 0; _X_s0_i_j < 0 + _245; _X_s0_i_j++)\012    {\012        int _1009 = _A_extent_0 >> 7;\012        for (int _X_s0_k = 0; _X_s0_k < 0 + _1009; _X_s0_k++)\012        {\012            for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 16384; _X_s0_kk_ii_jj++)\012            {\012#pragma unroll\012                for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 4; _dummy__1_s0_iii++)\012                {\012#pragma unroll\012                    for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 4; _dummy_s0_jjj++)\012                    {\012                        complex _1011 = _Z_shreg[1023][_dummy_s0_jjj][_dummy__1_s0_iii];\012                        _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _1011;\012#pragma unroll\012                        for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012                        {\012                            int _1012 = 1023 - _dummy__2_s0_l1;\012                            int _1013 = 1022 - _dummy__2_s0_l1;\012                            complex _1015 = _Z_shreg[_1013][_dummy_s0_jjj][_dummy__1_s0_iii];\012                            _Z_shreg[_1012][_dummy_s0_jjj][_dummy__1_s0_iii] = _1015;\012                            (void)_1015;\012                        } // for _dummy__2_s0_l1\012                        complex _1016 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012                        _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _1016;\012                        (void)_1016;\012                    } // for _dummy_s0_jjj\012                }     // for _dummy__1_s0_iii\012                bool _1018 = _X_s0_i_j < _243;\012                if (_1018)\012                {\012                    _BFeeder_channel_array_t __1019 = read_channel_intel(_BFeeder_channel);\012                    _BFeeder_channel_array = __1019;\012                    (void)__1019;\012                    _AFeeder_channel_array_t __1020 = read_channel_intel(_AFeeder_channel);\012                    _AFeeder_channel_array = __1020;\012                    (void)__1020;\012                } // if _1018\012#pragma unroll\012                for (int _X_s0_iii = 0; _X_s0_iii < 0 + 4; _X_s0_iii++)\012                {\012#pragma unroll\012                    for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 4; _X_s0_jjj++)\012                    {\012                        complex8 _1021;\012                        bool _1022 = _X_s0_jjj == 0;\012                        if (_1022)\012                        {\012                            complex8 __1023 = _AFeeder_channel_array.s[_X_s0_iii];\012                            _1021 = __1023;\012                        } // if _1022\012                        else\012                        {\012                            complex8 _1025 = _X_shreg[_X_s0_iii];\012                            _1021 = _1025;\012                        } // if _1022 else\012                        complex8 _1026 = _1021;\012                        _X_shreg[_X_s0_iii] = _1026;\012                        (void)_1026;\012                        complex8 _1028 = _X_shreg[_X_s0_iii];\012                        complex8 _1029 = __fpga_reg(__fpga_reg(_1028));\012                        _X_shreg[_X_s0_iii] = _1029;\012                        (void)_1029;\012                        complex8 _1030;\012                        bool _1031 = _X_s0_iii == 0;\012                        if (_1031)\012                        {\012                            complex8 __1032 = _BFeeder_channel_array.s[_X_s0_jjj];\012                            _1030 = __1032;\012                        } // if _1031\012                        else\012                        {\012                            complex8 _1034 = _Y_shreg[_X_s0_jjj];\012                            _1030 = _1034;\012                        } // if _1031 else\012                        complex8 _1035 = _1030;\012                        _Y_shreg[_X_s0_jjj] = _1035;\012                        (void)_1035;\012                        complex8 _1037 = _Y_shreg[_X_s0_jjj];\012                        complex8 _1038 = __fpga_reg(__fpga_reg(_1037));\012                        _Y_shreg[_X_s0_jjj] = _1038;\012                        (void)_1038;\012                        complex _1039;\012                        bool _1040 = _X_s0_k == 0;\012                        int _1041 = _X_s0_kk_ii_jj >> 10;\012                        bool _1042 = _1041 == 0;\012                        bool _1043 = _1040 && _1042;\012                        if (_1043)\012                        {\012                            complex _1044 = (complex)(0.000000f, 0.000000f);\012                            _1039 = _1044;\012                        } // if _1043\012                        else\012                        {\012                            complex _1046 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012                            complex _1047 = __fpga_reg(_1046);\012                            _1039 = _1047;\012                        } // if _1043 else\012                        complex _1048 = _1039;\012                        _Z_shreg_temp = _1048;\012#pragma unroll\012                        for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012                        {\012                            complex _1049 = _Z_shreg_temp;\012                            complex _1051 = _X_shreg[_X_s0_iii].s[_X_s0_kkk];\012                            complex _1053 = _Y_shreg[_X_s0_jjj].s[_X_s0_kkk];\012                            complex _1054 = (float2)(_1051.s0 * _1053.s0 - _1051.s1 * _1053.s1, _1051.s0 * _1053.s1 + _1051.s1 * _1053.s0);\012                            complex _1055 = _1049 + _1054;\012                            _Z_shreg_temp = _1055;\012                            int _1056 = _X_s0_kkk & 3;\012                            bool _1057 = _1056 == 3;\012                            if (_1057)\012                            {\012                                complex _1058 = _Z_shreg_temp;\012                                complex _1059 = __fpga_reg(_1058);\012                                _Z_shreg_temp = _1059;\012                            } // if _1057\012                        }     // for _X_s0_kkk\012                        complex _1060 = _Z_shreg_temp;\012                        _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _1060;\012                        (void)_1060;\012#pragma unroll\012                        for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012                        {\012                            bool _1061 = _X_s0_kkk == 7;\012                            int _1062 = _X_s0_kk_ii_jj >> 10;\012                            bool _1063 = _1062 == 15;\012                            bool _1064 = _1061 && _1063;\012                            int _1065 = _A_extent_0 >> 7;\012                            int _1066 = _1065 + -1;\012                            bool _1067 = _X_s0_k == _1066;\012                            bool _1068 = _1064 && _1067;\012                            if (_1068)\012                            {\012                                int _1069 = _X_s0_iii * 1024;\012                                complex _1071 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012                                _Z_pipe_shreg[_X_s0_jjj][_1069] = _1071;\012                                (void)_1071;\012                            } // if _1068\012                        }     // for _X_s0_kkk\012                    }         // for _X_s0_jjj\012                }             // for _X_s0_iii\012                int _1072 = _X_s0_kk_ii_jj & 31;\012                bool _1073 = _1072 == 0;\012                int _1074 = _X_s0_kk_ii_jj & 1023;\012                int _1075 = _1074 >> 5;\012                bool _1076 = _1075 == 0;\012                bool _1077 = _1073 && _1076;\012                int _1078 = _A_extent_0 >> 7;\012                int _1079 = _1078 + -1;\012                bool _1080 = _X_s0_k == _1079;\012                bool _1081 = _1077 && _1080;\012                int _1082 = _X_s0_kk_ii_jj >> 10;\012                bool _1083 = _1082 == 15;\012                bool _1084 = _1081 && _1083;\012                bool _1086 = _X_s0_i_j < _243;\012                bool _1087 = _1084 && _1086;\012                if (_1087)\012                {\012                    int _1088 = _Z_pipe_iter_temp;\012                    _Z_pipe_base_temp = _1088;\012                } // if _1087\012                complex4 _Out_channel_temp;\012#pragma unroll\012                for (int _Z_pipe_b__62 = 0; _Z_pipe_b__62 < 0 + 4; _Z_pipe_b__62++)\012                {\012                    complex _1090 = _Z_pipe_shreg[_Z_pipe_b__62][0];\012                    _Out_channel_temp.s[_Z_pipe_b__62] = _1090;\012#pragma unroll\012                    for (int _Z_pipe_b__62_dummy = 0; _Z_pipe_b__62_dummy < 0 + 4; _Z_pipe_b__62_dummy++)\012                    {\012                        complex _1091 = _Out_channel_temp.s[_Z_pipe_b__62_dummy];\012                        complex _1092 = __fpga_reg(__fpga_reg(_1091));\012                        _Out_channel_temp.s[_Z_pipe_b__62_dummy] = _1092;\012                    } // for _Z_pipe_b__62_dummy\012                }     // for _Z_pipe_b__62\012                int _1093 = _Z_pipe_iter_temp;\012                int _1094 = _Z_pipe_base_temp;\012                int _1095 = _1094 + 4096;\012                bool _1096 = _1093 < _1095;\012                if (_1096)\012                {\012                    complex4 _1097 = _Out_channel_temp;\012                    write_channel_intel(_Out_channel, _1097);\012                    (void)_1097;\012                } // if _1096\012#pragma unroll\012                for (int _Z_pipe_b__63 = 0; _Z_pipe_b__63 < 0 + 4; _Z_pipe_b__63++)\012                {\012#pragma unroll\012                    for (int _Z_pipe_p__31 = 0; _Z_pipe_p__31 < 0 + 3; _Z_pipe_p__31++)\012                    {\012#pragma unroll\012                        for (int _Z_pipe_l__31 = 0; _Z_pipe_l__31 < 0 + 1023; _Z_pipe_l__31++)\012                        {\012                            int _1098 = _Z_pipe_p__31 * 1024;\012                            int _1099 = _1098 + _Z_pipe_l__31;\012                            int _1100 = _1099 + 1;\012                            complex _1102 = _Z_pipe_shreg[_Z_pipe_b__63][_1100];\012                            _Z_pipe_shreg[_Z_pipe_b__63][_1099] = _1102;\012                            (void)_1102;\012                        } // for _Z_pipe_l__31\012                        int _1103 = _Z_pipe_p__31 * 1024;\012                        int _1104 = _1103 + 1023;\012                        int _1105 = _1103 + 1024;\012                        complex _1107 = _Z_pipe_shreg[_Z_pipe_b__63][_1105];\012                        complex _1108 = __fpga_reg(__fpga_reg(_1107));\012                        _Z_pipe_shreg[_Z_pipe_b__63][_1104] = _1108;\012                        (void)_1108;\012                    } // for _Z_pipe_p__31\012                }     // for _Z_pipe_b__63\012                int _1109 = _Z_pipe_iter_temp;\012                int _1110 = _1109 + 1;\012                _Z_pipe_iter_temp = _1110;\012            } // for _X_s0_kk_ii_jj\012        }     // for _X_s0_k\012    }         // for _X_s0_i_j\012} // kernel kernel_Out_1\012// Address spaces for kernel_ALoader_T_1\012#define __address_space__ASerializer_T_mem_channel __global\012__kernel void kernel_ALoader_T_1(\012    const int _A_extent_0,\012    const int _A_extent_1,\012    const int _B_extent_0,\012    __address_space__ASerializer_T_mem_channel const complex *restrict _ASerializer_T_mem_channel)\012{\012    int _1112 = _B_extent_0 >> 7;\012    int _1113 = _1112 + 1;\012    for (int _ALoader_T_s0_j = 0; _ALoader_T_s0_j < 0 + _1113; _ALoader_T_s0_j++)\012    {\012        int _1114 = _A_extent_1 >> 7;\012        int _1115 = _1114 - _ALoader_T_s0_j + ((_ALoader_T_s0_j < _1112) ? 0 : 1);\012        for (int _ALoader_T_s0_i = _ALoader_T_s0_j; _ALoader_T_s0_i < _ALoader_T_s0_j + _1115; _ALoader_T_s0_i++)\012        {\012            int _1116 = _A_extent_0 >> 7;\012            for (int _ALoader_T_s0_k = 0; _ALoader_T_s0_k < 0 + _1116; _ALoader_T_s0_k++)\012            {\012#pragma loop_coalesce 3\012                for (int _ALoader_T_s0_kk = 0; _ALoader_T_s0_kk < 0 + 16; _ALoader_T_s0_kk++)\012                {\012                    for (int _ALoader_T_s0_ii = 0; _ALoader_T_s0_ii < 0 + 32; _ALoader_T_s0_ii++)\012                    {\012                        for (int _ALoader_T_s0_iii = 0; _ALoader_T_s0_iii < 0 + 4; _ALoader_T_s0_iii++)\012                        {\012                            bool _1117 = _ALoader_T_s0_i == _ALoader_T_s0_j;\012                            bool _1118 = _ALoader_T_s0_k == 0;\012                            bool _1119 = _1117 && _1118;\012                            int _1130 = _B_extent_0 >> 7;\012                            bool _1131 = _ALoader_T_s0_j < _1130;\012                            bool _1132 = _1119 || _1131;\012                            if (_1132)\012                            {\012                                complex8 _1133;\012                                int _1134 = _B_extent_0 >> 7;\012                                bool _1135 = _ALoader_T_s0_j < _1134;\012                                if (_1135)\012                                {\012                                    int _18 = _ALoader_T_s0_iii * 8 + _ALoader_T_s0_ii * 32 + _ALoader_T_s0_kk * 1024;\012                                    int _19 = _18 + _ALoader_T_s0_k * 16384;\012                                    int _20 = _19 + _ALoader_T_s0_i * 16384 * _1116;\012                                    complex8 _1144 = {vload16(0, (__address_space__ASerializer_T_mem_channel float *)(_ASerializer_T_mem_channel + _20))};\012                                    _1133 = _1144;\012                                } // if _1135\012                                else\012                                {\012                                    float _373 = float_from_bits(0 /* 0 */);\012                                    _1133.t = _373;\012                                } // if _1135 else\012                                complex8 _1147 = _1133;\012                                write_channel_intel(_ALoader_T_channel, _1147);\012                                (void)_1147;\012                            } // if _1132\012                        }     // for _ALoader_T_s0_iii\012                    }         // for _ALoader_T_s0_ii\012                }             // for _ALoader_T_s0_kk\012            }                 // for _ALoader_T_s0_k\012        }                     // for _ALoader_T_s0_i\012    }                         // for _ALoader_T_s0_j\012} // kernel kernel_ALoader_T_1\012#undef __address_space__ASerializer_T_mem_channel\012// Address spaces for kernel_AFeeder_T_1\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void\012kernel_AFeeder_T_1()\012{\012    _AFeeder_T_channel_array_t _AFeeder_T_channel_array;\012    complex8 _AFeeder_T_value_shreg;\012    uint _AFeeder_T_time_stamp_shreg;\012    complex8 _AFeeder_T_in_v_temp;\012    uint _AFeeder_T_cycle_temp;\012    complex8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _AFeeder_T_DB_0_ibuffer[2][16][32][4];\012#pragma unroll\012    for (int _AFeeder_T_s0_jjj_init = 0; _AFeeder_T_s0_jjj_init < 0 + 4; _AFeeder_T_s0_jjj_init++)\012    {\012        bool _1150 = _AFeeder_T_s0_jjj_init == 0;\012        if (_1150)\012        {\012            uint _1151 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            _AFeeder_T_cycle_temp = _1151;\012        } // if _1150\012    }     // for _AFeeder_T_s0_jjj_init\012    while (1)\012    {\012        uint _1152 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012        uint _1153 = _AFeeder_T_cycle_temp;\012        uint _1154 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012        uint _1155 = _1153 & _1154;\012        bool _1156 = _1152 <= _1155;\012        if (_1156)\012        {\012            complex8 __1157 = read_channel_intel(_ALoader_T_channel);\012            _AFeeder_T_in_v_temp = __1157;\012        } // if _1156\012#pragma unroll\012        for (int _AFeeder_T_s0_buf = 0; _AFeeder_T_s0_buf < 0 + 4; _AFeeder_T_s0_buf++)\012        {\012            bool _1158 = _AFeeder_T_s0_buf == 0;\012            if (_1158)\012            {\012                complex8 _1159 = _AFeeder_T_in_v_temp;\012                _AFeeder_T_value_shreg = _1159;\012                (void)_1159;\012                uint _1160 = _AFeeder_T_cycle_temp;\012                _AFeeder_T_time_stamp_shreg = _1160;\012                (void)_1160;\012            } // if _1158\012            else\012            {\012                complex8 _1162 = _AFeeder_T_value_shreg;\012                _AFeeder_T_value_shreg = _1162;\012                (void)_1162;\012                uint _1164 = _AFeeder_T_time_stamp_shreg;\012                _AFeeder_T_time_stamp_shreg = _1164;\012                (void)_1164;\012            } // if _1158 else\012            complex8 _1166 = _AFeeder_T_value_shreg;\012            complex8 _1167 = __fpga_reg(__fpga_reg(_1166));\012            _AFeeder_T_value_shreg = _1167;\012            (void)_1167;\012            uint _1169 = _AFeeder_T_time_stamp_shreg;\012            uint _1170 = __fpga_reg(__fpga_reg(_1169));\012            _AFeeder_T_time_stamp_shreg = _1170;\012            (void)_1170;\012            uint _1171 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            uint _1173 = _AFeeder_T_time_stamp_shreg;\012            uint _1174 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012            uint _1175 = _1173 & _1174;\012            bool _1176 = _1171 <= _1175;\012            if (_1176)\012            {\012                uint _1178 = _AFeeder_T_time_stamp_shreg;\012                uint _1179 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _1180 = _1178 & _1179;\012                uint _1181 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                uint _1182 = _1180 - _1181;\012                uint _1183 = (uint)(ADD_UINT64_T_SUFFIX(3));\012                uint _1184 = _1182 & _1183;\012                int _1185 = (int)(_1184);\012                bool _1186 = _AFeeder_T_s0_buf == _1185;\012                if (_1186)\012                {\012                    complex8 _1188 = _AFeeder_T_value_shreg;\012                    uint _1190 = _AFeeder_T_time_stamp_shreg;\012                    uint _1191 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                    uint _1192 = _1190 >> _1191;\012                    uint _1193 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                    uint _1194 = _1192 & _1193;\012                    bool _1195 = (bool)(_1194);\012                    uint _1197 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                    uint _1198 = _1190 & _1197;\012                    uint _1199 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                    uint _1200 = _1198 - _1199;\012                    int _1201 = (int)(_1200);\012                    int _1202 = _1201 >> 7;\012                    int _1204 = _1201 >> 2;\012                    int _1205 = _1204 & 31;\012                    _AFeeder_T_DB_0_ibuffer[_1195][_1202][_1205][_AFeeder_T_s0_buf] = _1188;\012                } // if _1186\012            }     // if _1176\012            uint _1206 = (uint)(ADD_UINT64_T_SUFFIX(0));\012            uint _1208 = _AFeeder_T_time_stamp_shreg;\012            uint _1209 = (uint)(ADD_UINT64_T_SUFFIX(14));\012            uint _1210 = _1208 >> _1209;\012            bool _1211 = _1206 < _1210;\012            if (_1211)\012            {\012                uint _1213 = _AFeeder_T_time_stamp_shreg;\012                uint _1214 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                uint _1215 = _1213 >> _1214;\012                uint _1216 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                uint _1217 = _1215 & _1216;\012                bool _1218 = (bool)(_1217);\012                bool _1219 = !(_1218);\012                uint _1221 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _1222 = _1213 & _1221;\012                int _1223 = (int)(_1222);\012                int _1224 = _1223 >> 10;\012                int _1226 = _1223 & 31;\012                complex8 _1227 = _AFeeder_T_DB_0_ibuffer[_1219][_1224][_1226][_AFeeder_T_s0_buf];\012                _AFeeder_T_channel_array.s[_AFeeder_T_s0_buf] = _1227;\012                (void)_AFeeder_T_s0_buf;\012            } // if _1211\012        }     // for _AFeeder_T_s0_buf\012        uint _1228 = (uint)(ADD_UINT64_T_SUFFIX(0));\012        uint _1230 = _AFeeder_T_time_stamp_shreg;\012        uint _1231 = (uint)(ADD_UINT64_T_SUFFIX(14));\012        uint _1232 = _1230 >> _1231;\012        bool _1233 = _1228 < _1232;\012        if (_1233)\012        {\012            write_channel_intel(_AFeeder_T_channel, _AFeeder_T_channel_array);\012            (void)_AFeeder_T_channel_array;\012        } // if _1233\012        uint _1234 = _AFeeder_T_cycle_temp;\012        uint _1235 = (uint)(ADD_UINT64_T_SUFFIX(1));\012        uint _1236 = _1234 + _1235;\012        _AFeeder_T_cycle_temp = _1236;\012    } // while _AFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder_T_1\012// Address spaces for kernel_BLoader_T_1\012#define __address_space__BSerializer_T_mem_channel __global\012__kernel void kernel_BLoader_T_1(\012    const int _A_extent_0,\012    const int _A_extent_1,\012    const int _B_extent_0,\012    __address_space__BSerializer_T_mem_channel const complex *restrict _BSerializer_T_mem_channel)\012{\012    int _1238 = _B_extent_0 >> 7;\012    int _1239 = _1238 + 1;\012    for (int _BLoader_T_s0_j = 0; _BLoader_T_s0_j < 0 + _1239; _BLoader_T_s0_j++)\012    {\012        int _1240 = _A_extent_1 >> 7;\012        int _1241 = _1240 - _BLoader_T_s0_j + ((_BLoader_T_s0_j < _1238) ? 0 : 1);\012        for (int _BLoader_T_s0_i = _BLoader_T_s0_j; _BLoader_T_s0_i < _BLoader_T_s0_j + _1241; _BLoader_T_s0_i++)\012        {\012            int _1242 = _A_extent_0 >> 7;\012            for (int _BLoader_T_s0_k = 0; _BLoader_T_s0_k < 0 + _1242; _BLoader_T_s0_k++)\012            {\012#pragma loop_coalesce 3\012                for (int _BLoader_T_s0_kk = 0; _BLoader_T_s0_kk < 0 + 16; _BLoader_T_s0_kk++)\012                {\012                    for (int _BLoader_T_s0_jj = 0; _BLoader_T_s0_jj < 0 + 32; _BLoader_T_s0_jj++)\012                    {\012                        for (int _BLoader_T_s0_jjj = 0; _BLoader_T_s0_jjj < 0 + 4; _BLoader_T_s0_jjj++)\012                        {\012                            bool _1243 = _BLoader_T_s0_i == _BLoader_T_s0_j;\012                            bool _1244 = _BLoader_T_s0_k == 0;\012                            bool _1245 = _1243 && _1244;\012                            int _1256 = _B_extent_0 >> 7;\012                            bool _1257 = _BLoader_T_s0_j < _1256;\012                            bool _1258 = _1245 || _1257;\012                            if (_1258)\012                            {\012                                complex8 _1259;\012                                int _1260 = _B_extent_0 >> 7;\012                                bool _1261 = _BLoader_T_s0_j < _1260;\012                                if (_1261)\012                                {\012                                    int _18 = _BLoader_T_s0_jjj * 8 + _BLoader_T_s0_jj * 32 + _BLoader_T_s0_kk * 1024;\012                                    int _19 = _18 + _BLoader_T_s0_k * 16384;\012                                    int _20 = _19 + _BLoader_T_s0_j * 16384 * _1242;\012                                    complex8 _1275 = {vload16(0, (__address_space__BSerializer_T_mem_channel float *)(_BSerializer_T_mem_channel + _20))};\012                                    _1259 = _1275;\012                                } // if _1261\012                                else\012                                {\012                                    float _498 = float_from_bits(0 /* 0 */);\012                                    _1259.t = _498;\012                                } // if _1261 else\012                                complex8 _1278 = _1259;\012                                write_channel_intel(_BLoader_T_channel, _1278);\012                                (void)_1278;\012                            } // if _1258\012                        }     // for _BLoader_T_s0_jjj\012                    }         // for _BLoader_T_s0_jj\012                }             // for _BLoader_T_s0_kk\012            }                 // for _BLoader_T_s0_k\012        }                     // for _BLoader_T_s0_i\012    }                         // for _BLoader_T_s0_j\012} // kernel kernel_BLoader_T_1\012#undef __address_space__BSerializer_T_mem_channel\012// Address spaces for kernel_BFeeder_T_1\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void\012kernel_BFeeder_T_1()\012{\012    _BFeeder_T_channel_array_t _BFeeder_T_channel_array;\012    complex8 _BFeeder_T_value_shreg;\012    uint _BFeeder_T_time_stamp_shreg;\012    complex8 _BFeeder_T_in_v_temp;\012    uint _BFeeder_T_cycle_temp;\012    complex8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _BFeeder_T_DB_0_ibuffer[2][16][32][4];\012#pragma unroll\012    for (int _BFeeder_T_s0_iii_init = 0; _BFeeder_T_s0_iii_init < 0 + 4; _BFeeder_T_s0_iii_init++)\012    {\012        bool _1281 = _BFeeder_T_s0_iii_init == 0;\012        if (_1281)\012        {\012            uint _1282 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            _BFeeder_T_cycle_temp = _1282;\012        } // if _1281\012    }     // for _BFeeder_T_s0_iii_init\012    while (1)\012    {\012        uint _1283 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012        uint _1284 = _BFeeder_T_cycle_temp;\012        uint _1285 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012        uint _1286 = _1284 & _1285;\012        bool _1287 = _1283 <= _1286;\012        if (_1287)\012        {\012            complex8 __1288 = read_channel_intel(_BLoader_T_channel);\012            _BFeeder_T_in_v_temp = __1288;\012        } // if _1287\012#pragma unroll\012        for (int _BFeeder_T_s0_buf = 0; _BFeeder_T_s0_buf < 0 + 4; _BFeeder_T_s0_buf++)\012        {\012            bool _1289 = _BFeeder_T_s0_buf == 0;\012            if (_1289)\012            {\012                complex8 _1290 = _BFeeder_T_in_v_temp;\012                _BFeeder_T_value_shreg = _1290;\012                (void)_1290;\012                uint _1291 = _BFeeder_T_cycle_temp;\012                _BFeeder_T_time_stamp_shreg = _1291;\012                (void)_1291;\012            } // if _1289\012            else\012            {\012                complex8 _1293 = _BFeeder_T_value_shreg;\012                _BFeeder_T_value_shreg = _1293;\012                (void)_1293;\012                uint _1295 = _BFeeder_T_time_stamp_shreg;\012                _BFeeder_T_time_stamp_shreg = _1295;\012                (void)_1295;\012            } // if _1289 else\012            complex8 _1297 = _BFeeder_T_value_shreg;\012            complex8 _1298 = __fpga_reg(__fpga_reg(_1297));\012            _BFeeder_T_value_shreg = _1298;\012            (void)_1298;\012            uint _1300 = _BFeeder_T_time_stamp_shreg;\012            uint _1301 = __fpga_reg(__fpga_reg(_1300));\012            _BFeeder_T_time_stamp_shreg = _1301;\012            (void)_1301;\012            uint _1302 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012            uint _1304 = _BFeeder_T_time_stamp_shreg;\012            uint _1305 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012            uint _1306 = _1304 & _1305;\012            bool _1307 = _1302 <= _1306;\012            if (_1307)\012            {\012                uint _1309 = _BFeeder_T_time_stamp_shreg;\012                uint _1310 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _1311 = _1309 & _1310;\012                uint _1312 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                uint _1313 = _1311 - _1312;\012                uint _1314 = (uint)(ADD_UINT64_T_SUFFIX(3));\012                uint _1315 = _1313 & _1314;\012                int _1316 = (int)(_1315);\012                bool _1317 = _BFeeder_T_s0_buf == _1316;\012                if (_1317)\012                {\012                    complex8 _1319 = _BFeeder_T_value_shreg;\012                    uint _1321 = _BFeeder_T_time_stamp_shreg;\012                    uint _1322 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                    uint _1323 = _1321 >> _1322;\012                    uint _1324 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                    uint _1325 = _1323 & _1324;\012                    bool _1326 = (bool)(_1325);\012                    uint _1328 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                    uint _1329 = _1321 & _1328;\012                    uint _1330 = (uint)(ADD_UINT64_T_SUFFIX(14336));\012                    uint _1331 = _1329 - _1330;\012                    int _1332 = (int)(_1331);\012                    int _1333 = _1332 >> 7;\012                    int _1335 = _1332 >> 2;\012                    int _1336 = _1335 & 31;\012                    _BFeeder_T_DB_0_ibuffer[_1326][_1333][_1336][_BFeeder_T_s0_buf] = _1319;\012                } // if _1317\012            }     // if _1307\012            uint _1337 = (uint)(ADD_UINT64_T_SUFFIX(0));\012            uint _1339 = _BFeeder_T_time_stamp_shreg;\012            uint _1340 = (uint)(ADD_UINT64_T_SUFFIX(14));\012            uint _1341 = _1339 >> _1340;\012            bool _1342 = _1337 < _1341;\012            if (_1342)\012            {\012                uint _1344 = _BFeeder_T_time_stamp_shreg;\012                uint _1345 = (uint)(ADD_UINT64_T_SUFFIX(14));\012                uint _1346 = _1344 >> _1345;\012                uint _1347 = (uint)(ADD_UINT64_T_SUFFIX(1));\012                uint _1348 = _1346 & _1347;\012                bool _1349 = (bool)(_1348);\012                bool _1350 = !(_1349);\012                uint _1352 = (uint)(ADD_UINT64_T_SUFFIX(16383));\012                uint _1353 = _1344 & _1352;\012                int _1354 = (int)(_1353);\012                int _1355 = _1354 >> 10;\012                int _1357 = _1354 >> 5;\012                int _1358 = _1357 & 31;\012                complex8 _1359 = _BFeeder_T_DB_0_ibuffer[_1350][_1355][_1358][_BFeeder_T_s0_buf];\012                _BFeeder_T_channel_array.s[_BFeeder_T_s0_buf] = _1359;\012                (void)_BFeeder_T_s0_buf;\012            } // if _1342\012        }     // for _BFeeder_T_s0_buf\012        uint _1360 = (uint)(ADD_UINT64_T_SUFFIX(0));\012        uint _1362 = _BFeeder_T_time_stamp_shreg;\012        uint _1363 = (uint)(ADD_UINT64_T_SUFFIX(14));\012        uint _1364 = _1362 >> _1363;\012        bool _1365 = _1360 < _1364;\012        if (_1365)\012        {\012            write_channel_intel(_BFeeder_T_channel, _BFeeder_T_channel_array);\012            (void)_BFeeder_T_channel_array;\012        } // if _1365\012        uint _1366 = _BFeeder_T_cycle_temp;\012        uint _1367 = (uint)(ADD_UINT64_T_SUFFIX(1));\012        uint _1368 = _1366 + _1367;\012        _BFeeder_T_cycle_temp = _1368;\012    } // while _BFeeder_T_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder_T_1\012// Address spaces for kernel_Out_T_1\012__kernel void kernel_Out_T_1(\012    const int _A_extent_0,\012    const int _A_extent_1,\012    const int _B_extent_0)\012{\012    _BFeeder_T_channel_array_t _BFeeder_T_channel_array;\012    _AFeeder_T_channel_array_t _AFeeder_T_channel_array;\012    // produce Z_T\012    complex _Z_T_shreg[1024][4][4];\012    complex _Z_T_pipe_shreg[4][3073];\012    // produce Y_T\012    complex8 _Y_T_shreg[4];\012    complex _Z_T_temp[4][4];\012    complex _Z_temp[4][4];\012    // produce X_T\012    complex8 _X_T_shreg[4];\012    complex _Z_T_shreg_temp;\012    int _Z_T_pipe_iter_temp;\012    int _Z_T_pipe_base_temp;\012    _Z_T_pipe_iter_temp = 4096;\012    _Z_T_pipe_base_temp = 0;\012    int _588 = _B_extent_0 >> 7;\012    int _590 = _A_extent_1 >> 7;\012    int _591 = (2 * _588 - _590 + 1) * _590 / 2;\012    int _589 = _591 + 1;\012    for (int _X_T_s0_j_i = 0; _X_T_s0_j_i < 0 + _589; _X_T_s0_j_i++)\012    {\012        int _1374 = _A_extent_0 >> 7;\012        for (int _X_T_s0_k = 0; _X_T_s0_k < 0 + _1374; _X_T_s0_k++)\012        {\012            for (int _X_T_s0_kk_jj_ii = 0; _X_T_s0_kk_jj_ii < 0 + 16384; _X_T_s0_kk_jj_ii++)\012            {\012#pragma unroll\012                for (int _dummy__4_s0_jjj = 0; _dummy__4_s0_jjj < 0 + 4; _dummy__4_s0_jjj++)\012                {\012#pragma unroll\012                    for (int _dummy__3_s0_iii = 0; _dummy__3_s0_iii < 0 + 4; _dummy__3_s0_iii++)\012                    {\012                        complex _1376 = _Z_T_shreg[1023][_dummy__3_s0_iii][_dummy__4_s0_jjj];\012                        _Z_T_temp[_dummy__3_s0_iii][_dummy__4_s0_jjj] = _1376;\012#pragma unroll\012                        for (int _dummy__5_s0_l1 = 0; _dummy__5_s0_l1 < 0 + 1023; _dummy__5_s0_l1++)\012                        {\012                            int _1377 = 1023 - _dummy__5_s0_l1;\012                            int _1378 = 1022 - _dummy__5_s0_l1;\012                            complex _1380 = _Z_T_shreg[_1378][_dummy__3_s0_iii][_dummy__4_s0_jjj];\012                            _Z_T_shreg[_1377][_dummy__3_s0_iii][_dummy__4_s0_jjj] = _1380;\012                            (void)_1380;\012                        } // for _dummy__5_s0_l1\012                        complex _1381 = _Z_T_temp[_dummy__3_s0_iii][_dummy__4_s0_jjj];\012                        _Z_T_shreg[0][_dummy__3_s0_iii][_dummy__4_s0_jjj] = _1381;\012                        (void)_1381;\012                    } // for _dummy__3_s0_iii\012                }     // for _dummy__4_s0_jjj\012                bool _1383 = _X_T_s0_j_i < _591;\012                if (_1383)\012                {\012                    _BFeeder_T_channel_array_t __1384 = read_channel_intel(_BFeeder_T_channel);\012                    _BFeeder_T_channel_array = __1384;\012                    (void)__1384;\012                    _AFeeder_T_channel_array_t __1385 = read_channel_intel(_AFeeder_T_channel);\012                    _AFeeder_T_channel_array = __1385;\012                    (void)__1385;\012                } // if _1383\012#pragma unroll\012                for (int _X_T_s0_jjj = 0; _X_T_s0_jjj < 0 + 4; _X_T_s0_jjj++)\012                {\012#pragma unroll\012                    for (int _X_T_s0_iii = 0; _X_T_s0_iii < 0 + 4; _X_T_s0_iii++)\012                    {\012                        complex8 _1386;\012                        bool _1387 = _X_T_s0_jjj == 0;\012                        if (_1387)\012                        {\012                            complex8 __1388 = _AFeeder_T_channel_array.s[_X_T_s0_iii];\012                            _1386 = __1388;\012                        } // if _1387\012                        else\012                        {\012                            complex8 _1390 = _X_T_shreg[_X_T_s0_iii];\012                            _1386 = _1390;\012                        } // if _1387 else\012                        complex8 _1391 = _1386;\012                        _X_T_shreg[_X_T_s0_iii] = _1391;\012                        (void)_1391;\012                        complex8 _1393 = _X_T_shreg[_X_T_s0_iii];\012                        complex8 _1394 = __fpga_reg(__fpga_reg(_1393));\012                        _X_T_shreg[_X_T_s0_iii] = _1394;\012                        (void)_1394;\012                        complex8 _1395;\012                        bool _1396 = _X_T_s0_iii == 0;\012                        if (_1396)\012                        {\012                            complex8 __1397 = _BFeeder_T_channel_array.s[_X_T_s0_jjj];\012                            _1395 = __1397;\012                        } // if _1396\012                        else\012                        {\012                            complex8 _1399 = _Y_T_shreg[_X_T_s0_jjj];\012                            _1395 = _1399;\012                        } // if _1396 else\012                        complex8 _1400 = _1395;\012                        _Y_T_shreg[_X_T_s0_jjj] = _1400;\012                        (void)_1400;\012                        complex8 _1402 = _Y_T_shreg[_X_T_s0_jjj];\012                        complex8 _1403 = __fpga_reg(__fpga_reg(_1402));\012                        _Y_T_shreg[_X_T_s0_jjj] = _1403;\012                        (void)_1403;\012                        complex _1404;\012                        bool _1405 = _X_T_s0_k == 0;\012                        int _1406 = _X_T_s0_kk_jj_ii >> 10;\012                        bool _1407 = _1406 == 0;\012                        bool _1408 = _1405 && _1407;\012                        if (_1408)\012                        {\012                            complex _1409 = (complex)(0.000000f, 0.000000f);\012                            _1404 = _1409;\012                        } // if _1408\012                        else\012                        {\012                            complex _1411 = _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj];\012                            complex _1412 = __fpga_reg(_1411);\012                            _1404 = _1412;\012                        } // if _1408 else\012                        complex _1413 = _1404;\012                        _Z_T_shreg_temp = _1413;\012#pragma unroll\012                        for (int _X_T_s0_kkk = 0; _X_T_s0_kkk < 0 + 8; _X_T_s0_kkk++)\012                        {\012                            complex _1414 = _Z_T_shreg_temp;\012                            complex _1416 = _X_T_shreg[_X_T_s0_iii].s[_X_T_s0_kkk];\012                            complex _1418 = _Y_T_shreg[_X_T_s0_jjj].s[_X_T_s0_kkk];\012                            complex _1419 = (float2)(_1416.s0 * _1418.s0 - _1416.s1 * _1418.s1, _1416.s0 * _1418.s1 + _1416.s1 * _1418.s0);\012                            complex _1420 = _1414 + _1419;\012                            _Z_T_shreg_temp = _1420;\012                            int _1421 = _X_T_s0_kkk & 3;\012                            bool _1422 = _1421 == 3;\012                            if (_1422)\012                            {\012                                complex _1423 = _Z_T_shreg_temp;\012                                complex _1424 = __fpga_reg(_1423);\012                                _Z_T_shreg_temp = _1424;\012                            } // if _1422\012                        }     // for _X_T_s0_kkk\012                        complex _1425 = _Z_T_shreg_temp;\012                        _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj] = _1425;\012                        (void)_1425;\012#pragma unroll\012                        for (int _X_T_s0_kkk = 0; _X_T_s0_kkk < 0 + 8; _X_T_s0_kkk++)\012                        {\012                            bool _1426 = _X_T_s0_kkk == 7;\012                            int _1427 = _X_T_s0_kk_jj_ii >> 10;\012                            bool _1428 = _1427 == 15;\012                            bool _1429 = _1426 && _1428;\012                            int _1430 = _A_extent_0 >> 7;\012                            int _1431 = _1430 + -1;\012                            bool _1432 = _X_T_s0_k == _1431;\012                            bool _1433 = _1429 && _1432;\012                            if (_1433)\012                            {\012                                int _1434 = _X_T_s0_jjj * 1024;\012                                complex _1436 = _Z_T_shreg[0][_X_T_s0_iii][_X_T_s0_jjj];\012                                _Z_T_pipe_shreg[_X_T_s0_iii][_1434] = _1436;\012                                (void)_1436;\012                            } // if _1433\012                        }     // for _X_T_s0_kkk\012                    }         // for _X_T_s0_iii\012                }             // for _X_T_s0_jjj\012                int _1437 = _X_T_s0_kk_jj_ii & 31;\012                bool _1438 = _1437 == 0;\012                int _1439 = _X_T_s0_kk_jj_ii & 1023;\012                int _1440 = _1439 >> 5;\012                bool _1441 = _1440 == 0;\012                bool _1442 = _1438 && _1441;\012                int _1443 = _A_extent_0 >> 7;\012                int _1444 = _1443 + -1;\012                bool _1445 = _X_T_s0_k == _1444;\012                bool _1446 = _1442 && _1445;\012                int _1447 = _X_T_s0_kk_jj_ii >> 10;\012                bool _1448 = _1447 == 15;\012                bool _1449 = _1446 && _1448;\012                bool _1451 = _X_T_s0_j_i < _591;\012                bool _1452 = _1449 && _1451;\012                if (_1452)\012                {\012                    int _1453 = _Z_T_pipe_iter_temp;\012                    _Z_T_pipe_base_temp = _1453;\012                } // if _1452\012                complex4 _Out_T_channel_temp;\012#pragma unroll\012                for (int _Z_T_pipe_b__62 = 0; _Z_T_pipe_b__62 < 0 + 4; _Z_T_pipe_b__62++)\012                {\012                    complex _1455 = _Z_T_pipe_shreg[_Z_T_pipe_b__62][0];\012                    _Out_T_channel_temp.s[_Z_T_pipe_b__62] = _1455;\012#pragma unroll\012                    for (int _Z_T_pipe_b__62_dummy = 0; _Z_T_pipe_b__62_dummy < 0 + 4; _Z_T_pipe_b__62_dummy++)\012                    {\012                        complex _1456 = _Out_T_channel_temp.s[_Z_T_pipe_b__62_dummy];\012                        complex _1457 = __fpga_reg(__fpga_reg(_1456));\012                        _Out_T_channel_temp.s[_Z_T_pipe_b__62_dummy] = _1457;\012                    } // for _Z_T_pipe_b__62_dummy\012                }     // for _Z_T_pipe_b__62\012                int _1458 = _Z_T_pipe_iter_temp;\012                int _1459 = _Z_T_pipe_base_temp;\012                int _1460 = _1459 + 4096;\012                bool _1461 = _1458 < _1460;\012                if (_1461)\012                {\012                    complex4 _1462 = _Out_T_channel_temp;\012                    write_channel_intel(_Out_T_channel, _1462);\012                    (void)_1462;\012                } // if _1461\012#pragma unroll\012                for (int _Z_T_pipe_b__63 = 0; _Z_T_pipe_b__63 < 0 + 4; _Z_T_pipe_b__63++)\012                {\012#pragma unroll\012                    for (int _Z_T_pipe_p__31 = 0; _Z_T_pipe_p__31 < 0 + 3; _Z_T_pipe_p__31++)\012                    {\012#pragma unroll\012                        for (int _Z_T_pipe_l__31 = 0; _Z_T_pipe_l__31 < 0 + 1023; _Z_T_pipe_l__31++)\012                        {\012                            int _1463 = _Z_T_pipe_p__31 * 1024;\012                            int _1464 = _1463 + _Z_T_pipe_l__31;\012                            int _1465 = _1464 + 1;\012                            complex _1467 = _Z_T_pipe_shreg[_Z_T_pipe_b__63][_1465];\012                            _Z_T_pipe_shreg[_Z_T_pipe_b__63][_1464] = _1467;\012                            (void)_1467;\012                        } // for _Z_T_pipe_l__31\012                        int _1468 = _Z_T_pipe_p__31 * 1024;\012                        int _1469 = _1468 + 1023;\012                        int _1470 = _1468 + 1024;\012                        complex _1472 = _Z_T_pipe_shreg[_Z_T_pipe_b__63][_1470];\012                        complex _1473 = __fpga_reg(__fpga_reg(_1472));\012                        _Z_T_pipe_shreg[_Z_T_pipe_b__63][_1469] = _1473;\012                        (void)_1473;\012                    } // for _Z_T_pipe_p__31\012                }     // for _Z_T_pipe_b__63\012                int _1474 = _Z_T_pipe_iter_temp;\012                int _1475 = _1474 + 1;\012                _Z_T_pipe_iter_temp = _1475;\012            } // for _X_T_s0_kk_jj_ii\012        }     // for _X_T_s0_k\012    }         // for _X_T_s0_j_i\012} // kernel kernel_Out_T_1\012// Address spaces for kernel_E_1\012__kernel void kernel_E_1(\012    const int _A_extent_1,\012    const int _B_extent_0)\012{\012    int _1477 = _A_extent_1 >> 7;\012    for (int _E_s0_i = 0; _E_s0_i < 0 + _1477; _E_s0_i++)\012    {\012        int _1478 = _B_extent_0 >> 7;\012        int _1479 = _1478 - _E_s0_i;\012        for (int _E_s0_j = _E_s0_i; _E_s0_j < _E_s0_i + _1479; _E_s0_j++)\012        {\012#pragma loop_coalesce 3\012            for (int _E_s0_iii = 0; _E_s0_iii < 0 + 4; _E_s0_iii++)\012            {\012                for (int _E_s0_ii = 0; _E_s0_ii < 0 + 32; _E_s0_ii++)\012                {\012                    for (int _E_s0_jj = 0; _E_s0_jj < 0 + 32; _E_s0_jj++)\012                    {\012                        complex4 __1480 = read_channel_intel(_Out_channel);\012                        complex4 __1481 = read_channel_intel(_Out_T_channel);\012                        complex4 _1482 = {__1480.t + __1481.t};\012                        write_channel_intel(_E_channel, _1482);\012                        (void)_1482;\012                    } // for _E_s0_iii\012                }     // for _E_s0_jj\012            }         // for _E_s0_ii\012        }             // for _E_s0_j\012    }                 // for _E_s0_i\012} // kernel kernel_E_1\012// Address spaces for kernel_unloader_1\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader_1(\012    const int _A_extent_1,\012    const int _B_extent_0,\012    __address_space__unloader_mem_channel complex *restrict _unloader_mem_channel)\012{\012    int _addr_temp;\012    _addr_temp = 0;\012    int _1484 = _A_extent_1 >> 7;\012    for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _1484; _unloader_s0_i++)\012    {\012        int _1485 = _B_extent_0 >> 7;\012        int _1486 = _1485 - _unloader_s0_i;\012        for (int _unloader_s0_j = _unloader_s0_i; _unloader_s0_j < _unloader_s0_i + _1486; _unloader_s0_j++)\012        {\012#pragma loop_coalesce 3\012            for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 4; _unloader_s0_iii++)\012            {\012                for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 32; _unloader_s0_ii++)\012                {\012                    for (int _unloader_s0_jj = 0; _unloader_s0_jj < 0 + 32; _unloader_s0_jj++)\012                    {\012                        complex4 __1487 = read_channel_intel(_E_channel);\012                        int _1488 = _addr_temp;\012                        int _1489 = _1488 * 4;\012                        vstore8(__1487.t, 0, (__address_space__unloader_mem_channel float *)(_unloader_mem_channel + _1489));\012                        int _1490 = _addr_temp;\012                        int _1491 = _1490 + 1;\012                        _addr_temp = _1491;\012                    } // for _unloader_s0_iii\012                }     // for _unloader_s0_jj\012            }         // for _unloader_s0_ii\012        }             // for _unloader_s0_j\012    }                 // for _unloader_s0_i\012} // kernel kernel_unloader_1\012#undef __address_space__unloader_mem_channel\012"}];
