Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Fri Jan 24 14:03:28 2020
| Host         : DIGITAL-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_object_timing_summary_routed.rpt -pb vga_object_timing_summary_routed.pb -rpx vga_object_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_object
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.832        0.000                      0                  119        0.199        0.000                      0                  119        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.832        0.000                      0                  119        0.199        0.000                      0                  119        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.186ns (28.780%)  route 2.935ns (71.220%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.854     6.622    v1/pixel_y[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.772 r  v1/pixel_y[9]_i_8/O
                         net (fo=3, routed)           0.835     7.608    v1/pixel_y[9]_i_8_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.332     7.940 f  v1/vgaRed[3]_i_6/O
                         net (fo=3, routed)           0.809     8.749    v1/vgaRed[3]_i_6_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.873 f  v1/vgaBlue[3]_i_2/O
                         net (fo=4, routed)           0.436     9.309    v1/vgaBlue[3]_i_2_n_0
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.124     9.433 r  v1/vgaBlue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.433    v1_n_5
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[2]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.031    15.265    vgaBlue_reg[2]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.186ns (28.808%)  route 2.931ns (71.192%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.854     6.622    v1/pixel_y[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.772 r  v1/pixel_y[9]_i_8/O
                         net (fo=3, routed)           0.835     7.608    v1/pixel_y[9]_i_8_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.332     7.940 f  v1/vgaRed[3]_i_6/O
                         net (fo=3, routed)           0.809     8.749    v1/vgaRed[3]_i_6_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.873 f  v1/vgaBlue[3]_i_2/O
                         net (fo=4, routed)           0.432     9.305    v1/vgaBlue[3]_i_2_n_0
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.124     9.429 r  v1/vgaBlue[0]_i_1/O
                         net (fo=1, routed)           0.000     9.429    v1_n_3
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.029    15.263    vgaBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.186ns (29.019%)  route 2.901ns (70.981%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.854     6.622    v1/pixel_y[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.772 r  v1/pixel_y[9]_i_8/O
                         net (fo=3, routed)           0.835     7.608    v1/pixel_y[9]_i_8_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.332     7.940 f  v1/vgaRed[3]_i_6/O
                         net (fo=3, routed)           0.599     8.539    v1/vgaRed[3]_i_6_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.663 f  v1/vgaRed[3]_i_5/O
                         net (fo=4, routed)           0.612     9.275    v1/vgaRed[3]_i_5_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.399 r  v1/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     9.399    v1_n_11
    SLICE_X4Y101         FDRE                                         r  vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  vgaRed_reg[0]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.029    15.263    vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.186ns (29.099%)  route 2.890ns (70.901%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.854     6.622    v1/pixel_y[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.772 r  v1/pixel_y[9]_i_8/O
                         net (fo=3, routed)           0.835     7.608    v1/pixel_y[9]_i_8_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.332     7.940 f  v1/vgaRed[3]_i_6/O
                         net (fo=3, routed)           0.599     8.539    v1/vgaRed[3]_i_6_n_0
    SLICE_X4Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.663 f  v1/vgaRed[3]_i_5/O
                         net (fo=4, routed)           0.601     9.264    v1/vgaRed[3]_i_5_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.124     9.388 r  v1/vgaRed[1]_i_1/O
                         net (fo=1, routed)           0.000     9.388    v1_n_12
    SLICE_X4Y101         FDRE                                         r  vgaRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  vgaRed_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X4Y101         FDRE (Setup_fdre_C_D)        0.031    15.265    vgaRed_reg[1]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.181ns (28.693%)  route 2.935ns (71.307%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.854     6.622    v1/pixel_y[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.772 r  v1/pixel_y[9]_i_8/O
                         net (fo=3, routed)           0.835     7.608    v1/pixel_y[9]_i_8_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.332     7.940 f  v1/vgaRed[3]_i_6/O
                         net (fo=3, routed)           0.809     8.749    v1/vgaRed[3]_i_6_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.873 f  v1/vgaBlue[3]_i_2/O
                         net (fo=4, routed)           0.436     9.309    v1/vgaBlue[3]_i_2_n_0
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.119     9.428 r  v1/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.428    v1_n_6
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[3]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.075    15.309    vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.180ns (28.704%)  route 2.931ns (71.296%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.854     6.622    v1/pixel_y[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.772 r  v1/pixel_y[9]_i_8/O
                         net (fo=3, routed)           0.835     7.608    v1/pixel_y[9]_i_8_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.332     7.940 f  v1/vgaRed[3]_i_6/O
                         net (fo=3, routed)           0.809     8.749    v1/vgaRed[3]_i_6_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124     8.873 f  v1/vgaBlue[3]_i_2/O
                         net (fo=4, routed)           0.432     9.305    v1/vgaBlue[3]_i_2_n_0
    SLICE_X5Y102         LUT4 (Prop_lut4_I3_O)        0.118     9.423 r  v1/vgaBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     9.423    v1_n_4
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.588    15.010    clk_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  vgaBlue_reg[1]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.075    15.309    vgaBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.064ns (26.307%)  route 2.981ns (73.693%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.310    v1/clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  v1/pixel_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  v1/pixel_x_reg[8]/Q
                         net (fo=16, routed)          1.030     6.796    v1/pixel_x[8]
    SLICE_X2Y103         LUT6 (Prop_lut6_I4_O)        0.124     6.920 r  v1/vgaGreen[3]_i_7/O
                         net (fo=4, routed)           1.151     8.071    v1/vgaGreen[3]_i_7_n_0
    SLICE_X0Y101         LUT4 (Prop_lut4_I0_O)        0.152     8.223 r  v1/vgaGreen[2]_i_2/O
                         net (fo=1, routed)           0.800     9.023    v1/vgaGreen[2]_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.332     9.355 r  v1/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000     9.355    v1_n_9
    SLICE_X3Y102         FDRE                                         r  vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  vgaGreen_reg[2]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.031    15.267    vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.940ns (24.874%)  route 2.839ns (75.126%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.310    v1/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  v1/pixel_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  v1/pixel_x_reg[1]/Q
                         net (fo=7, routed)           1.515     7.281    v1/pixel_x[1]
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.152     7.433 f  v1/pixel_x[9]_i_3/O
                         net (fo=6, routed)           0.481     7.915    v1/pixel_x[9]_i_3_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.332     8.247 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.842     9.089    v1/pixel_y0
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y102         FDRE (Setup_fdre_C_CE)      -0.205    15.031    v1/pixel_y_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 v1/pixel_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.940ns (24.874%)  route 2.839ns (75.126%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.708     5.310    v1/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  v1/pixel_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  v1/pixel_x_reg[1]/Q
                         net (fo=7, routed)           1.515     7.281    v1/pixel_x[1]
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.152     7.433 f  v1/pixel_x[9]_i_3/O
                         net (fo=6, routed)           0.481     7.915    v1/pixel_x[9]_i_3_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I4_O)        0.332     8.247 r  v1/pixel_y[9]_i_1/O
                         net (fo=10, routed)          0.842     9.089    v1/pixel_y0
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[5]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y102         FDRE (Setup_fdre_C_CE)      -0.205    15.031    v1/pixel_y_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.186ns (29.633%)  route 2.816ns (70.367%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.854     6.622    v1/pixel_y[4]
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.150     6.772 r  v1/pixel_y[9]_i_8/O
                         net (fo=3, routed)           0.835     7.608    v1/pixel_y[9]_i_8_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I2_O)        0.332     7.940 f  v1/vgaRed[3]_i_6/O
                         net (fo=3, routed)           0.604     8.544    v1/vgaRed[3]_i_6_n_0
    SLICE_X4Y102         LUT2 (Prop_lut2_I0_O)        0.124     8.668 f  v1/vgaGreen[3]_i_4/O
                         net (fo=4, routed)           0.523     9.191    v1/vgaGreen[3]_i_4_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.124     9.315 r  v1/vgaGreen[1]_i_1/O
                         net (fo=1, routed)           0.000     9.315    v1_n_8
    SLICE_X3Y102         FDRE                                         r  vgaGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.590    15.012    clk_IBUF_BUFG
    SLICE_X3Y102         FDRE                                         r  vgaGreen_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.029    15.281    vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 v1/pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.337%)  route 0.150ns (44.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    v1/clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  v1/pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  v1/pixel_y_reg[1]/Q
                         net (fo=8, routed)           0.150     1.810    v1/pixel_y[1]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.855 r  v1/pixel_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    v1/pixel_y_1[3]
    SLICE_X2Y102         FDRE                                         r  v1/pixel_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    v1/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  v1/pixel_y_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.121     1.655    v1/pixel_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 v1/pixel_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    v1/clk_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  v1/pixel_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  v1/pixel_y_reg[4]/Q
                         net (fo=7, routed)           0.120     1.779    v1/pixel_y[4]
    SLICE_X1Y102         LUT6 (Prop_lut6_I4_O)        0.045     1.824 r  v1/vs_i_1/O
                         net (fo=1, routed)           0.000     1.824    vsreg
    SLICE_X1Y102         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  vs_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.091     1.622    vs_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.888%)  route 0.153ns (45.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    v1/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  v1/pixel_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  v1/pixel_x_reg[3]/Q
                         net (fo=8, routed)           0.153     1.811    v1/pixel_x[3]
    SLICE_X5Y104         LUT5 (Prop_lut5_I1_O)        0.045     1.856 r  v1/pixel_x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.856    v1/pixel_x_0[8]
    SLICE_X5Y104         FDRE                                         r  v1/pixel_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    v1/clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  v1/pixel_x_reg[8]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.092     1.645    v1/pixel_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.848%)  route 0.159ns (46.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    v1/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  v1/pixel_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  v1/pixel_x_reg[6]/Q
                         net (fo=16, routed)          0.159     1.817    v1/pixel_x[6]
    SLICE_X4Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  v1/pixel_x[9]_i_2/O
                         net (fo=1, routed)           0.000     1.862    v1/pixel_x_0[9]
    SLICE_X4Y103         FDRE                                         r  v1/pixel_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    v1/clk_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  v1/pixel_x_reg[9]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.091     1.623    v1/pixel_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 pixel_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  pixel_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  pixel_cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.825    pixel_cnt_reg_n_0_[0]
    SLICE_X5Y103         LUT2 (Prop_lut2_I1_O)        0.042     1.867 r  pixel_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    pixel_cnt[1]_i_1__0_n_0
    SLICE_X5Y103         FDRE                                         r  pixel_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    clk_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  pixel_cnt_reg[1]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.107     1.623    pixel_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v1/pixel_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v1/pixel_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.946%)  route 0.186ns (50.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    v1/clk_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  v1/pixel_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  v1/pixel_x_reg[0]/Q
                         net (fo=8, routed)           0.186     1.845    v1/pixel_x[0]
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  v1/pixel_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    v1/pixel_x_0[4]
    SLICE_X4Y104         FDRE                                         r  v1/pixel_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.867     2.033    v1/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  v1/pixel_x_reg[4]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.092     1.645    v1/pixel_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss1/count_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss1/count_val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    ss1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ss1/count_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ss1/count_val_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    ss1/count_val_reg_n_0_[3]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  ss1/count_val_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    ss1/count_val_reg[0]_i_1_n_4
    SLICE_X3Y92          FDRE                                         r  ss1/count_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.876     2.041    ss1/clk_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  ss1/count_val_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    ss1/count_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss1/count_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss1/count_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    ss1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  ss1/count_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ss1/count_val_reg[11]/Q
                         net (fo=1, routed)           0.108     1.773    ss1/count_val_reg_n_0_[11]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  ss1/count_val_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    ss1/count_val_reg[8]_i_1_n_4
    SLICE_X3Y94          FDRE                                         r  ss1/count_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    ss1/clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  ss1/count_val_reg[11]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    ss1/count_val_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ss1/count_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss1/count_val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    ss1/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  ss1/count_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ss1/count_val_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    ss1/count_val_reg_n_0_[7]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  ss1/count_val_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    ss1/count_val_reg[4]_i_1_n_4
    SLICE_X3Y93          FDRE                                         r  ss1/count_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    ss1/clk_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  ss1/count_val_reg[7]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    ss1/count_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ss1/count_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss1/count_val_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    ss1/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ss1/count_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ss1/count_val_reg[12]/Q
                         net (fo=1, routed)           0.105     1.770    ss1/count_val_reg_n_0_[12]
    SLICE_X3Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  ss1/count_val_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    ss1/count_val_reg[12]_i_1_n_7
    SLICE_X3Y95          FDRE                                         r  ss1/count_val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    ss1/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  ss1/count_val_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.105     1.628    ss1/count_val_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     frame_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     frame_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     frame_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     frame_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     frame_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     frame_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     frame_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     frame_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     frame_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     frame_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     frame_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     frame_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     frame_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     frame_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     frame_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     frame_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     frame_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     frame_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     frame_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     frame_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     frame_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     frame_cnt_reg[3]/C



