
*** Running vivado
    with args -log lab3_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_2.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab3_2.tcl -notrace
Command: synth_design -top lab3_2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 306.348 ; gain = 76.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab3_2' [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v:22]
	Parameter LEFT_ON bound to: 2'b00 
	Parameter LEFT_OFF bound to: 2'b01 
	Parameter RIGHT_ON bound to: 2'b10 
	Parameter RIGHT_OFF bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:23]
	Parameter size bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:23]
	Parameter size bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (1#1) [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'lab3_2' (2#1) [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 346.426 ; gain = 116.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 346.426 ; gain = 116.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/constrs_1/imports/new/lab3_2_cons.xdc]
Finished Parsing XDC File [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/constrs_1/imports/new/lab3_2_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/constrs_1/imports/new/lab3_2_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 639.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:29]
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'next_LED_reg' [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3_2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_26/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element clk_19/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:29]
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_dir" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clk_26/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element clk_19/count_reg was removed.  [D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.srcs/sources_1/imports/new/clock_divider.v:29]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    46|
|4     |LUT2   |     4|
|5     |LUT3   |    13|
|6     |LUT4   |     2|
|7     |LUT5   |     2|
|8     |LUT6   |     5|
|9     |MUXF7  |     2|
|10    |FDRE   |    63|
|11    |LD     |    16|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------------------+------+
|      |Instance |Module                        |Cells |
+------+---------+------------------------------+------+
|1     |top      |                              |   185|
|2     |  clk_19 |clock_divider__parameterized0 |    44|
|3     |  clk_26 |clock_divider                 |    59|
+------+---------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 639.375 ; gain = 116.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 639.375 ; gain = 409.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  LD => LDCE (inverted pins: G): 8 instances

27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 639.375 ; gain = 417.094
INFO: [Common 17-1381] The checkpoint 'D:/anny/Nthu_10601/HardwareDesign/lab3_2/lab3_2.runs/synth_1/lab3_2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 639.375 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul  8 17:37:40 2017...
