--- |
  ; ModuleID = 'gcc.insn-output.output_51.ll'
  target datalayout = "E-m:m-p:32:32-i8:8:32-i16:16:32-i64:64-n32-S64"
  target triple = "mips--linux-gnu"
  
  %struct.rtx_def.183 = type { i32, [1 x %union.rtunion_def.185] }
  %union.rtunion_def.185 = type { i32 }
  
  @.str.75 = external hidden unnamed_addr constant [23 x i8], align 1
  @.str.2014 = external hidden unnamed_addr constant [29 x i8], align 1
  @.str.2015 = external hidden unnamed_addr constant [27 x i8], align 1
  
  ; Function Attrs: nounwind
  define hidden i8* @output_51(%struct.rtx_def.183** nocapture readnone %operands, %struct.rtx_def.183* %insn) #0 {
    %1 = tail call i32 @get_attr_type(%struct.rtx_def.183* %insn) #2
    %cond = icmp eq i32 %1, 8
    br i1 %cond, label %5, label %2
  
  ; <label>:2                                       ; preds = %0
    %3 = tail call i32 @get_attr_mode(%struct.rtx_def.183* %insn) #2
    %4 = icmp eq i32 %3, 4
    %. = select i1 %4, i8* getelementptr inbounds ([27 x i8], [27 x i8]* @.str.2015, i32 0, i32 0), i8* getelementptr inbounds ([23 x i8], [23 x i8]* @.str.75, i32 0, i32 0)
    br label %5
  
  ; <label>:5                                       ; preds = %2, %0
    %.0 = phi i8* [ getelementptr inbounds ([29 x i8], [29 x i8]* @.str.2014, i32 0, i32 0), %0 ], [ %., %2 ]
    ret i8* %.0
  }
  
  declare i32 @get_attr_type(%struct.rtx_def.183*) #1
  
  declare i32 @get_attr_mode(%struct.rtx_def.183*) #1
  
  attributes #0 = { nounwind "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="mips32" "target-features"="+mips32r2" "unsafe-fp-math"="false" "use-soft-float"="false" }
  attributes #1 = { "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="mips32" "target-features"="+mips32r2" "unsafe-fp-math"="false" "use-soft-float"="false" }
  attributes #2 = { nounwind }
  
  !llvm.ident = !{!0}
  
  !0 = !{!"clang version 3.8.0 (http://llvm.org/git/clang.git 2d49f0a0ae8366964a93e3b7b26e29679bee7160) (http://llvm.org/git/llvm.git 60bc66b44837125843b58ed3e0fd2e6bb948d839)"}

...
---
name:            output_51
alignment:       2
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           false
tracksRegLiveness: false
tracksSubRegLiveness: false
liveins:         
  - { reg: '%a1' }
  - { reg: '%t9' }
  - { reg: '%v0' }
calleeSavedRegisters: [ '%fp', '%ra', '%d10', '%d11', '%d12', '%d13', '%d14', 
                        '%d15', '%f20', '%f21', '%f22', '%f23', '%f24', 
                        '%f25', '%f26', '%f27', '%f28', '%f29', '%f30', 
                        '%f31', '%s0', '%s1', '%s2', '%s3', '%s4', '%s5', 
                        '%s6', '%s7' ]
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       32
  offsetAdjustment: 0
  maxAlignment:    4
  adjustsStack:    true
  hasCalls:        true
  maxCallFrameSize: 16
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
stack:           
  - { id: 0, type: spill-slot, offset: -4, size: 4, alignment: 4, callee-saved-register: '%ra' }
  - { id: 1, type: spill-slot, offset: -8, size: 4, alignment: 4, callee-saved-register: '%s1' }
  - { id: 2, type: spill-slot, offset: -12, size: 4, alignment: 4, callee-saved-register: '%s0' }
body:             |
  bb.0 (%ir-block.0, freq 16):
    successors: %bb.1(50), %bb.2(50)
    liveins: %a1, %t9, %ra, %s1, %s0
  
    %v0 = LUi target-flags(<unknown>) $_gp_disp
    %v0 = ADDiu %v0, target-flags(<unknown>) $_gp_disp
    %sp = ADDiu %sp, -32
    CFI_INSTRUCTION .cfi_def_cfa_offset 32
    SW killed %ra, %sp, 28 :: (store 4 into %stack.0)
    SW killed %s1, %sp, 24 :: (store 4 into %stack.1)
    SW killed %s0, %sp, 20 :: (store 4 into %stack.2)
    CFI_INSTRUCTION .cfi_offset %ra_64, -4
    CFI_INSTRUCTION .cfi_offset %s1_64, -8
    CFI_INSTRUCTION .cfi_offset %s0_64, -12
    %s0 = ADDu %v0, %t9
    %s1 = OR %a1, %zero
    %t9 = LW %s0, target-flags(<unknown>) @get_attr_type :: (load 4 from call-entry @get_attr_type)
    %a0 = OR %s1, %zero
    JALRPseudo %t9, csr_o32, implicit-def dead %ra, implicit killed %a0, implicit killed %gp, implicit-def %sp, implicit-def %v0 {
      %gp = OR %s0, %zero
    }
    %at = ADDiu %zero, 8
    BNE killed %v0, killed %at, %bb.2, implicit-def dead %at {
      NOP
    }
  
  bb.1 (freq 8):
    successors: %bb.3(100)
    liveins: %s0
  
    %v0 = LW killed %s0, target-flags(<unknown>) @.str.2014 :: (load 4 from got)
    B %bb.3, implicit-def dead %at {
      NOP
    }
  
  bb.2 (%ir-block.2, freq 8):
    successors: %bb.3(100)
    liveins: %s0, %s1
  
    %t9 = LW %s0, target-flags(<unknown>) @get_attr_mode :: (load 4 from call-entry @get_attr_mode)
    %a0 = OR killed %s1, %zero
    JALRPseudo %t9, csr_o32, implicit-def dead %ra, implicit killed %a0, implicit killed %gp, implicit-def %sp, implicit-def %v0 {
      %gp = OR %s0, %zero
    }
    %at = XORi killed %v0, 4
    %v0 = ADDiu %s0, target-flags(<unknown>) @.str.75
    %v1 = ADDiu killed %s0, target-flags(<unknown>) @.str.2015
    %v0 = MOVZ_I_I killed %v1, killed %at, killed %v0
    %v0 = LW killed %v0, 0 :: (load 4 from unknown)
  
  bb.3 (%ir-block.5, freq 16):
    liveins: %v0
    liveouts:
  
    %s0 = LW %sp, 20 :: (load 4 from %stack.2)
    %s1 = LW %sp, 24 :: (load 4 from %stack.1)
    %ra = LW %sp, 28 :: (load 4 from %stack.0)
    PseudoReturn %ra {
      %sp = ADDiu %sp, 32
    }

...
