

================================================================
== Vivado HLS Report for 'AttentionMatmulSoftm'
================================================================
* Date:           Tue Feb  7 00:12:41 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        kern_4
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    6|  1029|    6|  1029|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+----------+----------+
        |- Loop 1  |    4|  1027|         5|          1|          1| 1 ~ 1024 |    yes   |
        +----------+-----+------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      1|        -|       -|    -|
|Expression       |        -|      -|        0|     570|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     480|    -|
|Register         |        0|      -|     5671|     448|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      1|     5671|    1498|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------+-----------------------------------+-----------+
    |                 Instance                |               Module              | Expression|
    +-----------------------------------------+-----------------------------------+-----------+
    |kernel_4_mul_mul_12ns_16ns_28_1_1_U1882  |kernel_4_mul_mul_12ns_16ns_28_1_1  |  i0 * i1  |
    +-----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_557_p2     |     +    |      0|  0|  35|          28|           1|
    |j_fu_576_p2                       |     +    |      0|  0|  19|          12|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_112                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_202                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_891                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_895                  |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V0_status                 |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V1_status                |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_563_p2               |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_flatten_fu_552_p2        |   icmp   |      0|  0|  20|          28|          28|
    |tmp_113_10_fu_722_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_11_fu_733_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_12_fu_744_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_13_fu_755_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_14_fu_766_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_1_fu_612_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_2_fu_623_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_3_fu_634_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_4_fu_645_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_5_fu_656_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_6_fu_667_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_7_fu_678_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_8_fu_689_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_9_fu_700_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_113_s_fu_711_p2               |   icmp   |      0|  0|  13|          16|          16|
    |tmp_5_fu_589_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |i_op_assign_2_10_fu_716_p2        |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_11_fu_727_p2        |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_12_fu_738_p2        |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_13_fu_749_p2        |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_14_fu_760_p2        |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_1_fu_617_p2         |    or    |      0|  0|  16|          16|           2|
    |i_op_assign_2_2_fu_628_p2         |    or    |      0|  0|  16|          16|           2|
    |i_op_assign_2_3_fu_639_p2         |    or    |      0|  0|  16|          16|           3|
    |i_op_assign_2_4_fu_650_p2         |    or    |      0|  0|  16|          16|           3|
    |i_op_assign_2_5_fu_661_p2         |    or    |      0|  0|  16|          16|           3|
    |i_op_assign_2_6_fu_672_p2         |    or    |      0|  0|  16|          16|           3|
    |i_op_assign_2_7_fu_683_p2         |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_8_fu_694_p2         |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_9_fu_705_p2         |    or    |      0|  0|  16|          16|           4|
    |i_op_assign_2_s_fu_606_p2         |    or    |      0|  0|  16|          16|           1|
    |i_op_assign_1_mid2_fu_568_p3      |  select  |      0|  0|  11|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 570|         590|         361|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  21|          4|    1|          4|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                       |   9|          2|    1|          2|
    |ap_phi_mux_tmp_data_V_22_phi_fu_497_p4        |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_10_phi_fu_456_p4      |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_12_phi_fu_477_p4      |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_13_phi_fu_487_p4      |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_1_phi_fu_355_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_2_phi_fu_365_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_3_phi_fu_375_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_4_phi_fu_385_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_5_phi_fu_395_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_7_phi_fu_416_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_8_phi_fu_426_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_9_phi_fu_436_p4       |  15|          3|  512|       1536|
    |ap_phi_mux_tmp_data_V_8_s_phi_fu_446_p4       |  15|          3|  512|       1536|
    |ap_phi_reg_pp0_iter2_tmp_data_V_8_reg_343     |  15|          3|  512|       1536|
    |ap_phi_reg_pp0_iter3_tmp_data_V_8_6_reg_403   |  15|          3|  512|       1536|
    |ap_phi_reg_pp0_iter4_tmp_data_V_8_11_reg_464  |  15|          3|  512|       1536|
    |i_op_assign_1_reg_332                         |   9|          2|   12|         24|
    |in_V_data_V_blk_n                             |   9|          2|    1|          2|
    |in_V_dest_V_blk_n                             |   9|          2|    1|          2|
    |in_V_id_V_blk_n                               |   9|          2|    1|          2|
    |in_V_last_V_blk_n                             |   9|          2|    1|          2|
    |in_V_user_V_blk_n                             |   9|          2|    1|          2|
    |indvar_flatten_reg_321                        |   9|          2|   28|         56|
    |out_V_data_V_blk_n                            |   9|          2|    1|          2|
    |out_V_data_V_din                              |  15|          3|  512|       1536|
    |out_V_dest_V_blk_n                            |   9|          2|    1|          2|
    |out_V_dest_V_din                              |  15|          3|    8|         24|
    |out_V_id_V_blk_n                              |   9|          2|    1|          2|
    |out_V_id_V_din                                |  15|          3|    8|         24|
    |out_V_last_V_blk_n                            |   9|          2|    1|          2|
    |out_V_last_V_din                              |  15|          3|    1|          3|
    |out_V_user_V_blk_n                            |   9|          2|    1|          2|
    |out_V_user_V_din                              |  15|          3|   16|         48|
    |real_start                                    |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 480|         99| 8792|      26323|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                     |    3|   0|    3|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_8_11_reg_464  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_8_6_reg_403   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_8_reg_343     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_V_8_11_reg_464  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_V_8_6_reg_403   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter2_tmp_data_V_8_reg_343     |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_tmp_data_V_8_11_reg_464  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter3_tmp_data_V_8_6_reg_403   |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter4_tmp_data_V_8_11_reg_464  |  512|   0|  512|          0|
    |bound_reg_995                                 |   28|   0|   28|          0|
    |exitcond_flatten_reg_1000                     |    1|   0|    1|          0|
    |i_op_assign_1_mid2_reg_1009                   |   12|   0|   12|          0|
    |i_op_assign_1_reg_332                         |   12|   0|   12|          0|
    |indvar_flatten_reg_321                        |   28|   0|   28|          0|
    |start_once_reg                                |    1|   0|    1|          0|
    |tmp_113_10_reg_1093                           |    1|   0|    1|          0|
    |tmp_113_11_reg_1097                           |    1|   0|    1|          0|
    |tmp_113_12_reg_1101                           |    1|   0|    1|          0|
    |tmp_113_13_reg_1105                           |    1|   0|    1|          0|
    |tmp_113_14_reg_1109                           |    1|   0|    1|          0|
    |tmp_113_1_reg_1053                            |    1|   0|    1|          0|
    |tmp_113_2_reg_1057                            |    1|   0|    1|          0|
    |tmp_113_3_reg_1061                            |    1|   0|    1|          0|
    |tmp_113_4_reg_1065                            |    1|   0|    1|          0|
    |tmp_113_5_reg_1069                            |    1|   0|    1|          0|
    |tmp_113_6_reg_1073                            |    1|   0|    1|          0|
    |tmp_113_7_reg_1077                            |    1|   0|    1|          0|
    |tmp_113_8_reg_1081                            |    1|   0|    1|          0|
    |tmp_113_9_reg_1085                            |    1|   0|    1|          0|
    |tmp_113_s_reg_1089                            |    1|   0|    1|          0|
    |tmp_56_cast1_reg_970                          |   12|   0|   12|          0|
    |tmp_dest_V_1_reg_1029                         |    8|   0|    8|          0|
    |tmp_id_V_1_reg_1024                           |    8|   0|    8|          0|
    |tmp_last_V_1_reg_1039                         |    1|   0|    1|          0|
    |tmp_reg_975                                   |   16|   0|   16|          0|
    |tmp_user_V_1_reg_1034                         |   16|   0|   16|          0|
    |exitcond_flatten_reg_1000                     |   64|  32|    1|          0|
    |tmp_113_10_reg_1093                           |   64|  32|    1|          0|
    |tmp_113_11_reg_1097                           |   64|  32|    1|          0|
    |tmp_113_12_reg_1101                           |   64|  32|    1|          0|
    |tmp_113_13_reg_1105                           |   64|  32|    1|          0|
    |tmp_113_14_reg_1109                           |   64|  32|    1|          0|
    |tmp_113_7_reg_1077                            |   64|  32|    1|          0|
    |tmp_113_8_reg_1081                            |   64|  32|    1|          0|
    |tmp_113_9_reg_1085                            |   64|  32|    1|          0|
    |tmp_113_s_reg_1089                            |   64|  32|    1|          0|
    |tmp_dest_V_1_reg_1029                         |   64|  32|    8|          0|
    |tmp_id_V_1_reg_1024                           |   64|  32|    8|          0|
    |tmp_last_V_1_reg_1039                         |   64|  32|    1|          0|
    |tmp_user_V_1_reg_1034                         |   64|  32|   16|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 5671| 448| 4818|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_start             |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_done              | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_idle              | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|ap_ready             | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|start_out            | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|start_write          | out |    1| ap_ctrl_hs | AttentionMatmulSoftm | return value |
|in_V_data_V_dout     |  in |  512|   ap_fifo  |      in_V_data_V     |    pointer   |
|in_V_data_V_empty_n  |  in |    1|   ap_fifo  |      in_V_data_V     |    pointer   |
|in_V_data_V_read     | out |    1|   ap_fifo  |      in_V_data_V     |    pointer   |
|in_V_id_V_dout       |  in |    8|   ap_fifo  |       in_V_id_V      |    pointer   |
|in_V_id_V_empty_n    |  in |    1|   ap_fifo  |       in_V_id_V      |    pointer   |
|in_V_id_V_read       | out |    1|   ap_fifo  |       in_V_id_V      |    pointer   |
|in_V_dest_V_dout     |  in |    8|   ap_fifo  |      in_V_dest_V     |    pointer   |
|in_V_dest_V_empty_n  |  in |    1|   ap_fifo  |      in_V_dest_V     |    pointer   |
|in_V_dest_V_read     | out |    1|   ap_fifo  |      in_V_dest_V     |    pointer   |
|in_V_user_V_dout     |  in |   16|   ap_fifo  |      in_V_user_V     |    pointer   |
|in_V_user_V_empty_n  |  in |    1|   ap_fifo  |      in_V_user_V     |    pointer   |
|in_V_user_V_read     | out |    1|   ap_fifo  |      in_V_user_V     |    pointer   |
|in_V_last_V_dout     |  in |    1|   ap_fifo  |      in_V_last_V     |    pointer   |
|in_V_last_V_empty_n  |  in |    1|   ap_fifo  |      in_V_last_V     |    pointer   |
|in_V_last_V_read     | out |    1|   ap_fifo  |      in_V_last_V     |    pointer   |
|out_V_data_V_din     | out |  512|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_full_n  |  in |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_write   | out |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_id_V_din       | out |    8|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_full_n    |  in |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_write     | out |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_dest_V_din     | out |    8|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_full_n  |  in |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_write   | out |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_user_V_din     | out |   16|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_full_n  |  in |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_write   | out |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_last_V_din     | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_full_n  |  in |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_write   | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

