Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Dec  2 14:53:07 2024
| Host         : Lam running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file reports/utilization.rpt
| Design       : sync_fifo
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
|  Instance | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
| sync_fifo |  (top) |         24 |         12 |      12 |    0 |   8 |      0 |      0 |          0 |
+-----------+--------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


