---
layout: project_page
title: Verilog Code Generation With Variations Fine Tuned Large Languag Models
permalink: /4yp/e19/Verilog-Code-Generation-With-Variations-Fine-Tuned-Large-Languag-Models/
description: This research focuses on automating the generation of Verilog code (a
  hardware description language) using Large Language Models (LLMs). The motivation
  behind this project is to simplify and accelerate hardware design processes by leveraging
  AI-based tools.
has_children: false
parent: E19 Undergraduate Research Projects
grand_parent: Undergraduate Research Projects
cover_url: /data/categories/4yp/cover_page.jpg
thumbnail_url: /data/categories/4yp/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e19-4yp-Verilog-Code-Generation-With-Variations-Fine-Tuned-Large-Languag-Models
page_url: https://cepdnaclk.github.io/e19-4yp-Verilog-Code-Generation-With-Variations-Fine-Tuned-Large-Languag-Models
forks: 1
watchers: 1
stars: 1
started_on: "2025-02-02T11:41:19Z"
---

This research focuses on automating the generation of Verilog code (a hardware description language) using Large Language Models (LLMs). The motivation behind this project is to simplify and accelerate hardware design processes by leveraging AI-based tools.
