Info Session started: Sat Nov 11 20:11:46 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW16_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vp
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW16_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW16_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW16_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:11:46 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW16_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW16_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 2 0x8656
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW16_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vp
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/21 :   4.76%
Info   Coverage points hit   : 98/1678 :   5.84%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
de3d8656
9a51429e
d5fdd5fd
6c6591a8
0466bd8f
e31ffa64
c737ad3a
e54c8c1e
6c6591a8
250fbd8f
fa640466
ad3ae31f
0000c737
7ca660db
0692dadf
2c63c847
c737ad3a
e54cc737
7ca6e54c
f8017ca6
2c63c847
fbba7ae7
195b62bf
f600a3d1
dadf7ca6
c8470692
ffff2c63
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
62bffbba
f600195b
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
000034b8
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
39aeb2d3
a4dd824d
36505233
88d5d498
407118fc
3c3037bf
7dd8c83b
ffffd1bc
18fcd498
37bf18fc
c83b37bf
d1bc7dd8
a968d1bc
62f6cb6d
5b086787
3874f8a5
7dd8c83b
a97fd1bc
cb6da968
ffff62f6
3874f8a5
6075c1a2
951e8621
4ff09378
5b0862f6
3874f8a5
4321c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
86216075
0800951e
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
00004c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
848f848f
cd04cd04
9b1a8042
da4c9b1a
426b8dfb
e0e9426b
f632e0e9
ffffe156
96869b1a
8dfbda4c
092c426b
3d52e0e9
0001f632
4bfb003d
86b081d4
f22b6484
f632e0e9
73b3f632
003d003d
00004bfb
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
81d44bfb
648486b0
0000f22b
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
0cc993b0
f8010cc9
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
ffff169d
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
81e98bfc
a8cc4e11
fe19445d
81e3ea35
10dd527e
93b379e9
5d710be7
0000c47c
81e381e3
10dd527e
93b393b3
5d715d71
1234658c
47c6f638
c3a22eae
4ed86866
5d710be7
658cc47c
f63824e0
ffff47c6
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed8c3a2
00014ed8
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
96d5e6b6
ffff4daa
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
4321dfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
120b3533
23d823d8
dbee5e94
982bdbee
65e3982b
71f665e3
4880b64b
700a8660
c336dbee
c70c982b
71f665e3
4880b64b
07ff8660
63b91dcd
04b11e73
355e64a2
4880b64b
8d4e8660
63b91dcd
ffff63b9
355e64a2
95a74545
8b4ecba8
cd1b37e5
1e7363b9
64a204b1
0000355e
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.03 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:11:46 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:11:46 2023

