#Build: Synplify Pro (R) P-2019.03P-Beta2, Build 3717R, Feb 25 2019
#install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
#OS: Windows 8 6.2
#Hostname: LAPTOP-8L16VFIA

# Sat Nov  9 22:36:26 2019

#Implementation: synplify_impl


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys HDL Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Verilog Compiler, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v" (library work)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v" (library work)
@N: CG334 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":137:12:137:24|Read directive translate_off.
@N: CG333 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":139:12:139:23|Read directive translate_on.
@I:"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_defines.v" (library work)
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":185:36:185:45|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":406:41:406:49|Read full_case directive.
@N: CG347 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":406:51:406:63|Read a parallel_case directive.
@N: CG346 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":410:47:410:55|Read full_case directive.
@N: CG347 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":410:57:410:69|Read a parallel_case directive.
@W: CG286 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":410:24:410:27|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v" (library work)
@N: CG334 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":69:12:69:24|Read directive translate_off.
@N: CG333 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":71:12:71:23|Read directive translate_on.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":199:32:199:41|Unrecognized synthesis directive enum_state. Verify the correct directive name.
@N: CG346 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":230:34:230:42|Read full_case directive.
@N: CG347 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":230:44:230:56|Read a parallel_case directive.
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\cmos_8_16bit.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\cmos_write_req_gen.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\dvi_encoder.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v" (library work)
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":7:9:7:12|Unrecognized synthesis directive name. Verify the correct directive name.
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v" (library work)
@I:"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\video_define.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_dll_update_ctrl.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_training_ctrl.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_3_afifo_16i_64o_512.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_3_afifo_64i_16o_128.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\clk_200M\clk_200M.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v" (library work)
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v" (library work)
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":656:40:656:52|Read a parallel_case directive.
@I::"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v" (library work)
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":289:249:289:257|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":295:162:295:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":301:162:301:170|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":307:132:307:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":311:134:311:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":315:132:315:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":319:134:319:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":323:134:323:142|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":327:126:327:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":331:133:331:141|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":335:125:335:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":339:143:339:151|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":343:151:343:159|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":347:140:347:148|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":351:156:351:164|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":355:154:355:162|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":359:155:359:163|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":363:125:363:133|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":367:126:367:134|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":372:132:372:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":376:136:376:144|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":381:132:381:140|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":385:148:385:156|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":389:146:389:154|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":393:150:393:158|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@W: CS141 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":397:138:397:146|Unrecognized synthesis directive pap_error. Verify the correct directive name.
@N: CG347 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":656:40:656:52|Read a parallel_case directive.
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2251:7:2251:16|Synthesizing module GTP_PLL_E1 in library work.
Running optimization stage 1 on GTP_PLL_E1 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":4:7:4:15|Synthesizing module video_pll in library work.
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":257:14:257:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":263:15:263:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":269:16:269:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":106:9:106:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":109:9:109:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":110:9:110:20|Removing wire clkout0_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":111:9:111:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":112:9:112:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":113:9:113:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":114:9:114:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":115:9:115:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":116:9:116:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":117:15:117:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":118:15:118:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":119:15:119:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":120:15:120:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":121:15:121:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":122:15:122:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":123:15:123:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":124:15:124:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":125:15:125:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":126:15:126:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":127:15:127:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":128:15:128:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":129:16:129:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":130:16:130:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":131:16:131:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":132:16:132:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":133:16:133:25|Removing wire dyn_phase4, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":137:15:137:22|Removing wire icp_base, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":138:15:138:21|Removing wire icp_sel, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":139:15:139:24|Removing wire lpfres_sel, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":140:15:140:25|Removing wire cripple_sel, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":141:15:141:23|Removing wire phase_sel, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":142:15:142:23|Removing wire phase_dir, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":143:15:143:26|Removing wire phase_step_n, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":144:15:144:24|Removing wire load_phase, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":145:15:145:22|Removing wire dyn_mdiv, as there is no assignment to it.
Running optimization stage 1 on video_pll .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":46:7:46:12|Synthesizing module encode in library work.
Running optimization stage 1 on encode .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2154:7:2154:17|Synthesizing module GTP_OSERDES in library work.
Running optimization stage 1 on GTP_OSERDES .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2212:7:2212:17|Synthesizing module GTP_OUTBUFT in library work.
Running optimization stage 1 on GTP_OUTBUFT .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":3:7:3:21|Synthesizing module serdes_4b_10to1 in library work.
Running optimization stage 1 on serdes_4b_10to1 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\dvi_encoder.v":2:7:2:17|Synthesizing module dvi_encoder in library work.
Running optimization stage 1 on dvi_encoder .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":143:7:143:25|Synthesizing module i2c_master_bit_ctrl in library work.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":221:23:221:25|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":418:38:418:44|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":419:38:419:44|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":427:38:427:44|Removing redundant assignment.
Running optimization stage 1 on i2c_master_bit_ctrl .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":75:7:75:26|Synthesizing module i2c_master_byte_ctrl in library work.
Running optimization stage 1 on i2c_master_byte_ctrl .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":30:7:30:20|Synthesizing module i2c_master_top in library work.
Running optimization stage 1 on i2c_master_top .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":30:7:30:16|Synthesizing module i2c_config in library work.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":113:27:113:31|Removing redundant assignment.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":57:4:57:15|Object i2c_read_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on i2c_config .......
@A: CL282 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|Feedback mux created for signal i2c_write_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":30:7:30:32|Synthesizing module lut_ov5640_rgb565_1024_768 in library work.
Running optimization stage 1 on lut_ov5640_rgb565_1024_768 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\cmos_8_16bit.v":30:7:30:18|Synthesizing module cmos_8_16bit in library work.
Running optimization stage 1 on cmos_8_16bit .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\cmos_write_req_gen.v":30:7:30:24|Synthesizing module cmos_write_req_gen in library work.
Running optimization stage 1 on cmos_write_req_gen .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":33:7:33:15|Synthesizing module color_bar in library work.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":222:14:222:21|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":235:11:235:15|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":247:12:247:17|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":259:14:259:21|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":271:12:271:17|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":283:14:283:21|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":345:17:345:25|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":346:17:346:25|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":347:17:347:25|Removing redundant assignment.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":174:10:174:17|Object active_y is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on color_bar .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":30:7:30:23|Synthesizing module video_timing_data in library work.
Running optimization stage 1 on video_timing_data .......
@A: CL282 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_vs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_hs_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\video_timing_data.v":63:0:63:5|Feedback mux created for signal video_de_d1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_3_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000000
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000100000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000001000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001011
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001001
	ADDR_WIDTH_A=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000001000000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000000100
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000001001
	MODE_RATIO=32'b00000000000000000000000000001000
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000000111
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001000
   Generated name = ipml_sdpram_v1_3_afifo_16i_64o_512_Z1
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1409:7:1409:16|Synthesizing module GTP_DRM18K in library work.
Running optimization stage 1 on GTP_DRM18K .......
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":552:18:552:25|Object gen_j_wd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1064:8:1064:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_3_afifo_16i_64o_512_Z1 .......
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1053:0:1053:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1044:0:1044:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":1035:0:1035:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s .......
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":171:8:171:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rwptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_v1_3_afifo_16i_64o_512.v":25:7:25:38|Synthesizing module ipml_fifo_v1_3_afifo_16i_64o_512 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_WR_DATA_WIDTH=32'b00000000000000000000000000010000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DATA_WIDTH=32'b00000000000000000000000001000000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000001111111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_3_afifo_16i_64o_512_Z2
Running optimization stage 1 on ipml_fifo_v1_3_afifo_16i_64o_512_Z2 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":18:7:18:23|Synthesizing module afifo_16i_64o_512 in library work.
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\afifo_16i_64o_512.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_16i_64o_512 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":31:7:31:22|Synthesizing module frame_fifo_write in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_CHECK_FIFO=32'b00000000000000000000000000000010
	S_WRITE_BURST=32'b00000000000000000000000000000011
	S_WRITE_BURST_END=32'b00000000000000000000000000000100
	S_END=32'b00000000000000000000000000000101
   Generated name = frame_fifo_write_Z3
Running optimization stage 1 on frame_fifo_write_Z3 .......
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit wr_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 9 to 7 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of wr_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":20:7:20:40|Synthesizing module ipml_sdpram_v1_3_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_ADDR_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_ADDR_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_WR_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_RD_ADDR_STROBE_EN=32'b00000000000000000000000000000000
	c_WR_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_EN=32'b00000000000000000000000000000001
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_INIT_FILE=32'b01001110010011110100111001000101
	c_INIT_FORMAT=24'b010000100100100101001110
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	MODE_9K=32'b00000000000000000000000000000000
	MODE_18K=32'b00000000000000000000000000000001
	c_WR_BYTE_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH_WIDE=32'b00000000000000000000000001000000
	ADDR_WIDTH_WIDE=32'b00000000000000000000000000001000
	DATA_WIDTH_NARROW=32'b00000000000000000000000000010000
	ADDR_WIDTH_NARROW=32'b00000000000000000000000000001010
	DATA_WIDTH_W2N=32'b00000000000000000000000000000001
	N_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_8_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_16_WIDE=32'b00000000000000000000000000100000
	N_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	L_DATA_WIDTH_32_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	L_BYTE_DATA_1_WIDTH=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_2_WIDE=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_4_WIDE=32'b00000000000000000000000000100000
	WIDTH_RATIO=32'b00000000000000000000000000000100
	N_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	N_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	L_BYTE_DATA_WIDTH_A=32'b00000000000000000000000000100000
	N_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	L_BYTE_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DRM_DATA_WIDTH_A=32'b00000000000000000000000000100000
	DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	DATA_LOOP_NUM=32'b00000000000000000000000000000010
	Q_DRM_DATA_WIDTH_B=32'b00000000000000000000000000001000
	Q_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_A=32'b00000000000000000000000000010000
	D_DRM_DATA_WIDTH_B=32'b00000000000000000000000000010000
	DRM_ADDR_WIDTH_A=32'b00000000000000000000000000001001
	DRM_ADDR_WIDTH_B=32'b00000000000000000000000000001011
	ADDR_WIDTH_A=32'b00000000000000000000000000001001
	CS_ADDR_WIDTH_A=32'b00000000000000000000000000000000
	ADDR_WIDTH_B=32'b00000000000000000000000000001011
	CS_ADDR_WIDTH_B=32'b00000000000000000000000000000000
	ADDR_LOOP_NUM_A=32'b00000000000000000000000000000001
	ADDR_LOOP_NUM_B=32'b00000000000000000000000000000001
	CAS_DATA_WIDTH_A=32'b00000000000000000000000001000000
	CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	Q_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	Q_CAS_DATA_WIDTH_B=32'b00000000000000000000000000010000
	D_CAS_DATA_WIDTH_A=32'b00000000000000000000000000100000
	D_CAS_DATA_WIDTH_B=32'b00000000000000000000000000100000
	WR_BYTE_WIDTH_A=32'b00000000000000000000000000001000
	WR_BYTE_WIDTH_B=32'b00000000000000000000000000001000
	MASK_NUM_A=32'b00000000000000000000000000000100
	MASK_NUM_B=32'b00000000000000000000000000001000
	c_RST_TYPE=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011
	CS_ADDR_A_3_LSB=32'b00000000000000000000000000000111
	CS_ADDR_A_4_LSB=32'b00000000000000000000000000000111
	MODE_RATIO=32'b00000000000000000000000000000010
	CS_ADDR_B_3_LSB=32'b00000000000000000000000000001001
	CS_ADDR_B_4_LSB=32'b00000000000000000000000000001001
	RD_ADDR_SEL_LSB=32'b00000000000000000000000000001010
   Generated name = ipml_sdpram_v1_3_afifo_64i_16o_128_Z4
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":450:47:450:81|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":454:55:454:121|Repeat multiplier in concatenation evaluates to 0
@W: CG532 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":287:0:287:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1064:8:1064:12|Object cs_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1078:9:1078:16|Object gen_i_rd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1078:18:1078:25|Object gen_j_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_sdpram_v1_3_afifo_64i_16o_128_Z4 .......
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1053:0:1053:5|Pruning unused register addr_bus_rd_invt[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1044:0:1044:5|Pruning unused register addr_bus_rd_oce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":1035:0:1035:5|Pruning unused register addr_bus_rd_ce[0:1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":639:0:639:5|Pruning unused register rd_addr_bsel_rd_invt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":625:0:625:5|Pruning unused register rd_addr_bsel_rd_oce[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":604:0:604:5|Pruning unused register rd_addr_bsel_rd_ce[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":21:7:21:25|Synthesizing module ipml_fifo_ctrl_v1_3 in library work.

	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":73:28:73:43|Object asyn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":75:28:75:44|Object asyn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":76:28:76:36|Object syn_wfull is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":77:28:77:42|Object syn_almost_full is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":78:28:78:37|Object syn_rempty is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":79:28:79:43|Object syn_almost_empty is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused register ASYN_CTRL.raddr_msb. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning unused register ASYN_CTRL.waddr_msb. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning unused bits 1 to 0 of ASYN_CTRL.rptr[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr1[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":123:8:123:13|Pruning unused bits 1 to 0 of ASYN_CTRL.wrptr2[10:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_fifo_v1_3_afifo_64i_16o_128.v":25:7:25:38|Synthesizing module ipml_fifo_v1_3_afifo_64i_16o_128 in library work.

	c_SIM_DEVICE=48'b010100000100011101001100001100100011001001000111
	c_WR_DEPTH_WIDTH=32'b00000000000000000000000000001000
	c_WR_DATA_WIDTH=32'b00000000000000000000000001000000
	c_RD_DEPTH_WIDTH=32'b00000000000000000000000000001010
	c_RD_DATA_WIDTH=32'b00000000000000000000000000010000
	c_OUTPUT_REG=32'b00000000000000000000000000000000
	c_RD_OCE_EN=32'b00000000000000000000000000000000
	c_RESET_TYPE=192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011010110010100111001000011010111110101001001000101010100110100010101010100
	c_POWER_OPT=32'b00000000000000000000000000000000
	c_RD_CLK_OR_POL_INV=32'b00000000000000000000000000000000
	c_WR_BYTE_EN=32'b00000000000000000000000000000000
	c_BE_WIDTH=32'b00000000000000000000000000000100
	c_FIFO_TYPE=32'b01000001010100110101100101001110
	c_ALMOST_FULL_NUM=32'b00000000000000000000000011111100
	c_ALMOST_EMPTY_NUM=32'b00000000000000000000000000000100
   Generated name = ipml_fifo_v1_3_afifo_64i_16o_128_Z5
Running optimization stage 1 on ipml_fifo_v1_3_afifo_64i_16o_128_Z5 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":18:7:18:23|Synthesizing module afifo_64i_16o_128 in library work.
@W: CG390 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":142:81:142:115|Repeat multiplier in concatenation evaluates to 0
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":120:46:120:55|Removing wire wr_byte_en, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\afifo_64i_16o_128.v":128:46:128:51|Removing wire rd_oce, as there is no assignment to it.
Running optimization stage 1 on afifo_64i_16o_128 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":31:7:31:21|Synthesizing module frame_fifo_read in library work.

	MEM_DATA_BITS=32'b00000000000000000000000001000000
	ADDR_BITS=32'b00000000000000000000000000011001
	BUSRT_BITS=32'b00000000000000000000000000001010
	FIFO_DEPTH=32'b00000000000000000000000010000000
	BURST_SIZE=32'b00000000000000000000000001000000
	ONE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
	ZERO=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S_IDLE=32'b00000000000000000000000000000000
	S_ACK=32'b00000000000000000000000000000001
	S_WAIT=32'b00000000000000000000000000000010
	S_CHECK_FIFO=32'b00000000000000000000000000000011
	S_READ_BURST=32'b00000000000000000000000000000100
	S_READ_BURST_END=32'b00000000000000000000000000000101
	S_END=32'b00000000000000000000000000000110
   Generated name = frame_fifo_read_Z6
Running optimization stage 1 on frame_fifo_read_Z6 .......
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit rd_burst_len[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 9 to 7 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of rd_burst_len[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v":31:7:31:22|Synthesizing module frame_read_write in library work.
Running optimization stage 1 on frame_read_write .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":5:7:5:16|Synthesizing module pll_50_400 in library work.
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
Running optimization stage 1 on pll_50_400 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":1:7:1:28|Synthesizing module ipsl_ddrphy_reset_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_reset_ctrl .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_training_ctrl.v":1:7:1:31|Synthesizing module ipsl_ddrphy_training_ctrl in library work.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_training_ctrl.v":34:37:34:61|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrphy_training_ctrl .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_dll_update_ctrl.v":1:7:1:33|Synthesizing module ipsl_ddrphy_dll_update_ctrl in library work.
Running optimization stage 1 on ipsl_ddrphy_dll_update_ctrl .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":1:7:1:29|Synthesizing module ipsl_ddrphy_update_ctrl in library work.

	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DLL_OFFSET=32'b00000000000000000000000000000010
	IDLE=32'b00000000000000000000000000000000
	REQ=32'b00000000000000000000000000000001
	UPDATE=32'b00000000000000000000000000000010
	WAIT_END=32'b00000000000000000000000000000011
	DQSH_REQ_EN=1'b1
   Generated name = ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1316:7:1316:13|Synthesizing module GTP_DLL in library work.
Running optimization stage 1 on GTP_DLL .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":696:7:696:16|Synthesizing module GTP_DDRPHY in library work.
Running optimization stage 1 on GTP_DDRPHY .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1737:7:1737:18|Synthesizing module GTP_IOCLKBUF in library work.
Running optimization stage 1 on GTP_IOCLKBUF .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1766:7:1766:18|Synthesizing module GTP_IOCLKDIV in library work.
Running optimization stage 1 on GTP_IOCLKDIV .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":195:7:195:16|Synthesizing module GTP_DDC_E1 in library work.
Running optimization stage 1 on GTP_DDC_E1 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1779:7:1779:17|Synthesizing module GTP_IODELAY in library work.
Running optimization stage 1 on GTP_IODELAY .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1819:7:1819:17|Synthesizing module GTP_ISERDES in library work.
Running optimization stage 1 on GTP_ISERDES .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1612:7:1612:16|Synthesizing module GTP_INBUFG in library work.
Running optimization stage 1 on GTP_INBUFG .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2175:7:2175:16|Synthesizing module GTP_OUTBUF in library work.
Running optimization stage 1 on GTP_OUTBUF .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1645:7:1645:15|Synthesizing module GTP_IOBUF in library work.
Running optimization stage 1 on GTP_IOBUF .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":2226:7:2226:19|Synthesizing module GTP_OUTBUFTCO in library work.
Running optimization stage 1 on GTP_OUTBUFTCO .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":27:7:27:17|Synthesizing module ipsl_phy_io in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001001110001000000
	MR0_DDR3=16'b0001010100100000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000000000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	TMRD=32'b00000000000000000000000000000010
	TMOD=32'b00000000000000000000000000000110
	TZQINIT=32'b00000000000000000000000100000000
	TXPR=32'b00000000000000000000000000111110
	TRP=32'b00000000000000000000000000000011
	TRFC=32'b00000000000000000000000000111100
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001010000
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	TXS=8'b00111110
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
   Generated name = ipsl_phy_io_Z7
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1636:7:1636:13|Synthesizing module GTP_INV in library work.
Running optimization stage 1 on GTP_INV .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":1661:7:1661:17|Synthesizing module GTP_IOBUFCO in library work.
Running optimization stage 1 on GTP_IOBUFCO .......
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
Running optimization stage 1 on ipsl_phy_io_Z7 .......
@W: CL318 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[54].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[53].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[50].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[39].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[38].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[30].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[26].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[16].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[15].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[14].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[13].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[8].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[1].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[0].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v":1:7:1:24|Synthesizing module ipsl_hmemc_phy_top in library work.

	DQS_GATE_LOOP=32'b01010100010100100101010101000101
	R_EXTEND=40'b0100011001000001010011000101001101000101
	CORE_CLK_SEL=1'b0
	TEST_PATTERN2=32'b01111111011111110111111101111111
	TEST_PATTERN3=32'b01010000101111000101000010111100
	T200US=32'b00000000000000001001110001000000
	MR0_DDR3=16'b0001010100100000
	MR1_DDR3=16'b0000000000010100
	MR2_DDR3=16'b0000000000000000
	MR3_DDR3=16'b0000000000000000
	MR_DDR2=16'b0000101101010011
	EMR1_DDR2=16'b0000000000011100
	EMR2_DDR2=16'b0000000000000000
	EMR3_DDR2=16'b0000000000000000
	MR_LPDDR=16'b0000000000110011
	EMR_LPDDR=16'b0000000000000000
	PHY_TMRD=32'b00000000000000000000000000000010
	PHY_TMOD=32'b00000000000000000000000000000110
	PHY_TZQINIT=32'b00000000000000000000000100000000
	PHY_TXPR=32'b00000000000000000000000000111110
	PHY_TRP=32'b00000000000000000000000000000011
	PHY_TRFC=32'b00000000000000000000000000111100
	WL_EN=32'b01010100010100100101010101000101
	DDR_TYPE=32'b01000100010001000101001000110011
	DATA_WIDTH=40'b0011000100110110010000100100100101010100
	DQS_GATE_MODE=2'b01
	WRDATA_PATH_ADJ=40'b0100011001000001010011000101001101000101
	CTRL_PATH_ADJ=40'b0100011001000001010011000101001101000101
	WL_MAX_STEP=8'b11111111
	WL_MAX_CHECK=5'b11111
	MAN_WRLVL_DQS_L=40'b0100011001000001010011000101001101000101
	MAN_WRLVL_DQS_H=40'b0100011001000001010011000101001101000101
	WL_CTRL_L=3'b001
	WL_CTRL_H=3'b001
	INIT_READ_CLK_CTRL=2'b11
	INIT_READ_CLK_CTRL_H=2'b11
	INIT_SLIP_STEP=4'b0111
	INIT_SLIP_STEP_H=4'b0111
	FORCE_READ_CLK_CTRL_L=40'b0100011001000001010011000101001101000101
	FORCE_READ_CLK_CTRL_H=40'b0100011001000001010011000101001101000101
	STOP_WITH_ERROR=40'b0100011001000001010011000101001101000101
	DQGT_DEBUG=1'b0
	WRITE_DEBUG=1'b0
	RDEL_ADJ_MAX_RANG=5'b11111
	MIN_DQSI_WIN=4'b0110
	INIT_SAMP_POSITION=8'b00000000
	INIT_SAMP_POSITION_H=8'b00000000
	FORCE_SAMP_POSITION_L=40'b0100011001000001010011000101001101000101
	FORCE_SAMP_POSITION_H=40'b0100011001000001010011000101001101000101
	RDEL_RD_CNT=19'b0000000000001000000
	T400NS=32'b00000000000000000000000001010000
	T_LPDDR=9'b000000000
	REF_CNT=8'b00110100
	APB_VLD=40'b0100011001000001010011000101001101000101
	TEST_PATTERN1=128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
	TRAIN_RST_TYPE=32'b01010100010100100101010101000101
	PHY_TXS=8'b00111110
	WL_SETTING=1'b0
	WCLK_DEL_SEL=1'b0
	INIT_WRLVL_STEP_L=8'b00000000
	INIT_WRLVL_STEP_H=8'b00000000
	UPDATE_MASK=3'b000
   Generated name = ipsl_hmemc_phy_top_Z8
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_phy_top.v":155:15:155:26|Removing wire update_start, as there is no assignment to it.
Running optimization stage 1 on ipsl_hmemc_phy_top_Z8 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":1:7:1:25|Synthesizing module ipsl_ddrc_apb_reset in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
	addrmap_bank_b0=8'b00001000
	addrmap_bank_b1=8'b00001000
	addrmap_bank_b2=8'b00001000
	addrmap_col_b2=8'b00000000
	addrmap_col_b3=8'b00000000
	addrmap_col_b4=8'b00000000
	addrmap_col_b5=8'b00000000
	addrmap_col_b6=8'b00000000
	addrmap_col_b7=8'b00000000
	addrmap_col_b8=8'b00000000
	addrmap_col_b9=8'b00000000
	addrmap_col_b10=8'b00011111
	addrmap_col_b11=8'b00011111
	addrmap_row_b0=8'b00000111
	addrmap_row_b1=8'b00000111
	addrmap_row_b2=8'b00000111
	addrmap_row_b3=8'b00000111
	addrmap_row_b4=8'b00000111
	addrmap_row_b5=8'b00000111
	addrmap_row_b6=8'b00000111
	addrmap_row_b7=8'b00000111
	addrmap_row_b8=8'b00000111
	addrmap_row_b9=8'b00000111
	addrmap_row_b10=8'b00000111
	addrmap_row_b11=8'b00000111
	addrmap_row_b12=8'b00000111
	addrmap_row_b13=8'b00000111
	addrmap_row_b14=8'b00000111
	addrmap_row_b15=8'b00011111
   Generated name = ipsl_ddrc_apb_reset_Z9
Running optimization stage 1 on ipsl_ddrc_apb_reset_Z9 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":2:7:2:26|Synthesizing module ipsl_ddrc_reset_ctrl in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_ddrc_reset_ctrl_Z10
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":93:15:93:21|Removing redundant assignment.
@N: CG179 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":122:20:122:31|Removing redundant assignment.
Running optimization stage 1 on ipsl_ddrc_reset_ctrl_Z10 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn\lib\generic\logos.v":248:7:248:14|Synthesizing module GTP_DDRC in library work.
Running optimization stage 1 on GTP_DDRC .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v":1:7:1:25|Synthesizing module ipsl_hmemc_ddrc_top in library work.

	TRFC_MIN=10'b0000111100
	TREFI=12'b000000110000
	T_MRD=6'b000010
	T_MOD=10'b0000000110
	DDR_TYPE=32'b01000100010001000101001000110011
	MR=16'b0001010100100000
	EMR=16'b0000000000010100
	EMR2=16'b0000000000000000
	EMR3=16'b0000000000000000
	WR2PRE=7'b0001010
	T_FAW=6'b001001
	T_RAS_MAX=7'b1111111
	T_RAS_MIN=6'b001000
	T_XP=5'b00010
	RD2PRE=6'b000100
	T_RC=7'b0001010
	WL=6'b000101
	RL=6'b000101
	RD2WR=6'b000100
	WR2RD=6'b000110
	T_RCD=5'b00001
	T_CCD=4'b0010
	T_RRD=4'b0010
	T_RP=5'b00011
	T_CKSRX=4'b0100
	T_CKSRE=4'b0110
	T_CKESR=6'b000011
	T_CKE=5'b00010
	DFI_T_RDDATA_EN=7'b0000100
	DFI_TPHY_WRLAT=6'b001001
	DATA_BUS_WIDTH=2'b00
	ADDRESS_MAPPING_SEL=32'b00000000000000000000000000000000
	MEM_ROW_ADDRESS=32'b00000000000000000000000000001111
	MEM_COLUMN_ADDRESS=32'b00000000000000000000000000001010
	MEM_BANK_ADDRESS=32'b00000000000000000000000000000011
   Generated name = ipsl_hmemc_ddrc_top_Z11
Running optimization stage 1 on ipsl_hmemc_ddrc_top_Z11 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":10:7:10:10|Synthesizing module ddr3 in library work.
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":596:38:596:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":597:38:597:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":598:38:598:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":599:38:599:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":600:38:600:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":601:38:601:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":602:38:602:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":603:38:603:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":605:38:605:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":606:38:606:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":607:38:607:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":608:38:608:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":609:38:609:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":610:38:610:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":615:38:615:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":616:38:616:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":617:38:617:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":618:38:618:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":619:38:619:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":620:38:620:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":621:38:621:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":622:38:622:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":624:38:624:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":625:38:625:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":631:38:631:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":638:38:638:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":690:38:690:38|Input aclk_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":691:38:691:38|Input awid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":692:38:692:38|Input awaddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":693:38:693:38|Input awlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":694:38:694:38|Input awsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":695:38:695:38|Input awburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":696:38:696:38|Input awlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":697:38:697:38|Input awvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":699:38:699:38|Input awurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":700:38:700:38|Input awpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":701:38:701:38|Input wdata_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":702:38:702:38|Input wstrb_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":703:38:703:38|Input wlast_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":704:38:704:38|Input wvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":709:38:709:38|Input bready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":710:38:710:38|Input arid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":711:38:711:38|Input araddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":712:38:712:38|Input arlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":713:38:713:38|Input arsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":714:38:714:38|Input arburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":715:38:715:38|Input arlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":716:38:716:38|Input arvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":718:38:718:38|Input arurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":719:38:719:38|Input arpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":725:38:725:38|Input rready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":733:38:733:38|Input csysreq_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":783:38:783:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":784:38:784:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":785:38:785:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":786:38:786:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\ddr3\ddr3.v":788:38:788:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on ddr3 .......
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":39:7:39:19|Synthesizing module aq_axi_master in library work.
Running optimization stage 1 on aq_axi_master .......
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_stb[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_wr_status[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_w_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register reg_r_count[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register wr_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register rd_chkdata[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused register resp[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Pruning unused bits 2 to 0 of reg_rd_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Pruning unused bits 2 to 0 of reg_wr_len[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Feedback mux created for signal reg_r_last. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":30:8:30:10|Synthesizing module top in library work.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":323:30:323:34|Port-width mismatch for port read_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":324:30:324:40|Port-width mismatch for port read_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":325:30:325:40|Port-width mismatch for port read_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":326:30:326:40|Port-width mismatch for port read_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":328:30:328:39|Port-width mismatch for port read_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":342:30:342:34|Port-width mismatch for port write_addr_0. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":343:30:343:40|Port-width mismatch for port write_addr_1. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":344:30:344:40|Port-width mismatch for port write_addr_2. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":345:30:345:40|Port-width mismatch for port write_addr_3. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":347:30:347:39|Port-width mismatch for port write_len. The port definition is 25 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":365:23:365:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":367:23:367:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":369:23:369:34|Port-width mismatch for port awid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":370:23:370:36|Port-width mismatch for port awaddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":390:23:390:34|Port-width mismatch for port arid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":391:23:391:36|Port-width mismatch for port araddr_1. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":395:23:395:36|Port-width mismatch for port arlock_1. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":386:23:386:33|Port-width mismatch for port bid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":400:23:400:33|Port-width mismatch for port rid_1. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":459:33:459:43|Port-width mismatch for port M_AXI_BID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":476:33:476:43|Port-width mismatch for port M_AXI_RID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":485:34:485:52|Port-width mismatch for port WR_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":486:34:486:51|Port-width mismatch for port WR_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":494:34:494:52|Port-width mismatch for port RD_ADRS. The port definition is 32 bits, but the actual port connection bit width is 28. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":495:34:495:51|Port-width mismatch for port RD_LEN. The port definition is 32 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":441:33:441:44|Port-width mismatch for port M_AXI_AWID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":442:33:442:46|Port-width mismatch for port M_AXI_AWADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":464:33:464:44|Port-width mismatch for port M_AXI_ARID. The port definition is 1 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":465:33:465:46|Port-width mismatch for port M_AXI_ARADDR. The port definition is 32 bits, but the actual port connection bit width is 64. Adjust either the definition or the instantiation of this port.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":109:32:109:46|Removing wire ui_clk_sync_rst, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":110:32:110:50|Removing wire init_calib_complete, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":134:32:134:44|Removing wire s00_axi_buser, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":155:32:155:44|Removing wire s00_axi_ruser, as there is no assignment to it.
@W: CG360 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":158:32:158:41|Removing wire clk_200MHz, as there is no assignment to it.
Running optimization stage 1 on top .......
Running optimization stage 2 on top .......
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":134:32:134:44|*Input s00_axi_buser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\top.v":155:32:155:44|*Input s00_axi_ruser[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on aq_axi_master .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Trying to extract state machine for register rd_state.
Extracted state machine for register rd_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Trying to extract state machine for register wr_state.
Extracted state machine for register wr_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":67:16:67:24|Input M_AXI_BID is unused.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":68:16:68:26|Input M_AXI_BRESP is unused.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":69:16:69:26|Input M_AXI_BUSER is unused.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":88:16:88:24|Input M_AXI_RID is unused.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":90:16:90:26|Input M_AXI_RRESP is unused.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":92:16:92:26|Input M_AXI_RUSER is unused.
Running optimization stage 2 on ddr3 .......
Running optimization stage 2 on ipsl_hmemc_ddrc_top_Z11 .......
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v":215:25:215:33|Input dfi_error is unused.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v":216:25:216:38|Input dfi_error_info is unused.
Running optimization stage 2 on GTP_DDRC .......
Running optimization stage 2 on ipsl_ddrc_reset_ctrl_Z10 .......
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ipsl_ddrc_apb_reset_Z9 .......
@W: CL246 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ipsl_hmemc_phy_top_Z8 .......
Running optimization stage 2 on GTP_IOBUFCO .......
Running optimization stage 2 on GTP_INV .......
Running optimization stage 2 on ipsl_phy_io_Z7 .......
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":90:41:90:52|Input SRB_CORE_CLK is unused.
Running optimization stage 2 on GTP_OUTBUFTCO .......
Running optimization stage 2 on GTP_IOBUF .......
Running optimization stage 2 on GTP_OUTBUF .......
Running optimization stage 2 on GTP_INBUFG .......
Running optimization stage 2 on GTP_ISERDES .......
Running optimization stage 2 on GTP_IODELAY .......
Running optimization stage 2 on GTP_DDC_E1 .......
Running optimization stage 2 on GTP_IOCLKDIV .......
Running optimization stage 2 on GTP_IOCLKBUF .......
Running optimization stage 2 on GTP_DDRPHY .......
Running optimization stage 2 on GTP_DLL .......
Running optimization stage 2 on ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1 .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 2 reachable states with original encodings of:
   00
   10
@W: CL247 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused

Running optimization stage 2 on ipsl_ddrphy_dll_update_ctrl .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on ipsl_ddrphy_training_ctrl .......
Running optimization stage 2 on ipsl_ddrphy_reset_ctrl .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pll_50_400 .......
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on frame_read_write .......
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v":99:20:99:32|*Input rdusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_read_write.v":140:20:140:32|*Input wrusedw[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on frame_fifo_read_Z6 .......
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit read_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 15 to 8 of wait_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Pruning register bits 5 to 0 of read_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Running optimization stage 2 on afifo_64i_16o_128 .......
Running optimization stage 2 on ipml_fifo_v1_3_afifo_64i_16o_128_Z5 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s .......
@W: CL260 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 8 of ASYN_CTRL.wptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 10 of ASYN_CTRL.rptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on ipml_sdpram_v1_3_afifo_64i_16o_128_Z4 .......
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_64i_16o_128\rtl\ipml_sdpram_v1_3_afifo_64i_16o_128.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on frame_fifo_write_Z3 .......
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Optimizing register bit write_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Pruning register bits 5 to 0 of write_cnt[24:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":45:34:45:50|Input wr_burst_data_req is unused.
Running optimization stage 2 on afifo_16i_64o_512 .......
Running optimization stage 2 on ipml_fifo_v1_3_afifo_16i_64o_512_Z2 .......
Running optimization stage 2 on ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s .......
@W: CL260 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":154:8:154:13|Pruning register bit 8 of ASYN_CTRL.rptr[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Pruning register bit 10 of ASYN_CTRL.wptr[10:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on GTP_DRM18K .......
Running optimization stage 2 on ipml_sdpram_v1_3_afifo_16i_64o_512_Z1 .......
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":533:0:533:5|Removing register 'wr_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit0_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit1_bus_ff' because it is only assigned 0 or its original value.
@W: CL138 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":728:0:728:5|Removing register 'rd_cs_bit2_bus_ff' because it is only assigned 0 or its original value.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":748:45:748:50|*Input DA_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":749:45:749:50|*Input DB_bus[17:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":748:45:748:50|*Input DA_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":749:45:749:50|*Input DB_bus[35:18] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":49:40:49:49|Input wr_byte_en is unused.
Running optimization stage 2 on video_timing_data .......
Running optimization stage 2 on color_bar .......
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_b_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_g_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Pruning register bits 7 to 1 of rgb_r_reg[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on cmos_write_req_gen .......
Running optimization stage 2 on cmos_8_16bit .......
Running optimization stage 2 on lut_ov5640_rgb565_1024_768 .......
Running optimization stage 2 on i2c_config .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@A: CL153 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":57:4:57:15|*Unassigned bits of i2c_read_req are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on i2c_master_top .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL247 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":50:12:50:29|Input port bit 0 of i2c_slave_dev_addr[7:0] is unused

Running optimization stage 2 on i2c_master_byte_ctrl .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_byte_ctrl.v":201:1:201:6|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 6 reachable states with original encodings of:
   00000
   00001
   00010
   00100
   01000
   10000
Running optimization stage 2 on i2c_master_bit_ctrl .......
@N: CL201 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":384:4:384:9|Trying to extract state machine for register c_state.
Extracted state machine for register c_state
State machine has 18 reachable states with original encodings of:
   000000000000000000
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
Running optimization stage 2 on dvi_encoder .......
Running optimization stage 2 on serdes_4b_10to1 .......
@W: CL246 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":8:16:8:23|Input port bits 1 to 0 of datain_2[9:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":4:16:4:18|Input clk is unused.
Running optimization stage 2 on GTP_OUTBUFT .......
Running optimization stage 2 on GTP_OSERDES .......
Running optimization stage 2 on encode .......
@W: CL260 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Pruning register bit 0 of n0q_m[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Optimizing register bit cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Pruning register bit 0 of cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on video_pll .......
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":106:9:106:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":109:9:109:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":110:9:110:20|*Input clkout0_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":111:9:111:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":112:9:112:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":113:9:113:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":114:9:114:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":115:9:115:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":116:9:116:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":117:15:117:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":118:15:118:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":119:15:119:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":120:15:120:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":121:15:121:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":122:15:122:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":123:15:123:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":124:15:124:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":125:15:125:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":126:15:126:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":127:15:127:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":128:15:128:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":129:16:129:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":130:16:130:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":131:16:131:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":132:16:132:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ipcore\video_pll\video_pll.v":133:16:133:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on GTP_PLL_E1 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 110MB peak: 117MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime

Process completed successfully.
# Sat Nov  9 22:36:44 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov  9 22:36:45 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 18MB peak: 19MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime

Process completed successfully.
# Sat Nov  9 22:36:45 2019

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 007R, Built Feb 26 2019 11:45:06

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov  9 22:36:46 2019

###########################################################]
Premap Report

# Sat Nov  9 22:36:47 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Generic Technology Pre-mapping, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ddr3_ov5640_hdmi.fdc
@L: D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify_scck.rpt 
Printing clock  summary report in "D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)

Adding property PAP_IO_DIRECTION, value "Input", to port sys_clk
Adding property PAP_IO_LOC, value "B5", to port sys_clk
Adding property PAP_IO_VCCIO, value 3.3, to port sys_clk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port sys_clk
Adding property PAP_IO_PULLUP, value "TRUE", to port sys_clk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port sys_clk
Adding property PAP_IO_DIRECTION, value "Input", to port rst_n
Adding property PAP_IO_LOC, value "U12", to port rst_n
Adding property PAP_IO_VCCIO, value 3.3, to port rst_n
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port rst_n
Adding property PAP_IO_PULLUP, value "TRUE", to port rst_n
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port rst_n
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_scl
Adding property PAP_IO_LOC, value "J14", to port cmos_scl
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_scl
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_scl
Adding property PAP_IO_DRIVE, value 4, to port cmos_scl
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_scl
Adding property PAP_IO_SLEW, value "FAST", to port cmos_scl
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_scl
Adding property PAP_IO_DIRECTION, value "Inout", to port cmos_sda
Adding property PAP_IO_LOC, value "J15", to port cmos_sda
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_sda
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_sda
Adding property PAP_IO_DRIVE, value 4, to port cmos_sda
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_sda
Adding property PAP_IO_SLEW, value "FAST", to port cmos_sda
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_sda
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_vsync
Adding property PAP_IO_LOC, value "J17", to port cmos_vsync
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_vsync
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_vsync
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_vsync
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_vsync
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_href
Adding property PAP_IO_LOC, value "J18", to port cmos_href
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_href
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_href
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_href
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_href
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_pclk
Adding property PAP_IO_LOC, value "F13", to port cmos_pclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_pclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_pclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_pclk
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_pclk
Adding property PAP_IO_DIRECTION, value "Output", to port cmos_xclk
Adding property PAP_IO_LOC, value "F14", to port cmos_xclk
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_xclk
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_xclk
Adding property PAP_IO_DRIVE, value 4, to port cmos_xclk
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_xclk
Adding property PAP_IO_SLEW, value "FAST", to port cmos_xclk
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port cmos_xclk
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "H14", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "H13", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in
Adding property PAP_IO_LOC, value "P7", to port pad_loop_in
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in
Adding property PAP_IO_DIRECTION, value "Input", to port pad_loop_in_h
Adding property PAP_IO_LOC, value "V4", to port pad_loop_in_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_in_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_in_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_loop_in_h
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_loop_in_h
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_loop_in_h
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rstn_ch0
Adding property PAP_IO_LOC, value "M2", to port pad_rstn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rstn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rstn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rstn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rstn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rstn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clk_w
Adding property PAP_IO_LOC, value "U3", to port pad_ddr_clk_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clk_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clk_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clk_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clk_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clk_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ddr_clkn_w
Adding property PAP_IO_LOC, value "V3", to port pad_ddr_clkn_w
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ddr_clkn_w
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_ddr_clkn_w
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ddr_clkn_w
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ddr_clkn_w
Adding property PAP_IO_SLEW, value "FAST", to port pad_ddr_clkn_w
Adding property PAP_IO_DIRECTION, value "Output", to port pad_csn_ch0
Adding property PAP_IO_LOC, value "R1", to port pad_csn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_csn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_csn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_csn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_csn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_csn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_cke_ch0
Adding property PAP_IO_LOC, value "L4", to port pad_cke_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_cke_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_cke_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_cke_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_cke_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_cke_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_odt_ch0
Adding property PAP_IO_LOC, value "V2", to port pad_odt_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_odt_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_odt_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_odt_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_odt_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_odt_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_rasn_ch0
Adding property PAP_IO_LOC, value "R2", to port pad_rasn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_rasn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_rasn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_rasn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_rasn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_rasn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_casn_ch0
Adding property PAP_IO_LOC, value "T1", to port pad_casn_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_casn_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_casn_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_casn_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_casn_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_casn_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_wen_ch0
Adding property PAP_IO_LOC, value "V1", to port pad_wen_ch0
Adding property PAP_IO_VCCIO, value 1.5, to port pad_wen_ch0
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_wen_ch0
Adding property PAP_IO_DRIVE, value 7.5, to port pad_wen_ch0
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_wen_ch0
Adding property PAP_IO_SLEW, value "FAST", to port pad_wen_ch0
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out
Adding property PAP_IO_LOC, value "P8", to port pad_loop_out
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out
Adding property PAP_IO_DIRECTION, value "Output", to port pad_loop_out_h
Adding property PAP_IO_LOC, value "U4", to port pad_loop_out_h
Adding property PAP_IO_VCCIO, value 1.5, to port pad_loop_out_h
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_loop_out_h
Adding property PAP_IO_DRIVE, value 7.5, to port pad_loop_out_h
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_loop_out_h
Adding property PAP_IO_SLEW, value "FAST", to port pad_loop_out_h
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_p
Adding property PAP_IO_LOC, value "B16", to port tmds_clk_p
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_p
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_p
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_p
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_p
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_p
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_p
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_clk_n
Adding property PAP_IO_LOC, value "A16", to port tmds_clk_n
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_clk_n
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_clk_n
Adding property PAP_IO_DRIVE, value 12, to port tmds_clk_n
Adding property PAP_IO_NONE, value "TRUE", to port tmds_clk_n
Adding property PAP_IO_SLEW, value "FAST", to port tmds_clk_n
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_clk_n
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
Adding property PAP_LOC, value "PLL_82_71", to instance u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1

Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MO111 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z7(verilog)) on net DQS_DRIFT_H_1 (in view: work.ipsl_phy_io_Z7(verilog)) has its enable tied to GND.
@N: MO111 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":175:41:175:51|Tristate driver DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z7(verilog)) on net DQS_DRIFT_H_2 (in view: work.ipsl_phy_io_Z7(verilog)) has its enable tied to GND.
@N: MO111 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z7(verilog)) on net DQS_DRIFT_L_1 (in view: work.ipsl_phy_io_Z7(verilog)) has its enable tied to GND.
@N: MO111 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":174:41:174:51|Tristate driver DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z7(verilog)) on net DQS_DRIFT_L_2 (in view: work.ipsl_phy_io_Z7(verilog)) has its enable tied to GND.
@N: MO111 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":100:41:100:47|Tristate driver PSLVERR (in view: work.ipsl_phy_io_Z7(verilog)) on net PSLVERR (in view: work.ipsl_phy_io_Z7(verilog)) has its enable tied to GND.
@W: MO171 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.c1_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c0_q is reduced to a combinational gate by constant propagation. 
@W: MO171 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.c1_q is reduced to a combinational gate by constant propagation. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|User-specified initial value defined for instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[4:0] is being ignored due to limitations in architecture. 
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "H14", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "H13", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "H14", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "H13", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "H14", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "H13", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":233:0:233:5|Removing sequential instance i2c_read_data[7:0] (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Removing sequential instance rgb_r_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Removing sequential instance rgb_g_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":286:0:286:5|Removing sequential instance rgb_b_reg[0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|Removing sequential instance error (in view: work.i2c_config(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\cmos_8_16bit.v":66:0:66:5|Removing sequential instance hblank (in view: work.cmos_8_16bit(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance led0_ddrphy_rst (in view: work.ipsl_ddrphy_reset_ctrl(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance wr_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance rd_water_level[10:0] (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":215:0:215:5|Removing sequential instance active_x[11:0] (in view: work.color_bar(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":179:0:179:5|Removing sequential instance error (in view: work.i2c_master_top(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[0]
Adding property PAP_IO_LOC, value "D18", to port cmos_db[0]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[0]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[0]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[0]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[0]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[1]
Adding property PAP_IO_LOC, value "D17", to port cmos_db[1]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[1]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[1]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[1]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[1]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[2]
Adding property PAP_IO_LOC, value "E17", to port cmos_db[2]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[2]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[2]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[2]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[2]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[3]
Adding property PAP_IO_LOC, value "E18", to port cmos_db[3]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[3]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[3]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[3]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[3]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[4]
Adding property PAP_IO_LOC, value "H14", to port cmos_db[4]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[4]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[4]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[4]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[4]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[5]
Adding property PAP_IO_LOC, value "H13", to port cmos_db[5]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[5]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[5]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[5]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[5]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[6]
Adding property PAP_IO_LOC, value "G14", to port cmos_db[6]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[6]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[6]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[6]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[6]
Adding property PAP_IO_DIRECTION, value "Input", to port cmos_db[7]
Adding property PAP_IO_LOC, value "G13", to port cmos_db[7]
Adding property PAP_IO_VCCIO, value 3.3, to port cmos_db[7]
Adding property PAP_IO_STANDARD, value "LVCMOS33", to port cmos_db[7]
Adding property PAP_IO_PULLUP, value "TRUE", to port cmos_db[7]
Adding property PAP_IO_HYS_DRIVE_MODE, value "NOHYS", to port cmos_db[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[0]
Adding property PAP_IO_LOC, value "M4", to port pad_addr_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[10]
Adding property PAP_IO_LOC, value "M6", to port pad_addr_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[10]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[11]
Adding property PAP_IO_LOC, value "L1", to port pad_addr_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[11]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[12]
Adding property PAP_IO_LOC, value "K2", to port pad_addr_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[12]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[13]
Adding property PAP_IO_LOC, value "K1", to port pad_addr_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[13]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[14]
Adding property PAP_IO_LOC, value "J2", to port pad_addr_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[14]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[15]
Adding property PAP_IO_LOC, value "J1", to port pad_addr_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[15]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[1]
Adding property PAP_IO_LOC, value "M3", to port pad_addr_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[2]
Adding property PAP_IO_LOC, value "P2", to port pad_addr_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[3]
Adding property PAP_IO_LOC, value "P1", to port pad_addr_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[3]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[4]
Adding property PAP_IO_LOC, value "L5", to port pad_addr_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[4]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[5]
Adding property PAP_IO_LOC, value "M5", to port pad_addr_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[5]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[6]
Adding property PAP_IO_LOC, value "N2", to port pad_addr_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[6]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[7]
Adding property PAP_IO_LOC, value "N1", to port pad_addr_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[7]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[8]
Adding property PAP_IO_LOC, value "K4", to port pad_addr_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[8]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_addr_ch0[9]
Adding property PAP_IO_LOC, value "M1", to port pad_addr_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_addr_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_addr_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_addr_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_addr_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_addr_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[0]
Adding property PAP_IO_LOC, value "T8", to port pad_dq_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[0]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[10]
Adding property PAP_IO_LOC, value "U9", to port pad_dq_ch0[10]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[10]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[10]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[10]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[10]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[10]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[10]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[10]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[11]
Adding property PAP_IO_LOC, value "V7", to port pad_dq_ch0[11]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[11]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[11]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[11]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[11]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[11]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[11]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[11]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[12]
Adding property PAP_IO_LOC, value "U7", to port pad_dq_ch0[12]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[12]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[12]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[12]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[12]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[12]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[12]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[12]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[13]
Adding property PAP_IO_LOC, value "V6", to port pad_dq_ch0[13]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[13]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[13]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[13]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[13]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[13]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[13]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[13]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[14]
Adding property PAP_IO_LOC, value "U6", to port pad_dq_ch0[14]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[14]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[14]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[14]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[14]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[14]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[14]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[14]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[15]
Adding property PAP_IO_LOC, value "V5", to port pad_dq_ch0[15]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[15]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[15]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[15]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[15]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[15]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[15]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[15]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[1]
Adding property PAP_IO_LOC, value "T6", to port pad_dq_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[1]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[2]
Adding property PAP_IO_LOC, value "R6", to port pad_dq_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[2]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[2]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[2]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[3]
Adding property PAP_IO_LOC, value "R9", to port pad_dq_ch0[3]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[3]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[3]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[3]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[3]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[3]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[3]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[3]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[4]
Adding property PAP_IO_LOC, value "T9", to port pad_dq_ch0[4]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[4]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[4]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[4]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[4]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[4]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[4]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[4]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[5]
Adding property PAP_IO_LOC, value "N4", to port pad_dq_ch0[5]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[5]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[5]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[5]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[5]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[5]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[5]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[5]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[6]
Adding property PAP_IO_LOC, value "N5", to port pad_dq_ch0[6]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[6]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[6]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[6]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[6]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[6]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[6]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[6]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[7]
Adding property PAP_IO_LOC, value "P6", to port pad_dq_ch0[7]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[7]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[7]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[7]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[7]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[7]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[7]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[7]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[8]
Adding property PAP_IO_LOC, value "T4", to port pad_dq_ch0[8]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[8]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[8]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[8]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[8]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[8]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[8]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[8]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dq_ch0[9]
Adding property PAP_IO_LOC, value "V9", to port pad_dq_ch0[9]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dq_ch0[9]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dq_ch0[9]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dq_ch0[9]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dq_ch0[9]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE, value "IN", to port pad_dq_ch0[9]
Adding property PAP_IO_VREF_MODE_VALUE, value 0.5, to port pad_dq_ch0[9]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dq_ch0[9]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[0]
Adding property PAP_IO_LOC, value "N6", to port pad_dqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqs_ch0[1]
Adding property PAP_IO_LOC, value "U8", to port pad_dqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqs_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[0]
Adding property PAP_IO_LOC, value "N7", to port pad_dqsn_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[0]
Adding property PAP_IO_DIRECTION, value "Inout", to port pad_dqsn_ch0[1]
Adding property PAP_IO_LOC, value "V8", to port pad_dqsn_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15D_I", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dqsn_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dqsn_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DDR_TERM_MODE, value "ON", to port pad_dqsn_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_LOC, value "R8", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_LOC, value "U5", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_dm_rdqs_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[0]
Adding property PAP_IO_LOC, value "U2", to port pad_ba_ch0[0]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[0]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[0]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[0]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[0]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[0]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[1]
Adding property PAP_IO_LOC, value "U1", to port pad_ba_ch0[1]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[1]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[1]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[1]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[1]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[1]
Adding property PAP_IO_DIRECTION, value "Output", to port pad_ba_ch0[2]
Adding property PAP_IO_LOC, value "T2", to port pad_ba_ch0[2]
Adding property PAP_IO_VCCIO, value 1.5, to port pad_ba_ch0[2]
Adding property PAP_IO_STANDARD, value "SSTL15_I", to port pad_ba_ch0[2]
Adding property PAP_IO_DRIVE, value 7.5, to port pad_ba_ch0[2]
Adding property PAP_IO_UNUSED, value "TRUE", to port pad_ba_ch0[2]
Adding property PAP_IO_SLEW, value "FAST", to port pad_ba_ch0[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[0]
Adding property PAP_IO_LOC, value "B14", to port tmds_data_p[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[1]
Adding property PAP_IO_LOC, value "B11", to port tmds_data_p[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_p[2]
Adding property PAP_IO_LOC, value "B10", to port tmds_data_p[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_p[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_p[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_p[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_p[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_p[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_p[2]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[0]
Adding property PAP_IO_LOC, value "A14", to port tmds_data_n[0]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[0]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[0]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[0]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[0]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[0]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[0]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[1]
Adding property PAP_IO_LOC, value "A11", to port tmds_data_n[1]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[1]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[1]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[1]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[1]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[1]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[1]
Adding property PAP_IO_DIRECTION, value "Output", to port tmds_data_n[2]
Adding property PAP_IO_LOC, value "A10", to port tmds_data_n[2]
Adding property PAP_IO_VCCIO, value 3.3, to port tmds_data_n[2]
Adding property PAP_IO_STANDARD, value "LVTTL33", to port tmds_data_n[2]
Adding property PAP_IO_DRIVE, value 12, to port tmds_data_n[2]
Adding property PAP_IO_NONE, value "TRUE", to port tmds_data_n[2]
Adding property PAP_IO_SLEW, value "FAST", to port tmds_data_n[2]
Adding property PAP_IO_OPEN_DRAIN, value "OFF", to port tmds_data_n[2]

Encoding state machine c_state[17:0] (in view: work.i2c_master_bit_ctrl(verilog))
original code -> new code
   000000000000000000 -> 000000000000000001
   000000000000000001 -> 000000000000000010
   000000000000000010 -> 000000000000000100
   000000000000000100 -> 000000000000001000
   000000000000001000 -> 000000000000010000
   000000000000010000 -> 000000000000100000
   000000000000100000 -> 000000000001000000
   000000000001000000 -> 000000000010000000
   000000000010000000 -> 000000000100000000
   000000000100000000 -> 000000001000000000
   000000001000000000 -> 000000010000000000
   000000010000000000 -> 000000100000000000
   000000100000000000 -> 000001000000000000
   000001000000000000 -> 000010000000000000
   000010000000000000 -> 000100000000000000
   000100000000000000 -> 001000000000000000
   001000000000000000 -> 010000000000000000
   010000000000000000 -> 100000000000000000
Encoding state machine c_state[5:0] (in view: work.i2c_master_byte_ctrl(verilog))
original code -> new code
   00000 -> 000001
   00001 -> 000010
   00010 -> 000100
   00100 -> 001000
   01000 -> 010000
   10000 -> 100000
Encoding state machine state[15:0] (in view: work.i2c_master_top(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[3:0] (in view: work.i2c_config(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|There are no possible illegal states for state machine state[3:0] (in view: work.i2c_config(verilog)); safe FSM implementation is not required.
Encoding state machine state[5:0] (in view: work.frame_fifo_write_Z3(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine state[6:0] (in view: work.frame_fifo_read_Z6(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine state[10:0] (in view: work.ipsl_ddrphy_reset_ctrl(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_dll_update_ctrl.v":36:0:36:5|There are no possible illegal states for state machine state[3:0] (in view: work.ipsl_ddrphy_dll_update_ctrl(verilog)); safe FSM implementation is not required.
Encoding state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog))
original code -> new code
   00 -> 0
   10 -> 1
@N: MO225 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|There are no possible illegal states for state machine state[1:0] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.
Encoding state machine wr_state[6:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rd_state[5:0] (in view: work.aq_axi_master(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000

Starting clock optimization phase (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 228MB peak: 228MB)

@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 229MB peak: 229MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 229MB peak: 230MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 230MB peak: 230MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 230MB peak: 231MB)



Clock Summary
******************

          Start                                                        Requested     Requested     Clock        Clock                    Clock
Level     Clock                                                        Frequency     Period        Type         Group                    Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       sys_clk                                                      50.0 MHz      20.000        declared     default_clkgroup         139  
                                                                                                                                              
0 -       coms_pclk                                                    100.0 MHz     10.000        declared     default_clkgroup         73   
                                                                                                                                              
0 -       System                                                       1.0 MHz       1000.000      system       system_clkgroup          2    
                                                                                                                                              
0 -       pll_50_400|clkout3_inferred_clock                            1.0 MHz       1000.000      inferred     Inferred_clkgroup_0      566  
                                                                                                                                              
0 -       video_pll|clkout0_inferred_clock                             1.0 MHz       1000.000      inferred     Inferred_clkgroup_71     230  
                                                                                                                                              
0 -       pll_50_400|clkout1_inferred_clock                            1.0 MHz       1000.000      inferred     Inferred_clkgroup_1      147  
                                                                                                                                              
0 -       video_pll|clkout1_inferred_clock                             1.0 MHz       1000.000      inferred     Inferred_clkgroup_72     59   
                                                                                                                                              
0 -       ipsl_phy_io_Z7|ioclk_01_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_4      19   
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_49     12   
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_51     12   
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_10     10   
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_37     10   
                                                                                                                                              
0 -       ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock      1.0 MHz       1000.000      inferred     Inferred_clkgroup_70     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_24     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_12     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock                  1.0 MHz       1000.000      inferred     Inferred_clkgroup_38     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_26     9    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_90_0_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_14     8    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_90_1_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_36     8    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock                1.0 MHz       1000.000      inferred     Inferred_clkgroup_63     5    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock                 1.0 MHz       1000.000      inferred     Inferred_clkgroup_65     5    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                      1.0 MHz       1000.000      inferred     Inferred_clkgroup_2      2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_13     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_15     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_16     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_17     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_18     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_21     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_22     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_23     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_35     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_39     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_40     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_43     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_44     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_45     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_46     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_47     2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|ioclk_02_inferred_clock                       1.0 MHz       1000.000      inferred     Inferred_clkgroup_8      2    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_11     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9]              1.0 MHz       1000.000      inferred     Inferred_clkgroup_19     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_25     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_27     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_28     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_29     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_30     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_31     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_32     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_33     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_34     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_41     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_48     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_50     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_52     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_53     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_54     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_55     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_56     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_57     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_58     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_59     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_60     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_61     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_62     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_64     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_66     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_67     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_68     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59]             1.0 MHz       1000.000      inferred     Inferred_clkgroup_69     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_3      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_5      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_6      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_7      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4]     1.0 MHz       1000.000      inferred     Inferred_clkgroup_9      1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_20     1    
                                                                                                                                              
0 -       ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock                     1.0 MHz       1000.000      inferred     Inferred_clkgroup_42     1    
==============================================================================================================================================



Clock Load Summary
***********************

                                                             Clock     Source                                                                                             Clock Pin                                                                                                 Non-clock Pin                                                                   Non-clock Pin
Clock                                                        Load      Pin                                                                                                Seq Example                                                                                               Seq Example                                                                     Comb Example 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sys_clk                                                      139       sys_clk(port)                                                                                      i2c_config_m0.lut_index[7:0].C                                                                            -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
coms_pclk                                                    73        cmos_pclk(port)                                                                                    frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wrptr2[8:0].C     -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
System                                                       2         -                                                                                                  u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.ACLK_2                                                      -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
pll_50_400|clkout3_inferred_clock                            566       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3(GTP_PLL_E1)                                         u_aq_axi_master.reg_r_last.C                                                                              -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
video_pll|clkout0_inferred_clock                             230       video_pll_m0.u_pll_e1.CLKOUT0(GTP_PLL_E1)                                                          frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.rwptr1[8:0].C      -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
pll_50_400|clkout1_inferred_clock                            147       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                         u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.PCLK                                                        -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
video_pll|clkout1_inferred_clock                             59        video_pll_m0.u_pll_e1.CLKOUT1(GTP_PLL_E1)                                                          dvi_encoder_m0.serdes_4b_10to1_m0.gtp_ogddr0.SERCLK                                                       -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|ioclk_01_inferred_clock                       19        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKA                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock                12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.SERCLK                                 -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock                 12        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.OCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.SERCLK                                  -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock                     10        u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.SERCLK                                 -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock      9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0](dffr)             u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0].C                           u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DLL_UPDATE_N     -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock                9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.SERCLK                                 -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock                  9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut.OCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock                 9         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.OCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_90_0_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.ICLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_90_1_inferred_clock                       8         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY(GTP_DDC_E1)                u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.ICLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock                5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.SERCLK                                 -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock                 5         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.OCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                      2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT(GTP_IOCLKDIV)           u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.CORE_DDRC_CORE_CLK                                          -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7]              2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr7_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr10_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr11_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr27_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr28_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr29_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr32_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr33_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr34_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr35_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36]             2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|ioclk_02_inferred_clock                       2         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT(GTP_IOCLKBUF)            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKA                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9]              1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9](GTP_DDRPHY)          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.RCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59]             1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59](GTP_DDRPHY)         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut.RCLK                                   -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.CLKB                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.CLKB                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.CLKB                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.CLKB                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4]     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4](GTP_DDRPHY)     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.CLKB                                         -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut.OCLK                                    -                                                                               -            
                                                                                                                                                                                                                                                                                                                                                                                 
ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock                     1         u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK(GTP_DDC_E1)                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut.OCLK                                   -                                                                               -            
=================================================================================================================================================================================================================================================================================================================================================================================

@W: MT531 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_hmemc_ddrc_top.v":337:9:337:14|Found signal identified as System clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_sdpram_v1_3_afifo_16i_64o_512.v":825:10:825:21|Found inferred clock pll_50_400|clkout3_inferred_clock which controls 566 sequential elements including frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[1\]\.U_GTP_DRM18K. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found inferred clock pll_50_400|clkout1_inferred_clock which controls 147 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":960:6:960:15|Found inferred clock ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1134:5:1134:12|Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z7|ioclk_01_inferred_clock which controls 19 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1171:13:1171:20|Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1211:6:1211:13|Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1248:13:1248:20|Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z7|ioclk_02_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1332:12:1332:24|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1363:12:1363:24|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1586:12:1586:25|Found inferred clock ipsl_phy_io_Z7|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1395:12:1395:24|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1426:12:1426:24|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1458:12:1458:24|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1489:12:1489:24|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1534:12:1534:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1565:12:1565:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1609:12:1609:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1621:12:1621:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1632:12:1632:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1644:12:1644:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1655:12:1655:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1666:12:1666:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1677:12:1677:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1689:12:1689:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1733:12:1733:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z7|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1765:12:1765:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1796:12:1796:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1841:12:1841:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1872:12:1872:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1904:12:1904:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1935:12:1935:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1967:12:1967:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":1993:12:1993:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2006:12:2006:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2020:12:2020:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2031:12:2031:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2045:12:2045:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2056:12:2056:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2068:12:2068:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2078:12:2078:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2090:12:2090:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2101:12:2101:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2114:12:2114:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2140:12:2140:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2152:12:2152:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2162:12:2162:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2174:12:2174:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Found inferred clock video_pll|clkout0_inferred_clock which controls 230 sequential elements including dvi_encoder_m0.encb.n0q_m[3:1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Found inferred clock video_pll|clkout1_inferred_clock which controls 59 sequential elements including dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 212 clock pin(s) of sequential element(s)
75 gated/generated clock tree(s) driving 1210 clock pin(s) of sequential element(s)
0 instances converted, 1210 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks =========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                           
------------------------------------------------------------------------------------------------------------------
@KP:ckid0_143     cmos_pclk           port                   73         cmos_write_req_gen_m0.read_addr_index[1:0]
@KP:ckid0_144     sys_clk             port                   139        i2c_config_m0.state[1]                    
==================================================================================================================
======================================================================================================================== Gated/Generated Clocks ========================================================================================================================
Clock Tree ID     Driving Element                                                                        Drive Element Type     Unconverted Fanout     Sample Instance                                                                   Explanation                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT3                                         GTP_PLL_E1             566                    u_aq_axi_master.rd_state[5]                                                       Black box on clock path        
@KP:ckid0_2       u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1.CLKOUT1                                         GTP_PLL_E1             147                    u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
@KP:ckid0_3       u_ipsl_hmemc_top.aclk_0.O[0]                                                           variable               1                      u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
@KP:ckid0_4       u_ipsl_hmemc_top.aclk_2.O[0]                                                           variable               1                      u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                     Black box on clock path        
@KP:ckid0_6       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkdiv_dut.CLKDIVOUT             GTP_IOCLKDIV           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                    Black box on clock path        
@KP:ckid0_7       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.WCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_9       u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[59]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_11      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut.RCLK                      GTP_DDC_E1             5                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut                Clock source is invalid for GCC
@KP:ckid0_13      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[58]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut                Clock source is invalid for GCC
@KP:ckid0_15      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[57]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut                Clock source is invalid for GCC
@KP:ckid0_17      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[56]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut                Clock source is invalid for GCC
@KP:ckid0_19      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[55]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut                Clock source is invalid for GCC
@KP:ckid0_21      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.WCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_23      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[52]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_25      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut.RCLK                      GTP_DDC_E1             12                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut                Clock source is invalid for GCC
@KP:ckid0_27      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[51]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut                Clock source is invalid for GCC
@KP:ckid0_29      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[49]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut                Clock source is invalid for GCC
@KP:ckid0_31      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[48]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut                Clock source is invalid for GCC
@KP:ckid0_33      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[47]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut                Clock source is invalid for GCC
@KP:ckid0_35      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[46]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut                Clock source is invalid for GCC
@KP:ckid0_37      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[45]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut                Clock source is invalid for GCC
@KP:ckid0_39      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[44]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut                Clock source is invalid for GCC
@KP:ckid0_41      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[43]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut                Clock source is invalid for GCC
@KP:ckid0_43      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[42]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut                Clock source is invalid for GCC
@KP:ckid0_45      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[41]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut                Clock source is invalid for GCC
@KP:ckid0_47      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[40]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut                Clock source is invalid for GCC
@KP:ckid0_49      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_51      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[37]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_53      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut                Clock source is invalid for GCC
@KP:ckid0_55      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[36]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut                Clock source is invalid for GCC
@KP:ckid0_57      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut.CLKOUT              GTP_IOCLKBUF           19                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
@KP:ckid0_58      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut                Black box on clock path        
@KP:ckid0_60      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[35]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut                Clock source is invalid for GCC
@KP:ckid0_62      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[34]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut                Clock source is invalid for GCC
@KP:ckid0_64      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[33]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut                Clock source is invalid for GCC
@KP:ckid0_66      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[32]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut                Clock source is invalid for GCC
@KP:ckid0_68      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
@KP:ckid0_70      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[31]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut                Clock source is invalid for GCC
@KP:ckid0_72      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[29]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut                Clock source is invalid for GCC
@KP:ckid0_74      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[28]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut                Clock source is invalid for GCC
@KP:ckid0_76      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[27]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut                Clock source is invalid for GCC
@KP:ckid0_78      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.WCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_80      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[25]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_82      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut.RCLK                      GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut                Clock source is invalid for GCC
@KP:ckid0_84      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[24]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut                Clock source is invalid for GCC
@KP:ckid0_86      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[23]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut                Clock source is invalid for GCC
@KP:ckid0_88      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[22]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut                Clock source is invalid for GCC
@KP:ckid0_90      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[21]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut                Clock source is invalid for GCC
@KP:ckid0_92      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[20]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut                Clock source is invalid for GCC
@KP:ckid0_94      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[19]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut                Clock source is invalid for GCC
@KP:ckid0_96      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[18]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut                Clock source is invalid for GCC
@KP:ckid0_98      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[17]         GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut                Clock source is invalid for GCC
@KP:ckid0_100     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK_DELAY                GTP_DDC_E1             9                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_102     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[12]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_104     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.RCLK                      GTP_DDC_E1             10                     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut                Clock source is invalid for GCC
@KP:ckid0_106     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.DQSI_DELAY                GTP_DDC_E1             8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut                Black box on clock path        
@KP:ckid0_108     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[11]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut                Clock source is invalid for GCC
@KP:ckid0_110     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[10]         GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut                Clock source is invalid for GCC
@KP:ckid0_112     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut.WCLK                      GTP_DDC_E1             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
@KP:ckid0_114     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[9]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut                 Clock source is invalid for GCC
@KP:ckid0_116     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[7]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut                 Clock source is invalid for GCC
@KP:ckid0_118     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[6]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut                 Clock source is invalid for GCC
@KP:ckid0_120     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[5]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut                 Clock source is invalid for GCC
@KP:ckid0_122     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[4]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut                 Clock source is invalid for GCC
@KP:ckid0_124     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[3]          GTP_DDRPHY             2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut                 Clock source is invalid for GCC
@KP:ckid0_126     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.IOL_CLK_SYS[2]          GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut                 Clock source is invalid for GCC
@KP:ckid0_128     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf02_dut.CLKOUT              GTP_IOCLKBUF           2                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
@KP:ckid0_129     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[4]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut                      Black box on clock path        
@KP:ckid0_131     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[3]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut                      Black box on clock path        
@KP:ckid0_133     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[2]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut                      Black box on clock path        
@KP:ckid0_135     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[1]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut                      Black box on clock path        
@KP:ckid0_137     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut.DQS_CLK_REGIONAL[0]     GTP_DDRPHY             1                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut                      Black box on clock path        
@KP:ckid0_139     u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n.Q[0]       dffr                   8                      u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]     Clock source is invalid for GCC
@KP:ckid0_142     video_pll_m0.u_pll_e1.CLKOUT0                                                          GTP_PLL_E1             230                    video_timing_data_m0.read_req                                                     Black box on clock path        
@KP:ckid0_145     video_pll_m0.u_pll_e1.CLKOUT1                                                          GTP_PLL_E1             59                     dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2:0]                                  Black box on clock path        
========================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synplify.sap.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 228MB peak: 231MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 229MB peak: 231MB)


Finished constraint checker (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 230MB peak: 231MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 142MB peak: 231MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Sat Nov  9 22:36:53 2019

###########################################################]
Map & Optimize Report

# Sat Nov  9 22:36:54 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Generic Technology Mapper, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 212MB peak: 213MB)

@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[6] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[7] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[14] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :|Tristate driver dqs_drift_l_t[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_l[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_l_t[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_l[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_h[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_h[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sys_clk
            coms_pclk


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 220MB peak: 220MB)

@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_w_len[7:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_r_len[7:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":150:0:150:5|Found counter in view:work.top(verilog) instance u_aq_axi_master.rd_fifo_cnt[31:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Found counter in view:work.top(verilog) instance frame_read_write_m0.frame_fifo_write_m0.write_cnt[24:6] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|Found counter in view:work.top(verilog) instance i2c_config_m0.lut_index[7:0] 
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[24] is reduced to a combinational gate by constant propagation.
@N: MF179 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":166:24:166:59|Found 32 by 32 bit equality operator ('==') u_aq_axi_master.un1_rd_fifo_cnt_1 (in view: work.top(verilog))
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[24] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encb.q_m_reg[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encr.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[0] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Sequential instance dvi_encoder_m0.encg.q_m_reg[2] is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing sequential instance q_m_reg[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Removing instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4] because it is equivalent to instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Removing instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[3] because it is equivalent to instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":254:4:254:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance filter_cnt[13:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":208:4:208:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance cnt[15:0] 
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: FX493 |Applying initial value "0" on instance c_state[6].
@N: FX493 |Applying initial value "0" on instance c_state[7].
@N: FX493 |Applying initial value "0" on instance c_state[8].
@N: FX493 |Applying initial value "0" on instance c_state[9].
@N: FX493 |Applying initial value "0" on instance c_state[10].
@N: FX493 |Applying initial value "0" on instance c_state[11].
@N: FX493 |Applying initial value "0" on instance c_state[12].
@N: FX493 |Applying initial value "0" on instance c_state[13].
@N: FX493 |Applying initial value "0" on instance c_state[14].
@N: FX493 |Applying initial value "0" on instance c_state[15].
@N: FX493 |Applying initial value "0" on instance c_state[16].
@N: FX493 |Applying initial value "0" on instance c_state[17].
@N: MF179 :|Found 9 by 9 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_2 (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog))
@N: MF179 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":207:32:207:90|Found 10 by 10 bit equality operator ('==') ASYN_CTRL\.un8_asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_5 (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s(verilog))
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Found counter in view:work.frame_fifo_read_Z6(verilog) instance wait_cnt[7:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Found counter in view:work.frame_fifo_read_Z6(verilog) instance read_cnt[24:6] 
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[24] is reduced to a combinational gate by constant propagation.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[5] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[4] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[3] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[2] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[1] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[0] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[0] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[1] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[2] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[3] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[4] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[5] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[6] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[7] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[8] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[9] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[10] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[11] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[12] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[13] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[14] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[15] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[18] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[19] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[20] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[21] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[22] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[23] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[24] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found counter in view:work.ipsl_ddrphy_reset_ctrl(verilog) instance cnt[7:0] 
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_l[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_h[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_h_cnt[7:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_l_cnt[7:0] 
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing sequential instance ddrphy_update_comp_val_h[1] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)) because it does not drive other instances.
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z11(verilog) instance u_ipsl_ddrc_reset_ctrl.ddrc_rst_cnt[4:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z11(verilog) instance u_ipsl_ddrc_reset_ctrl.rst_cnt[4:0] 
@N: MO231 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":387:0:387:5|Found counter in view:work.ipsl_ddrc_apb_reset_Z9(verilog) instance cnt[6:0] 

Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 225MB peak: 225MB)

@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_l because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_h. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing sequential instance u_ddrphy_update_ctrl.dqs_drift_h_d1[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) because it does not drive other instances.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encr.de_q because it is equivalent to instance dvi_encoder_m0.encg.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encg.de_q because it is equivalent to instance dvi_encoder_m0.encb.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encr.de_reg because it is equivalent to instance dvi_encoder_m0.encg.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encg.de_reg because it is equivalent to instance dvi_encoder_m0.encb.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wr_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
Auto Dissolve of u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top (inst of view:work.ipsl_hmemc_phy_top_Z8(verilog))
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Removing instance dvi_encoder_m0.encg.dout[9] because it is equivalent to instance dvi_encoder_m0.encg.dout[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 235MB peak: 235MB)

@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_0[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing sequential instance video_timing_data_m0.color_bar_m0.h_cnt_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_1[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_2[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_3[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n0q_m_3[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing sequential instance dvi_encoder_m0.encb.n1q_m_2[0] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:14s; Memory used current: 367MB peak: 367MB)

@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing instance video_timing_data_m0.color_bar_m0.h_cnt_0[0] because it is equivalent to instance video_timing_data_m0.color_bar_m0.h_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing instance video_timing_data_m0.color_bar_m0.h_cnt_0[1] because it is equivalent to instance video_timing_data_m0.color_bar_m0.h_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing instance video_timing_data_m0.color_bar_m0.h_cnt_0[2] because it is equivalent to instance video_timing_data_m0.color_bar_m0.h_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing instance video_timing_data_m0.color_bar_m0.h_cnt_0[3] because it is equivalent to instance video_timing_data_m0.color_bar_m0.h_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing instance video_timing_data_m0.color_bar_m0.h_cnt_0[4] because it is equivalent to instance video_timing_data_m0.color_bar_m0.h_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":205:0:205:5|Removing instance video_timing_data_m0.color_bar_m0.h_cnt_0[5] because it is equivalent to instance video_timing_data_m0.color_bar_m0.h_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr_0[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[0] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[1] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[2] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[3] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[4] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[5] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[6] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":225:0:225:5|Removing instance video_timing_data_m0.color_bar_m0.v_cnt_0[0] because it is equivalent to instance video_timing_data_m0.color_bar_m0.v_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[7] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[8] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[9] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":225:0:225:5|Removing instance video_timing_data_m0.color_bar_m0.v_cnt_0[3] because it is equivalent to instance video_timing_data_m0.color_bar_m0.v_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[10] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":225:0:225:5|Removing instance video_timing_data_m0.color_bar_m0.v_cnt_0[4] because it is equivalent to instance video_timing_data_m0.color_bar_m0.v_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[11] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[12] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":225:0:225:5|Removing instance video_timing_data_m0.color_bar_m0.v_cnt_0[6] because it is equivalent to instance video_timing_data_m0.color_bar_m0.v_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[13] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":225:0:225:5|Removing instance video_timing_data_m0.color_bar_m0.v_cnt_0[7] because it is equivalent to instance video_timing_data_m0.color_bar_m0.v_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[14] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[15] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[16] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":225:0:225:5|Removing instance video_timing_data_m0.color_bar_m0.v_cnt_0[10] because it is equivalent to instance video_timing_data_m0.color_bar_m0.v_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[17] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\color_bar.v":225:0:225:5|Removing instance video_timing_data_m0.color_bar_m0.v_cnt_0[11] because it is equivalent to instance video_timing_data_m0.color_bar_m0.v_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[18] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[19] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[20] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[21] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[22] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[23] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[24] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[25] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[26] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[27] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[27]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[28] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[29] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[30] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[31] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[0] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[1] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[2] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[3] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[4] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[5] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[6] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[7] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[8] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[9] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[10] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[11] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[12] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[13] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[14] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[15] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[16] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[17] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[18] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[19] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[20] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[21] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[22] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[23] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[24] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[25] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[25]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Removing instance u_aq_axi_master.reg_wr_adrs_0[26] because it is equivalent to instance u_aq_axi_master.reg_wr_adrs[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 369MB peak: 369MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 369MB peak: 369MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 369MB peak: 369MB)

@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_000 = 00024C3490001FC4390000DFB79000000679000003A790002FF0390002FC4790002F8479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_001 = 0001FFA09000386A090002970090003E88090003E21490002DF3490002E134900023E349.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_002 = 0000CE0490003BC0490002DE3090002BE0310003DD8310002FE83100029E8090003E7409.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_003 = 0000DEB490003826510003FC6510000F72510003D4E0E0003EF6090002D41490003E6D79.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_004 = 0003BF8610003FD86100039A8610003AC86100034E0610001FD1490003F4B490000FDB49.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_005 = 0003644090003FD2710003DE2710003FC2710003F746100031946100031E4610003FC461.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_006 = 00006807A0003FDC6E0001FFE7A0001E401E0000008790003FC07900029E87E0002FE07E.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_007 = 00035E0720000EC07200035FE510003E625100026DE510003CF6510003AC2510003CFC51.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_008 = 00017E47200017C4720003BF87200033D87200026E8720002DC87200003F07200003D072.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_009 = 0001BE2720000FC2720003FFC720003FDC720000FEC720003BCC7200013F4720003BD472.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_00A = 0003BE67200013C6720003BFA720000FDA720001FEA720003FCA720000FF27200007D272.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_00B = 0001DE1720001DC17200005FE720001ADE7200023EE720003BCE7200027F67200017D672.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_00C = 00026E57200036457200026F9720003BD97200026E9720002749720003AF17200015D172.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_00D = 0002F63720003F43720002EFD7200027DD7200036ED7200036CD720002EF57200036D572.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_00E = 00036E77200037477200026FB720002EDB720002EEB7200036CB7200026F37200036D372.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_00F = 00035F0BA0003FD0BA0002C20BA0000000BA000232F720002F4F720003AF77200026D772.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_010 = 0003E34BA0003554BA0001464BA0001BC4BA0001BF8BA0001BD8BA00036E8BA00016C8BA.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_011 = 0003C72BA00037D2BA0003822BA0002742BA000257CBA00010DCBA0002F6CBA0002C8CBA.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_012 = 0003FF6BA00037D6BA0002DE6BA00037C6BA0001FFABA0000FDABA0003C2ABA0003C0ABA.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_013 = 0001D48EA0003AF0EA00035D0EA0003BE0EA0001FC0EA00038DEBA0002FAEBA00027CEBA.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_014 = 000388CEA0002AB4EA0002994EA0001DA4EA0000784EA0001078EA0001C58EA0001668EA.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_015 = 0002BC89A0003BF09A00009509A00021E09A00011C2EA0002A3CEA000111CEA000132CEA.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_016 = 00027C0AA00039B49A0001FD49A0003DE49A00032449A00030789A0003B989A00020689A.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_017 = 0003CE01A0003BC01A0003F6E7A0003834AA0003FD4AA0003DE4AA0003DC8AA0003F70AA.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_018 = 0003CD41A0003BE41A00025F81A0003BD81A0003CE81A0003BC81A0003FF01A0003DD01A.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_019 = 0001FE1710002741710003BF86100030DB790001DEB790003FE97A00027CC1A00037F41A.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_01A = 00000E8710002BC87100037F0710003FD0710003FE0710003FC0710001CEA710001CCA71.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_01B = 0003F2C710003BCC710003374710003FD4710003FE47100037C47100009B87100007D871.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_01C = 00005D0510000FCC090002D64090001AD2490003FC64900027F271000377C710002FDC71.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_01D = 0002EFB760002ECC4E00037F86E0000FF20E0002FC87E0003DEA5100005CA510003DF051.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_01E = 0003FE6790002FE6790002FCE790002FDA790003FEF7A0002BF8110000EA07A0002FC971.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_01F = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_020 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_021 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_022 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_023 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_024 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_025 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_026 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_027 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_028 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_029 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_02A = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_02B = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_02C = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_02D = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_02E = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_02F = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_030 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_031 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_032 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_033 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_034 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_035 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_036 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_037 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_038 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_039 = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_03A = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_03B = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_03C = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_03D = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_03E = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX276 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Initial value lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0.INIT_03F = 0003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD4790003FD479.
@N: FX211 |Packed ROM lut_ov5640_rgb565_1024_768_m0.lut_data_1_0[21:0] (8 input, 22 output) to Block SelectRAM 
@W: FX553 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].
@N: FX214 :"d:\astudy\fpga_ziguang\cd\demo\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Generating ROM u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3] (in view: work.ipsl_hmemc_ddrc_top_Z11(verilog)).

Finished preparing to map (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:21s; Memory used current: 371MB peak: 371MB)


Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 379MB peak: 379MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:22s		     2.74ns		1493 /       926

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:23s; Memory used current: 379MB peak: 380MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:44s; CPU Time elapsed 0h:00m:37s; Memory used current: 380MB peak: 380MB)


Start Writing Netlists (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:00m:38s; Memory used current: 305MB peak: 381MB)

Writing Analyst data base D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:00m:53s; Memory used current: 391MB peak: 391MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:07s; CPU Time elapsed 0h:00m:55s; Memory used current: 419MB peak: 419MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:00m:55s; Memory used current: 419MB peak: 419MB)


Start final timing analysis (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:00m:56s; Memory used current: 376MB peak: 420MB)

@N: MT615 |Found clock sys_clk with period 20.00ns 
@N: MT615 |Found clock coms_pclk with period 10.00ns 
@W: MT420 |Found inferred clock pll_50_400|clkout3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk[0].
@W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|ioclk_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|ioclk_02_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_02.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].
@W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].
@W: MT420 |Found inferred clock video_pll|clkout0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk[0].
@W: MT420 |Found inferred clock video_pll|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk5x.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Nov  9 22:38:03 2019
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    D:\astudy\FPGA_ziguang\CD\demo\13_ddr3_ov5640_hdmi\ddr3_ov5640_hdmi.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.760

                                                             Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                               Frequency     Frequency     Period        Period        Slack       Type         Group               
------------------------------------------------------------------------------------------------------------------------------------------------------------------
coms_pclk                                                    100.0 MHz     190.8 MHz     10.000        5.240         4.760       declared     default_clkgroup    
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_70
ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_2 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_11
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_13
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_15
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_16
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_17
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_18
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_19
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_21
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_22
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_23
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_25
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_27
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_28
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_29
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_30
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_31
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_32
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_33
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_34
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_35
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_39
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_40
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_41
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_43
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_44
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_45
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_46
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_47
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_48
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_50
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_52
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_53
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_54
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_55
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_56
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_57
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_58
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_59
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_60
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_61
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_62
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_64
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_66
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_67
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_68
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59]             1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_69
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0]     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_3 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1]     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_5 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2]     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_6 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3]     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_7 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4]     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_9 
ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock                     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_10
ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock                     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_37
ipsl_phy_io_Z7|dqs_90_0_inferred_clock                       1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_14
ipsl_phy_io_Z7|dqs_90_1_inferred_clock                       1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_36
ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock                1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_24
ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock                1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_49
ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock                1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_63
ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock                  1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_12
ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock                  1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_38
ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock                     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_20
ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock                     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_42
ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock                 1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_26
ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock                 1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_51
ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock                 1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_65
ipsl_phy_io_Z7|ioclk_01_inferred_clock                       1.0 MHz       949.5 MHz     1000.000      1.053         998.947     inferred     Inferred_clkgroup_4 
ipsl_phy_io_Z7|ioclk_02_inferred_clock                       1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_8 
pll_50_400|clkout1_inferred_clock                            1.0 MHz       115.6 MHz     1000.000      8.651         991.349     inferred     Inferred_clkgroup_1 
pll_50_400|clkout3_inferred_clock                            1.0 MHz       144.4 MHz     1000.000      6.926         993.074     inferred     Inferred_clkgroup_0 
sys_clk                                                      50.0 MHz      194.7 MHz     20.000        5.137         14.863      declared     default_clkgroup    
video_pll|clkout0_inferred_clock                             1.0 MHz       178.5 MHz     1000.000      5.602         994.398     inferred     Inferred_clkgroup_71
video_pll|clkout1_inferred_clock                             1.0 MHz       677.3 MHz     1000.000      1.476         998.524     inferred     Inferred_clkgroup_72
System                                                       1.0 MHz       700.6 MHz     1000.000      1.427         998.573     system       system_clkgroup     
==================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  1000.000    998.573  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   pll_50_400|clkout1_inferred_clock                        |  1000.000    999.688  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock  |  1000.000    999.688  |  No paths    -      |  No paths    -      |  No paths    -    
sys_clk                                                  sys_clk                                                  |  20.000      14.863   |  No paths    -      |  No paths    -      |  No paths    -    
coms_pclk                                                coms_pclk                                                |  10.000      4.760    |  No paths    -      |  No paths    -      |  No paths    -    
coms_pclk                                                pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout3_inferred_clock                        coms_pclk                                                |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout3_inferred_clock                        pll_50_400|clkout3_inferred_clock                        |  1000.000    993.074  |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout3_inferred_clock                        video_pll|clkout0_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout1_inferred_clock                        System                                                   |  1000.000    999.046  |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout1_inferred_clock                        pll_50_400|clkout1_inferred_clock                        |  1000.000    991.349  |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout1_inferred_clock                        ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                  pll_50_400|clkout1_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ipsl_phy_io_Z7|ioclk_01_inferred_clock                   ipsl_phy_io_Z7|ioclk_01_inferred_clock                   |  1000.000    998.947  |  No paths    -      |  No paths    -      |  No paths    -    
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock  pll_50_400|clkout1_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout0_inferred_clock                         pll_50_400|clkout3_inferred_clock                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout0_inferred_clock                         video_pll|clkout0_inferred_clock                         |  1000.000    994.398  |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout0_inferred_clock                         video_pll|clkout1_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout1_inferred_clock                         video_pll|clkout1_inferred_clock                         |  1000.000    998.524  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: coms_pclk
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                  Arrival          
Instance                                                                                            Reference     Type          Pin     Net                   Time        Slack
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[0]     0.290       4.760
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[1]     0.290       4.817
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[2]     0.290       4.851
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[3]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[3]     0.290       4.885
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[4]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[4]     0.290       5.049
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[5]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[5]     0.290       5.152
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[6]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[6]     0.290       5.316
cmos_8_16bit_m0.de_o                                                                                coms_pclk     GTP_DFF_C     Q       cmos_16bit_wr         0.290       5.358
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[7]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[7]     0.290       5.519
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[8]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_44[8]     0.290       5.683
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                           Starting                                                      Required          
Instance                                                                                                                   Reference     Type           Pin        Net                   Time         Slack
                                                                                                                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                         coms_pclk     GTP_DFF_C      D          asyn_wfull_2          10.020       4.760
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     coms_pclk     GTP_DRM18K     CSA[2]     cmos_16bit_wr_i_0     9.903        5.358
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[1\]\.U_GTP_DRM18K     coms_pclk     GTP_DRM18K     CSA[2]     cmos_16bit_wr_i_0     9.903        5.358
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[9]                            coms_pclk     GTP_DFF_C      D          wgnext[9]             10.023       6.125
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[8]                            coms_pclk     GTP_DFF_C      D          wgnext[8]             10.023       6.159
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[7]                            coms_pclk     GTP_DFF_C      D          wgnext[7]             10.023       6.193
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[6]                            coms_pclk     GTP_DFF_C      D          wgnext[6]             10.023       6.227
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[5]                            coms_pclk     GTP_DFF_C      D          wgnext[5]             10.023       6.261
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[4]                            coms_pclk     GTP_DFF_C      D          wgnext[4]             10.023       6.272
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]                            coms_pclk     GTP_DFF_C      D          wbnext_1[0]           10.023       6.298
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.260
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.760

    Number of logic level(s):                8
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                         Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]              GTP_DFF_C         Q        Out     0.290     0.290       -         
dsp_join_kb_44[0]                                                                                            Net               -        -       2.128     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                    GTP_LUT5CARRY     I2       In      -         2.418       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                    GTP_LUT5CARRY     COUT     Out     0.348     2.766       -         
wbnext_cry_0                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     CIN      In      -         2.766       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     COUT     Out     0.034     2.800       -         
wbnext_cry_1                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     CIN      In      -         2.800       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     COUT     Out     0.034     2.834       -         
wbnext_cry_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     CIN      In      -         2.834       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     COUT     Out     0.034     2.868       -         
wbnext_cry_3                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     CIN      In      -         2.868       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     Z        Out     0.232     3.100       -         
wbnext[4]                                                                                                    Net               -        -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          I3       In      -         3.500       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          Z        Out     0.420     3.920       -         
asyn_wfull_2_1_0                                                                                             Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          I1       In      -         4.229       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          Z        Out     0.306     4.535       -         
asyn_wfull_2_1                                                                                               Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          I2       In      -         4.844       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          Z        Out     0.416     5.260       -         
asyn_wfull_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull           GTP_DFF_C         D        In      -         5.260       -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.240 is 2.094(40.0%) logic and 3.146(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.817

    Number of logic level(s):                7
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                         Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]              GTP_DFF_C         Q        Out     0.290     0.290       -         
dsp_join_kb_44[1]                                                                                            Net               -        -       2.105     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     I2       In      -         2.395       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     COUT     Out     0.348     2.743       -         
wbnext_cry_1                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     CIN      In      -         2.743       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     COUT     Out     0.034     2.777       -         
wbnext_cry_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     CIN      In      -         2.777       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     COUT     Out     0.034     2.811       -         
wbnext_cry_3                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     CIN      In      -         2.811       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     Z        Out     0.232     3.043       -         
wbnext[4]                                                                                                    Net               -        -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          I3       In      -         3.443       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          Z        Out     0.420     3.863       -         
asyn_wfull_2_1_0                                                                                             Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          I1       In      -         4.172       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          Z        Out     0.306     4.478       -         
asyn_wfull_2_1                                                                                               Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          I2       In      -         4.787       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          Z        Out     0.416     5.203       -         
asyn_wfull_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull           GTP_DFF_C         D        In      -         5.203       -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.183 is 2.060(39.7%) logic and 3.123(60.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.851

    Number of logic level(s):                6
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                         Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]              GTP_DFF_C         Q        Out     0.290     0.290       -         
dsp_join_kb_44[2]                                                                                            Net               -        -       2.105     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     I2       In      -         2.395       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     COUT     Out     0.348     2.743       -         
wbnext_cry_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     CIN      In      -         2.743       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     COUT     Out     0.034     2.777       -         
wbnext_cry_3                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     CIN      In      -         2.777       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     Z        Out     0.232     3.009       -         
wbnext[4]                                                                                                    Net               -        -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          I3       In      -         3.409       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          Z        Out     0.420     3.829       -         
asyn_wfull_2_1_0                                                                                             Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          I1       In      -         4.138       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          Z        Out     0.306     4.444       -         
asyn_wfull_2_1                                                                                               Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          I2       In      -         4.753       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          Z        Out     0.416     5.169       -         
asyn_wfull_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull           GTP_DFF_C         D        In      -         5.169       -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.149 is 2.026(39.3%) logic and 3.123(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ipsl_phy_io_Z7|ioclk_01_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                               Arrival            
Instance                                                         Reference                                  Type           Pin                Net                       Time        Slack  
                                                                 Clock                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[0]     dqs_ififo_rpoint_0[0]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[1]     dqs_ififo_rpoint_0[1]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[2]     dqs_ififo_rpoint_0[2]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[0]     dqs_ififo_rpoint_1[0]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[1]     dqs_ififo_rpoint_1[1]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[2]     dqs_ififo_rpoint_1[2]     0.464       998.947
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                          Required            
Instance                                                              Reference                                  Type            Pin          Net                       Time         Slack  
                                                                      Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[1]     dqs_ififo_rpoint_0[1]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[2]     dqs_ififo_rpoint_0[2]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[1]     dqs_ififo_rpoint_0[1]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[2]     dqs_ififo_rpoint_0[2]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[1]     dqs_ififo_rpoint_0[1]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[2]     dqs_ififo_rpoint_0[2]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.947

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.469     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[0]           In      -         0.933       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 1.053 is 0.584(55.5%) logic and 0.469(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.947

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[1]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[1]
    The start point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[1]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[1]                                                 Net             -                  -       0.469     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[1]           In      -         0.933       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 1.053 is 0.584(55.5%) logic and 0.469(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.947

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[2]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[2]
    The start point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[2]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[2]                                                 Net             -                  -       0.469     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[2]           In      -         0.933       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 1.053 is 0.584(55.5%) logic and 0.469(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                Starting                                                                         Arrival            
Instance                                                                                        Reference                             Type           Pin     Net                 Time        Slack  
                                                                                                Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[1]              0.290       991.349
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[0]              0.290       991.396
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[4]              0.290       991.747
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[5]              0.290       991.775
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[3]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[3]              0.290       991.881
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[2]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[2]              0.290       991.928
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[6]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[6]              0.290       993.521
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_init_start                   pll_50_400|clkout1_inferred_clock     GTP_DFF_PE     Q       ddrc_init_start     0.290       994.899
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.psel        pll_50_400|clkout1_inferred_clock     GTP_DFF_C      Q       init_psel           0.290       995.121
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.penable     pll_50_400|clkout1_inferred_clock     GTP_DFF_C      Q       init_penable        0.290       995.622
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                   Starting                                                                              Required            
Instance                                                           Reference                             Type           Pin           Net                Time         Slack  
                                                                   Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PWRITE        ddrc_pwrite        996.782      991.349
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PWRITE        ddrc_pwrite        996.782      991.349
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[2]      ddrc_paddr[2]      998.089      992.473
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[2]      ddrc_paddr[2]      998.089      992.473
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[7]      ddrc_paddr[7]      997.967      992.534
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[7]      ddrc_paddr[7]      997.967      992.534
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[10]     ddrc_paddr[10]     997.996      992.563
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[10]     ddrc_paddr[10]     997.996      992.563
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[9]      ddrc_paddr[9]      998.195      992.571
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[9]      ddrc_paddr[9]      998.195      992.571
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.349

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.926     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.216       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.522       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.309     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.831       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     4.007       -         
un2_pwrite                                                                                             Net            -          -       0.918     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.925       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     5.101       -         
ddrc_pwrite                                                                                            Net            -          -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.433       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.651 is 4.166(48.2%) logic and 4.485(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.349

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.926     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.216       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.522       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.309     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.831       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     4.007       -         
un2_pwrite                                                                                             Net            -          -       0.918     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.925       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     5.101       -         
ddrc_pwrite                                                                                            Net            -          -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                          GTP_DDRC       PWRITE     In      -         5.433       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.651 is 4.166(48.2%) logic and 4.485(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.396

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[0]                                                                                                 Net            -          -       2.934     -           82        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I0         In      -         3.224       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.251     3.475       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.309     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.784       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.960       -         
un2_pwrite                                                                                             Net            -          -       0.918     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.878       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     5.054       -         
ddrc_pwrite                                                                                            Net            -          -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.386       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.604 is 4.111(47.8%) logic and 4.493(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout3_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                             Arrival            
Instance                                                                                           Reference                             Type          Pin          Net                 Time        Slack  
                                                                                                   Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      pll_50_400|clkout3_inferred_clock     GTP_DDRC      WREADY_1     wready_1            0.968       993.074
u_aq_axi_master.reg_wvalid                                                                         pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            s00_axi_wvalid      0.290       993.514
u_aq_axi_master.rd_fifo_enable                                                                     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            rd_fifo_enable      0.290       993.610
u_aq_axi_master.rd_first_data                                                                      pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            rd_first_data       0.290       993.850
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      pll_50_400|clkout3_inferred_clock     GTP_DDRC      RVALID_1     rvalid_1            0.784       994.141
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            wr_addr[0]          0.290       994.781
u_aq_axi_master.reg_arvalid                                                                        pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            s00_axi_arvalid     0.290       994.810
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            wr_addr[1]          0.290       994.815
u_aq_axi_master.reg_awvalid                                                                        pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            s00_axi_awvalid     0.290       994.821
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            wr_addr[2]          0.290       994.849
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                        Starting                                                                                      Required            
Instance                                                                                                Reference                             Type           Pin     Net                              Time         Slack  
                                                                                                        Clock                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty     pll_50_400|clkout3_inferred_clock     GTP_DFF_P      D       asyn_rempty_2_NE_i_0             1000.020     993.074
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[8]          pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       un1_rd_water_level_2_s_8_Z       1000.023     994.028
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[7]          pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       un1_rd_water_level_2_cry_7_Z     1000.023     994.062
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[6]          pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       un1_rd_water_level_2_cry_6_Z     1000.023     994.096
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull       pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       asyn_wfull_5                     1000.020     994.141
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.rptr[7]         pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       N_47_i                           1000.023     994.357
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.rptr[6]         pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       N_48_i                           1000.023     994.391
u_aq_axi_master.rd_fifo_cnt[0]                                                                          pll_50_400|clkout3_inferred_clock     GTP_DFF_CE     CE      rd_fifo_cnte                     999.645      994.402
u_aq_axi_master.rd_fifo_cnt[1]                                                                          pll_50_400|clkout3_inferred_clock     GTP_DFF_CE     CE      rd_fifo_cnte                     999.645      994.402
u_aq_axi_master.rd_fifo_cnt[2]                                                                          pll_50_400|clkout3_inferred_clock     GTP_DFF_CE     CE      rd_fifo_cnte                     999.645      994.402
==========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.946
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.074

    Number of logic level(s):                14
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                                               Type              Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                      GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                           Net               -            -       0.355     -           3         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                GTP_LUT4          I0           In      -         1.323       -         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                GTP_LUT4          Z            Out     0.251     1.574       -         
wr_burst_data_req                                                                                                  Net               -            -       2.625     -           37        
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     I3           In      -         4.198       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     COUT         Out     0.346     4.544       -         
rbnext_cry_0_cy                                                                                                    Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     CIN          In      -         4.544       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     COUT         Out     0.034     4.578       -         
rbnext_cry_0                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     CIN          In      -         4.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     COUT         Out     0.034     4.612       -         
rbnext_cry_1                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     CIN          In      -         4.612       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     COUT         Out     0.034     4.646       -         
rbnext_cry_2                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     CIN          In      -         4.646       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     COUT         Out     0.034     4.680       -         
rbnext_cry_3                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     CIN          In      -         4.680       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     COUT         Out     0.034     4.714       -         
rbnext_cry_4                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     CIN          In      -         4.714       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     COUT         Out     0.034     4.748       -         
rbnext_cry_5                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     CIN          In      -         4.748       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     COUT         Out     0.034     4.782       -         
rbnext_cry_6                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     CIN          In      -         4.782       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     COUT         Out     0.034     4.816       -         
rbnext_cry_7                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     CIN          In      -         4.816       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     Z            Out     0.232     5.048       -         
rbnext[8]                                                                                                          Net               -            -       0.378     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_8_i_1_x2     GTP_LUT2          I1           In      -         5.426       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_8_i_1_x2     GTP_LUT2          Z            Out     0.176     5.602       -         
dsp_join_kb_46[8]                                                                                                  Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1       GTP_LUT5          I1           In      -         5.911       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1       GTP_LUT5          Z            Out     0.306     6.217       -         
asyn_rempty_2_NE_0_1                                                                                               Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i         GTP_LUT5          I3           In      -         6.526       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i         GTP_LUT5          Z            Out     0.420     6.946       -         
asyn_rempty_2_NE_i_0                                                                                               Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                GTP_DFF_P         D            In      -         6.946       -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.926 is 2.951(42.6%) logic and 3.975(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      6.609
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.414

    Number of logic level(s):                10
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin          Pin               Arrival     No. of    
Name                                                                                                                  Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                         GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                              Net               -            -       0.355     -           3         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                   GTP_LUT4          I0           In      -         1.323       -         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                   GTP_LUT4          Z            Out     0.251     1.574       -         
wr_burst_data_req                                                                                                     Net               -            -       2.625     -           37        
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                          GTP_LUT5CARRY     I3           In      -         4.198       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                          GTP_LUT5CARRY     COUT         Out     0.346     4.544       -         
rbnext_cry_0_cy                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                             GTP_LUT5CARRY     CIN          In      -         4.544       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                             GTP_LUT5CARRY     COUT         Out     0.034     4.578       -         
rbnext_cry_0                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                             GTP_LUT5CARRY     CIN          In      -         4.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                             GTP_LUT5CARRY     COUT         Out     0.034     4.612       -         
rbnext_cry_1                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                             GTP_LUT5CARRY     CIN          In      -         4.612       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                             GTP_LUT5CARRY     COUT         Out     0.034     4.646       -         
rbnext_cry_2                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                             GTP_LUT5CARRY     CIN          In      -         4.646       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                             GTP_LUT5CARRY     COUT         Out     0.034     4.680       -         
rbnext_cry_3                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                             GTP_LUT5CARRY     CIN          In      -         4.680       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                             GTP_LUT5CARRY     Z            Out     0.232     4.912       -         
rbnext_cry_4_Z                                                                                                        Net               -            -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_4_0_a3_0_x2     GTP_LUT3          I0           In      -         5.313       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_4_0_a3_0_x2     GTP_LUT3          Z            Out     0.251     5.564       -         
N_62_i                                                                                                                Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_1            GTP_LUT5          I0           In      -         5.873       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_1            GTP_LUT5          Z            Out     0.251     6.124       -         
asyn_rempty_2_NE_1                                                                                                    Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i            GTP_LUT5          I4           In      -         6.433       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i            GTP_LUT5          Z            Out     0.176     6.609       -         
asyn_rempty_2_NE_i_0                                                                                                  Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                   GTP_DFF_P         D            In      -         6.609       -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.586 is 2.588(39.3%) logic and 3.998(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.530
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.490

    Number of logic level(s):                11
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                     Pin          Pin               Arrival     No. of    
Name                                                                                                             Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                    GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                         Net               -            -       0.355     -           3         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                              GTP_LUT4          I0           In      -         1.323       -         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                              GTP_LUT4          Z            Out     0.251     1.574       -         
wr_burst_data_req                                                                                                Net               -            -       2.625     -           37        
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                     GTP_LUT5CARRY     I3           In      -         4.198       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                     GTP_LUT5CARRY     COUT         Out     0.346     4.544       -         
rbnext_cry_0_cy                                                                                                  Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                        GTP_LUT5CARRY     CIN          In      -         4.544       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                        GTP_LUT5CARRY     COUT         Out     0.034     4.578       -         
rbnext_cry_0                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                        GTP_LUT5CARRY     CIN          In      -         4.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                        GTP_LUT5CARRY     COUT         Out     0.034     4.612       -         
rbnext_cry_1                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                        GTP_LUT5CARRY     CIN          In      -         4.612       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                        GTP_LUT5CARRY     COUT         Out     0.034     4.646       -         
rbnext_cry_2                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                        GTP_LUT5CARRY     CIN          In      -         4.646       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                        GTP_LUT5CARRY     COUT         Out     0.034     4.680       -         
rbnext_cry_3                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                        GTP_LUT5CARRY     CIN          In      -         4.680       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                        GTP_LUT5CARRY     COUT         Out     0.034     4.714       -         
rbnext_cry_4                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                        GTP_LUT5CARRY     CIN          In      -         4.714       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                        GTP_LUT5CARRY     COUT         Out     0.034     4.748       -         
rbnext_cry_5                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                        GTP_LUT5CARRY     CIN          In      -         4.748       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                        GTP_LUT5CARRY     Z            Out     0.232     4.980       -         
rbnext[6]                                                                                                        Net               -            -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1     GTP_LUT5          I3           In      -         5.381       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1     GTP_LUT5          Z            Out     0.420     5.801       -         
asyn_rempty_2_NE_0_1                                                                                             Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i       GTP_LUT5          I3           In      -         6.110       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i       GTP_LUT5          Z            Out     0.420     6.530       -         
asyn_rempty_2_NE_i_0                                                                                             Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty              GTP_DFF_P         D            In      -         6.530       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.510 is 2.821(43.3%) logic and 3.689(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sys_clk
====================================



Starting Points with Worst Slack
********************************

                                                 Starting                                                   Arrival           
Instance                                         Reference     Type           Pin         Net               Time        Slack 
                                                 Clock                                                                        
------------------------------------------------------------------------------------------------------------------------------
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[8]      N_3330_reto_i     2.063       14.863
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[9]      N_3331_reto_i     2.063       14.863
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[10]     N_3332_reto_i     2.063       14.863
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[13]     N_3335_reto_i     2.063       14.863
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[14]     N_3336_reto       2.063       14.867
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[15]     N_3337_reto       2.063       14.867
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOB[1]      N_3341_reto       2.024       14.902
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOB[2]      N_3342_reto       2.024       14.902
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[1]      N_3323_reto       2.063       14.918
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0     sys_clk       GTP_DRM18K     DOA[2]      N_3324_reto       2.063       14.918
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                                                          Starting                                         Required           
Instance                                                                  Reference     Type          Pin     Net          Time         Slack 
                                                                          Clock                                                               
----------------------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[0]                     sys_clk       GTP_DFF_E     D       N_24_i_0     20.020       14.863
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[3]                     sys_clk       GTP_DFF_E     D       sr_4[3]      20.020       14.863
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[4]                     sys_clk       GTP_DFF_E     D       sr_4[4]      20.020       14.863
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[5]                     sys_clk       GTP_DFF_E     D       sr_4[5]      20.020       14.863
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[6]                     sys_clk       GTP_DFF_E     D       sr_4[6]      20.020       14.867
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[7]                     sys_clk       GTP_DFF_E     D       sr_4[7]      20.020       14.867
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[1]                     sys_clk       GTP_DFF_E     D       sr_4[1]      20.020       14.902
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[2]                     sys_clk       GTP_DFF_E     D       sr_4[2]      20.020       14.902
i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.cnt[0]     sys_clk       GTP_DFF_E     CE      cnte         19.645       15.713
i2c_config_m0.i2c_master_top_m0.byte_controller.bit_controller.cnt[1]     sys_clk       GTP_DFF_E     CE      cnte         19.645       15.713
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.863

    Number of logic level(s):                2
    Starting point:                          lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0 / DOA[8]
    Ending point:                            i2c_config_m0.i2c_master_top_m0.byte_controller.sr[5] / D
    The start point is clocked by            sys_clk [rising] on pin CLKB
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                             Pin        Pin               Arrival     No. of    
Name                                                        Type           Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0                GTP_DRM18K     DOA[8]     Out     2.063     2.063       -         
N_3330_reto_i                                               Net            -          -       2.059     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0_iv_0[5]             GTP_LUT4       I1         In      -         4.122       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0_iv_0[5]             GTP_LUT4       Z          Out     0.306     4.428       -         
txr_7_0_iv_0[5]                                             Net            -          -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr_4[5]     GTP_LUT5       I3         In      -         4.737       -         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr_4[5]     GTP_LUT5       Z          Out     0.420     5.157       -         
sr_4[5]                                                     Net            -          -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[5]       GTP_DFF_E      D          In      -         5.157       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 5.137 is 2.769(53.9%) logic and 2.368(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.863

    Number of logic level(s):                2
    Starting point:                          lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0 / DOA[9]
    Ending point:                            i2c_config_m0.i2c_master_top_m0.byte_controller.sr[4] / D
    The start point is clocked by            sys_clk [rising] on pin CLKB
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                             Pin        Pin               Arrival     No. of    
Name                                                        Type           Name       Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0                GTP_DRM18K     DOA[9]     Out     2.063     2.063       -         
N_3331_reto_i                                               Net            -          -       2.059     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0_iv_0[4]             GTP_LUT4       I1         In      -         4.122       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0_iv_0[4]             GTP_LUT4       Z          Out     0.306     4.428       -         
txr_7_0_iv_0[4]                                             Net            -          -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr_4[4]     GTP_LUT5       I3         In      -         4.737       -         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr_4[4]     GTP_LUT5       Z          Out     0.420     5.157       -         
sr_4[4]                                                     Net            -          -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[4]       GTP_DFF_E      D          In      -         5.157       -         
==============================================================================================================================
Total path delay (propagation time + setup) of 5.137 is 2.769(53.9%) logic and 2.368(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      5.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 14.863

    Number of logic level(s):                2
    Starting point:                          lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0 / DOA[10]
    Ending point:                            i2c_config_m0.i2c_master_top_m0.byte_controller.sr[3] / D
    The start point is clocked by            sys_clk [rising] on pin CLKB
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                             Pin         Pin               Arrival     No. of    
Name                                                        Type           Name        Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------
lut_ov5640_rgb565_1024_768_m0.lut_data_1_0_0                GTP_DRM18K     DOA[10]     Out     2.063     2.063       -         
N_3332_reto_i                                               Net            -           -       2.059     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0_iv_0[3]             GTP_LUT4       I1          In      -         4.122       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0_iv_0[3]             GTP_LUT4       Z           Out     0.306     4.428       -         
txr_7_0_iv_0[3]                                             Net            -           -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr_4[3]     GTP_LUT5       I3          In      -         4.737       -         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr_4[3]     GTP_LUT5       Z           Out     0.420     5.157       -         
sr_4[3]                                                     Net            -           -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.byte_controller.sr[3]       GTP_DFF_E      D           In      -         5.157       -         
===============================================================================================================================
Total path delay (propagation time + setup) of 5.137 is 2.769(53.9%) logic and 2.368(46.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                         Arrival            
Instance                                              Reference                            Type          Pin     Net                   Time        Slack  
                                                      Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[2]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       dsp_join_kb_25[3]     0.290       994.398
dvi_encoder_m0.encb.n1q_m[1]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       n1q_m[1]              0.290       994.417
dvi_encoder_m0.encb.n0q_m[1]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       dsp_join_kb_25[2]     0.290       994.508
dvi_encoder_m0.encb.n0q_m[0]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       dsp_join_kb_25[1]     0.290       994.563
dvi_encoder_m0.encg.n1q_m[1]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       n1q_m[1]              0.290       994.586
dvi_encoder_m0.encr.n1q_m[1]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       n1q_m[1]              0.290       994.586
dvi_encoder_m0.encb.n1q_m[2]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       n1q_m[2]              0.290       994.661
dvi_encoder_m0.encg.n0q_m[1]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       dsp_join_kb_41[2]     0.290       994.673
dvi_encoder_m0.encr.n0q_m[1]                          video_pll|clkout0_inferred_clock     GTP_DFF       Q       dsp_join_kb_33[2]     0.290       994.673
video_timing_data_m0.color_bar_m0.video_active_d0     video_pll|clkout0_inferred_clock     GTP_DFF_C     Q       read_en               0.290       994.728
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                       Starting                                                                            Required            
Instance                                                                                               Reference                            Type          Pin     Net                      Time         Slack  
                                                                                                       Clock                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.cnt[4]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_s_4_Z_1             1000.023     994.398
dvi_encoder_m0.encb.cnt[3]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_3_Z_1           1000.023     994.432
dvi_encoder_m0.encb.cnt[2]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_2_Z_1           1000.023     994.466
dvi_encoder_m0.encr.cnt[4]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_s_4_Z_0             1000.023     994.586
dvi_encoder_m0.encg.cnt[4]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_s_4_Z               1000.023     994.586
dvi_encoder_m0.encb.cnt[1]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_1_Z_1           1000.020     994.619
dvi_encoder_m0.encr.cnt[3]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_3_Z_0           1000.023     994.620
dvi_encoder_m0.encg.cnt[3]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_3_Z             1000.023     994.620
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty     video_pll|clkout0_inferred_clock     GTP_DFF_P     D       asyn_rempty_5_NE_i_0     1000.020     994.728
dvi_encoder_m0.encr.cnt[2]                                                                             video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_2_Z_0           1000.020     994.773
===============================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      5.625
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.398

    Number of logic level(s):                11
    Starting point:                          dvi_encoder_m0.encb.n0q_m[2] / Q
    Ending point:                            dvi_encoder_m0.encb.cnt[4] / D
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                       Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[2]               GTP_DFF           Q        Out     0.290     0.290       -         
dsp_join_kb_25[3]                          Net               -        -       0.423     -           6         
dvi_encoder_m0.encb.un4_decision2_NE       GTP_LUT5          I2       In      -         0.713       -         
dvi_encoder_m0.encb.un4_decision2_NE       GTP_LUT5          Z        Out     0.416     1.129       -         
un4_decision2_NE                           Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.decision2              GTP_LUT5          I4       In      -         1.438       -         
dvi_encoder_m0.encb.decision2              GTP_LUT5          Z        Out     0.176     1.614       -         
decision2                                  Net               -        -       0.401     -           5         
dvi_encoder_m0.encb.dout_14[9]             GTP_LUT5          I1       In      -         2.015       -         
dvi_encoder_m0.encb.dout_14[9]             GTP_LUT5          Z        Out     0.306     2.321       -         
dout_14[9]                                 Net               -        -       0.584     -           13        
dvi_encoder_m0.encb.un1_cnt[0]             GTP_LUT3          I2       In      -         2.905       -         
dvi_encoder_m0.encb.un1_cnt[0]             GTP_LUT3          Z        Out     0.176     3.080       -         
dsp_join_kb_21[4]                          Net               -        -       0.378     -           4         
dvi_encoder_m0.encb.un10_4_cry_0_0_cco     GTP_LUT5          I2       In      -         3.458       -         
dvi_encoder_m0.encb.un10_4_cry_0_0_cco     GTP_LUT5          Z        Out     0.416     3.874       -         
un10_4_cry_0_0_cco                         Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_cry_0_0         GTP_LUT5CARRY     I2       In      -         4.183       -         
dvi_encoder_m0.encb.un10_4_cry_0_0         GTP_LUT5CARRY     COUT     Out     0.348     4.531       -         
un10_4_cry_0_0                             Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_1           GTP_LUT5CARRY     CIN      In      -         4.531       -         
dvi_encoder_m0.encb.un10_4_cry_1           GTP_LUT5CARRY     Z        Out     0.232     4.763       -         
un10_4[1]                                  Net               -        -       0.332     -           2         
dvi_encoder_m0.encb.un10_cry_1             GTP_LUT5CARRY     I1       In      -         5.095       -         
dvi_encoder_m0.encb.un10_cry_1             GTP_LUT5CARRY     COUT     Out     0.230     5.325       -         
un10_cry_1                                 Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_2             GTP_LUT5CARRY     CIN      In      -         5.325       -         
dvi_encoder_m0.encb.un10_cry_2             GTP_LUT5CARRY     COUT     Out     0.034     5.359       -         
un10_cry_2                                 Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_3             GTP_LUT5CARRY     CIN      In      -         5.359       -         
dvi_encoder_m0.encb.un10_cry_3             GTP_LUT5CARRY     COUT     Out     0.034     5.393       -         
un10_cry_3                                 Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_s_4               GTP_LUT5CARRY     CIN      In      -         5.393       -         
dvi_encoder_m0.encb.un10_s_4               GTP_LUT5CARRY     Z        Out     0.232     5.625       -         
un10_s_4_Z_1                               Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.cnt[4]                 GTP_DFF_C         D        In      -         5.625       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.602 is 2.867(51.2%) logic and 2.735(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      5.625
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.398

    Number of logic level(s):                11
    Starting point:                          dvi_encoder_m0.encb.n0q_m[2] / Q
    Ending point:                            dvi_encoder_m0.encb.cnt[4] / D
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                       Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[2]               GTP_DFF           Q        Out     0.290     0.290       -         
dsp_join_kb_25[3]                          Net               -        -       0.423     -           6         
dvi_encoder_m0.encb.un4_decision2_NE       GTP_LUT5          I2       In      -         0.713       -         
dvi_encoder_m0.encb.un4_decision2_NE       GTP_LUT5          Z        Out     0.416     1.129       -         
un4_decision2_NE                           Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.decision2              GTP_LUT5          I4       In      -         1.438       -         
dvi_encoder_m0.encb.decision2              GTP_LUT5          Z        Out     0.176     1.614       -         
decision2                                  Net               -        -       0.401     -           5         
dvi_encoder_m0.encb.dout_14[9]             GTP_LUT5          I1       In      -         2.015       -         
dvi_encoder_m0.encb.dout_14[9]             GTP_LUT5          Z        Out     0.306     2.321       -         
dout_14[9]                                 Net               -        -       0.584     -           13        
dvi_encoder_m0.encb.un1_cnt[0]             GTP_LUT3          I2       In      -         2.905       -         
dvi_encoder_m0.encb.un1_cnt[0]             GTP_LUT3          Z        Out     0.176     3.080       -         
dsp_join_kb_21[4]                          Net               -        -       0.378     -           4         
dvi_encoder_m0.encb.un10_4_cry_0_0_cco     GTP_LUT5          I2       In      -         3.458       -         
dvi_encoder_m0.encb.un10_4_cry_0_0_cco     GTP_LUT5          Z        Out     0.416     3.874       -         
un10_4_cry_0_0_cco                         Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_cry_0_0         GTP_LUT5CARRY     I2       In      -         4.183       -         
dvi_encoder_m0.encb.un10_4_cry_0_0         GTP_LUT5CARRY     COUT     Out     0.348     4.531       -         
un10_4_cry_0_0                             Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_1           GTP_LUT5CARRY     CIN      In      -         4.531       -         
dvi_encoder_m0.encb.un10_4_cry_1           GTP_LUT5CARRY     COUT     Out     0.034     4.565       -         
un10_4_cry_1                               Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_2           GTP_LUT5CARRY     CIN      In      -         4.565       -         
dvi_encoder_m0.encb.un10_4_cry_2           GTP_LUT5CARRY     Z        Out     0.232     4.797       -         
un10_4[2]                                  Net               -        -       0.332     -           2         
dvi_encoder_m0.encb.un10_cry_2             GTP_LUT5CARRY     I1       In      -         5.129       -         
dvi_encoder_m0.encb.un10_cry_2             GTP_LUT5CARRY     COUT     Out     0.230     5.359       -         
un10_cry_2                                 Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_3             GTP_LUT5CARRY     CIN      In      -         5.359       -         
dvi_encoder_m0.encb.un10_cry_3             GTP_LUT5CARRY     COUT     Out     0.034     5.393       -         
un10_cry_3                                 Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_s_4               GTP_LUT5CARRY     CIN      In      -         5.393       -         
dvi_encoder_m0.encb.un10_s_4               GTP_LUT5CARRY     Z        Out     0.232     5.625       -         
un10_s_4_Z_1                               Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.cnt[4]                 GTP_DFF_C         D        In      -         5.625       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.602 is 2.867(51.2%) logic and 2.735(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      5.625
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.398

    Number of logic level(s):                11
    Starting point:                          dvi_encoder_m0.encb.n0q_m[2] / Q
    Ending point:                            dvi_encoder_m0.encb.cnt[4] / D
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                       Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[2]               GTP_DFF           Q        Out     0.290     0.290       -         
dsp_join_kb_25[3]                          Net               -        -       0.423     -           6         
dvi_encoder_m0.encb.un4_decision2_NE       GTP_LUT5          I2       In      -         0.713       -         
dvi_encoder_m0.encb.un4_decision2_NE       GTP_LUT5          Z        Out     0.416     1.129       -         
un4_decision2_NE                           Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.decision2              GTP_LUT5          I4       In      -         1.438       -         
dvi_encoder_m0.encb.decision2              GTP_LUT5          Z        Out     0.176     1.614       -         
decision2                                  Net               -        -       0.401     -           5         
dvi_encoder_m0.encb.dout_14[9]             GTP_LUT5          I1       In      -         2.015       -         
dvi_encoder_m0.encb.dout_14[9]             GTP_LUT5          Z        Out     0.306     2.321       -         
dout_14[9]                                 Net               -        -       0.584     -           13        
dvi_encoder_m0.encb.un1_cnt[0]             GTP_LUT3          I2       In      -         2.905       -         
dvi_encoder_m0.encb.un1_cnt[0]             GTP_LUT3          Z        Out     0.176     3.080       -         
dsp_join_kb_21[4]                          Net               -        -       0.378     -           4         
dvi_encoder_m0.encb.un10_4_cry_0_0_cco     GTP_LUT5          I2       In      -         3.458       -         
dvi_encoder_m0.encb.un10_4_cry_0_0_cco     GTP_LUT5          Z        Out     0.416     3.874       -         
un10_4_cry_0_0_cco                         Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_cry_0_0         GTP_LUT5CARRY     I2       In      -         4.183       -         
dvi_encoder_m0.encb.un10_4_cry_0_0         GTP_LUT5CARRY     COUT     Out     0.348     4.531       -         
un10_4_cry_0_0                             Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_1           GTP_LUT5CARRY     CIN      In      -         4.531       -         
dvi_encoder_m0.encb.un10_4_cry_1           GTP_LUT5CARRY     COUT     Out     0.034     4.565       -         
un10_4_cry_1                               Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_2           GTP_LUT5CARRY     CIN      In      -         4.565       -         
dvi_encoder_m0.encb.un10_4_cry_2           GTP_LUT5CARRY     COUT     Out     0.034     4.599       -         
un10_4_cry_2                               Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_3           GTP_LUT5CARRY     CIN      In      -         4.599       -         
dvi_encoder_m0.encb.un10_4_cry_3           GTP_LUT5CARRY     Z        Out     0.232     4.831       -         
un10_4[3]                                  Net               -        -       0.332     -           2         
dvi_encoder_m0.encb.un10_cry_3             GTP_LUT5CARRY     I1       In      -         5.163       -         
dvi_encoder_m0.encb.un10_cry_3             GTP_LUT5CARRY     COUT     Out     0.230     5.393       -         
un10_cry_3                                 Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_s_4               GTP_LUT5CARRY     CIN      In      -         5.393       -         
dvi_encoder_m0.encb.un10_s_4               GTP_LUT5CARRY     Z        Out     0.232     5.625       -         
un10_s_4_Z_1                               Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.cnt[4]                 GTP_DFF_C         D        In      -         5.625       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.602 is 2.867(51.2%) logic and 2.735(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                        Arrival            
Instance                                               Reference                            Type          Pin     Net                  Time        Slack  
                                                       Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_mod5[2]         0.290       998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_0h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_0l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_1h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_1l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_2h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_2l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_3h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_3l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]         video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       CO0                  0.290       998.991
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                     Required            
Instance                                               Reference                            Type           Pin     Net              Time         Slack  
                                                       Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]         video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]         video_pll|clkout1_inferred_clock     GTP_DFF_RE     R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[1]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[1]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                               Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net           -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     GTP_DFF_R     R        In      -         1.169       -         
==================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                               Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R      Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net            -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]     GTP_DFF_RE     R        In      -         1.169       -         
===================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     GTP_DFF_R     R        In      -         1.169       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                            Arrival            
Instance                                                              Reference     Type           Pin               Net                  Time        Slack  
                                                                      Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1                                System        GTP_PLL_E1     CLKOUT0           pll_phy_clk          0.000       998.573
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[0]     dll_step_copy[0]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[1]     dll_step_copy[1]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[2]     dll_step_copy[2]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[3]     dll_step_copy[3]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[4]     dll_step_copy[4]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[5]     dll_step_copy[5]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[6]     dll_step_copy[6]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[7]     dll_step_copy[7]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut     System        GTP_DLL        LOCK              dll_lock             0.000       999.711
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                   Required            
Instance                                                                           Reference     Type          Pin       Net                  Time         Slack  
                                                                                   Clock                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut                  System        GTP_DLL       CLKIN     ioclk_01_i           1000.000     998.573
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                               System        GTP_DLL       CLKIN     pll_phy_clk          1000.000     999.645
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[0]     System        GTP_DFF_C     D         dll_step_copy[0]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[1]     System        GTP_DFF_C     D         dll_step_copy[1]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[2]     System        GTP_DFF_C     D         dll_step_copy[2]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[3]     System        GTP_DFF_C     D         dll_step_copy[3]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[4]     System        GTP_DFF_C     D         dll_step_copy[4]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[5]     System        GTP_DFF_C     D         dll_step_copy[5]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[6]     System        GTP_DFF_C     D         dll_step_copy[6]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[7]     System        GTP_DFF_C     D         dll_step_copy[7]     1000.020     999.688
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.427
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                1
    Starting point:                          u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 / CLKOUT0
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin         Pin               Arrival     No. of    
Name                                                                   Type             Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1                                 GTP_PLL_E1       CLKOUT0     Out     0.000     0.000       -         
pll_phy_clk                                                            Net              -           -       0.355     -           3         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut     GTP_IOCLKBUF     CLKIN       In      -         0.355       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut     GTP_IOCLKBUF     CLKOUT      Out     0.306     0.661       -         
ioclk_01_i                                                             Net              -           -       0.767     -           21        
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut      GTP_DLL          CLKIN       In      -         1.427       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 1.427 is 0.306(21.4%) logic and 1.121(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.355
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 999.645

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 / CLKOUT0
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                                     Type           Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1                   GTP_PLL_E1     CLKOUT0     Out     0.000     0.000       -         
pll_phy_clk                                              Net            -           -       0.355     -           3         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy     GTP_DLL        CLKIN       In      -         0.355       -         
============================================================================================================================
Total path delay (propagation time + setup) of 0.355 is 0.000(0.0%) logic and 0.355(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      0.332
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 999.688

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy / DELAY_STEP[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                                                   Pin               Pin               Arrival     No. of    
Name                                                                               Type          Name              Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                               GTP_DLL       DELAY_STEP[0]     Out     0.000     0.000       -         
dll_step_copy[0]                                                                   Net           -                 -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[0]     GTP_DFF_C     D                 In      -         0.332       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 0.312 is -0.020(-6.4%) logic and 0.332(106.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:00m:57s; Memory used current: 379MB peak: 420MB)


Finished timing report (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:00m:57s; Memory used current: 379MB peak: 420MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: pgl22gbg324-6
Cell usage:
GTP_DDC_E1      5 uses
GTP_DDRC        1 use
GTP_DDRPHY      1 use
GTP_DFF         119 uses
GTP_DFF_C       477 uses
GTP_DFF_CE      204 uses
GTP_DFF_E       31 uses
GTP_DFF_P       15 uses
GTP_DFF_PE      3 uses
GTP_DFF_R       34 uses
GTP_DFF_RE      20 uses
GTP_DFF_S       7 uses
GTP_DFF_SE      10 uses
GTP_DLL         2 uses
GTP_DRM18K      5 uses
GTP_GRS         1 use
GTP_INV         70 uses
GTP_IOCLKBUF    2 uses
GTP_IOCLKDIV    1 use
GTP_IODELAY     16 uses
GTP_ISERDES     16 uses
GTP_LUT2        291 uses
GTP_LUT3        285 uses
GTP_LUT4        217 uses
GTP_LUT5        209 uses
GTP_LUT5CARRY   503 uses
GTP_OSERDES     54 uses
GTP_PLL_E1      2 uses
GTP_ROM64X1     30 uses

I/O ports: 78
GTP_INBUF      13 uses
GTP_INBUFG     2 uses
GTP_IOBUF      18 uses
GTP_IOBUFCO    2 uses
GTP_OUTBUF     3 uses
GTP_OUTBUFT    36 uses
GTP_OUTBUFTCO  1 use


RAM/ROM usage summary

Distributed Rams : 30.00 of 1110 (2.70%)


Mapping Summary:
Total LUTs: 1565 of 17536 (8.92%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1565 
Total Registers: 920 of 26304 (3.50%)

DRM18K:
Total DRM18K =  5 of 48 (10.42%)

APMs:
Total APMs =  0.00 of 30 (0.00%)

Total I/O primitives =  75 of 240 (31.25%)


 Number of unique control sets:              67
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 134
 CLK(clkout3_i), C(GND), P(GND), CE(VCC)		: 1
 CLK(clkout3_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 4
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(N_501_i_0)		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(rd_state_0_sqmuxa)		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(un1_MASTER_RST_2_0_0)		: 21
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_wr_lence[0])		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(un1_M_AXI_AWLOCK_15_0_0)		: 21
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_rd_lence[0])		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_w_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_r_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(rd_fifo_cnte)		: 32
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(dll_step_copy_synced4_NE_i_0)		: 8
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(VCC)		: 5
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(VCC)		: 40
 CLK(dll_update_n_i), C(global_reset_i_0), P(GND), CE(VCC)		: 8
 CLK(clkout1_i), C(GND), P(GND), CE(VCC)		: 34
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 17
 CLK(clkout1_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(N_6_i_0)		: 8
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(VCC)		: 3
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(cnte)		: 7
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_rst_cnte)		: 5
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(rst_cnt7)		: 5
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(wait_cnte)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(read_cnte)		: 19
 CLK(clkout0_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 37
 CLK(clkout3_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 44
 CLK(clkout0_i), C(GND), P(read_fifo_aclr), CE(VCC)		: 1
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(write_cnte)		: 19
 CLK(clkout3_i), C(write_fifo_aclr), P(GND), CE(VCC)		: 38
 CLK(cmos_pclk_c), C(write_fifo_aclr), P(GND), CE(VCC)		: 38
 CLK(clkout3_i), C(GND), P(write_fifo_aclr), CE(VCC)		: 1
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 78
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(hs_reg5)		: 12
 CLK(clkout0_i), C(GND), P(GND), CE(rst_n_c)		: 3
 CLK(cmos_pclk_c), C(rst_n_c_i_0), P(GND), CE(write_req5)		: 2
 CLK(cmos_pclk_c), C(rst_n_c_i_0), P(GND), CE(VCC)		: 23
 CLK(cmos_pclk_c), C(GND), P(GND), CE(VCC)		: 8
 CLK(sys_clk_c), R(core_cmd46), S(GND), CE(clk_en)		: 15
 CLK(sys_clk_c), R(un1_cSCL8_3_i_0), S(GND), CE(VCC)		: 12
 CLK(sys_clk_c), C(GND), P(GND), CE(VCC)		: 19
 CLK(sys_clk_c), R(rst_n_c_i_0), S(GND), CE(VCC)		: 6
 CLK(sys_clk_c), C(GND), P(GND), CE(cnte)		: 16
 CLK(sys_clk_c), R(core_cmd46), S(GND), CE(VCC)		: 4
 CLK(sys_clk_c), C(GND), P(GND), CE(un1_sda_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c), C(GND), P(GND), CE(un1_scl_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c), R(i2c_al), S(GND), CE(VCC)		: 3
 CLK(sys_clk_c), C(GND), P(GND), CE(un1_cSCL8_3_i_0)		: 6
 CLK(sys_clk_c), R(rst_n_c_i_0), S(GND), CE(shift_ns)		: 3
 CLK(sys_clk_c), R(core_cmd46), S(GND), CE(core_ack)		: 1
 CLK(sys_clk_c), C(GND), P(GND), CE(core_cmd_4_sqmuxa_i_0)		: 4
 CLK(sys_clk_c), C(GND), P(GND), CE(un1_rst_2_i_0)		: 8
 CLK(sys_clk_c), C(rst_n_c_i_0), P(GND), CE(VCC)		: 17
 CLK(sys_clk_c), C(rst_n_c_i_0), P(GND), CE(done)		: 2
 CLK(sys_clk_c), C(GND), P(rst_n_c_i_0), CE(VCC)		: 2
 CLK(sys_clk_c), C(rst_n_c_i_0), P(GND), CE(lut_indexe)		: 8
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(CO0)		: 1
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(VCC)		: 9
 CLK(clkout0_i), C(GND), P(GND), CE(VCC)		: 64

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:10s; CPU Time elapsed 0h:00m:57s; Memory used current: 235MB peak: 420MB)

Process took 0h:01m:10s realtime, 0h:00m:57s cputime
# Sat Nov  9 22:38:05 2019

###########################################################]
