<profile>

<section name = "Vitis HLS Report for 'setup_joint_aie'" level="0">
<item name = "Date">Fri May 31 12:46:13 2024
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">setup_joint_aie</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">versal</item>
<item name = "Target device">xcvc1902-vsvd1760-2MP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8275, 8275, 27.581 us, 27.581 us, 8276, 8276, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156">setup_joint_aie_Pipeline_VITIS_LOOP_68_1, 8271, 8271, 27.567 us, 27.567 us, 8271, 8271, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 5848, 6841, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 300, -</column>
<column name="Register">-, -, 77, -, -</column>
<specialColumn name="Available">1934, 1968, 1799680, 899840, 463</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 144, 232, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 0, 0, 2473, 4360, 0</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156">setup_joint_aie_Pipeline_VITIS_LOOP_68_1, 0, 0, 3231, 2249, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_0_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_1_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_2_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_3_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_4_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_5_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_6_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_s_7_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">6, 6, 1, 6</column>
<column name="ap_done">2, 2, 1, 2</column>
<column name="gmem0_ARVALID">2, 2, 1, 2</column>
<column name="gmem0_RREADY">2, 2, 1, 2</column>
<column name="s_0_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_0_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_0_TVALID_int_regslice">2, 3, 1, 3</column>
<column name="s_1_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_1_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_1_TVALID_int_regslice">2, 3, 1, 3</column>
<column name="s_2_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_2_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_2_TVALID_int_regslice">2, 3, 1, 3</column>
<column name="s_3_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_3_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_3_TVALID_int_regslice">2, 3, 1, 3</column>
<column name="s_4_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_4_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_4_TVALID_int_regslice">2, 3, 1, 3</column>
<column name="s_5_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_5_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_5_TVALID_int_regslice">2, 3, 1, 3</column>
<column name="s_6_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_6_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_6_TVALID_int_regslice">2, 3, 1, 3</column>
<column name="s_7_TDATA_blk_n">2, 2, 1, 2</column>
<column name="s_7_TDATA_int_regslice">32, 3, 32, 96</column>
<column name="s_7_TVALID_int_regslice">2, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_ext_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_int_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">1, 0, 1, 0</column>
<column name="grp_setup_joint_aie_Pipeline_VITIS_LOOP_68_1_fu_156_ap_start_reg">1, 0, 1, 0</column>
<column name="histogram_rows_read_reg_191">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="event_done">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="event_start">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_chain, setup_joint_aie, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 256, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 256, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="s_0_TDATA">out, 32, axis, s_0, pointer</column>
<column name="s_0_TVALID">out, 1, axis, s_0, pointer</column>
<column name="s_0_TREADY">in, 1, axis, s_0, pointer</column>
<column name="s_1_TDATA">out, 32, axis, s_1, pointer</column>
<column name="s_1_TVALID">out, 1, axis, s_1, pointer</column>
<column name="s_1_TREADY">in, 1, axis, s_1, pointer</column>
<column name="s_2_TDATA">out, 32, axis, s_2, pointer</column>
<column name="s_2_TVALID">out, 1, axis, s_2, pointer</column>
<column name="s_2_TREADY">in, 1, axis, s_2, pointer</column>
<column name="s_3_TDATA">out, 32, axis, s_3, pointer</column>
<column name="s_3_TVALID">out, 1, axis, s_3, pointer</column>
<column name="s_3_TREADY">in, 1, axis, s_3, pointer</column>
<column name="s_4_TDATA">out, 32, axis, s_4, pointer</column>
<column name="s_4_TVALID">out, 1, axis, s_4, pointer</column>
<column name="s_4_TREADY">in, 1, axis, s_4, pointer</column>
<column name="s_5_TDATA">out, 32, axis, s_5, pointer</column>
<column name="s_5_TVALID">out, 1, axis, s_5, pointer</column>
<column name="s_5_TREADY">in, 1, axis, s_5, pointer</column>
<column name="s_6_TDATA">out, 32, axis, s_6, pointer</column>
<column name="s_6_TVALID">out, 1, axis, s_6, pointer</column>
<column name="s_6_TREADY">in, 1, axis, s_6, pointer</column>
<column name="s_7_TDATA">out, 32, axis, s_7, pointer</column>
<column name="s_7_TVALID">out, 1, axis, s_7, pointer</column>
<column name="s_7_TREADY">in, 1, axis, s_7, pointer</column>
</table>
</item>
</section>
</profile>
