# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RIPPLE_CARRY_ADDER_8_BITS.srcs/sources_1/new/RIPPLE_CARRY_ADDER_8_BITS.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
