
*** Running vivado
    with args -log lcd_rgb_char.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lcd_rgb_char.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lcd_rgb_char.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.219 ; gain = 163.273
Command: synth_design -top lcd_rgb_char -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.359 ; gain = 410.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lcd_rgb_char' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_rgb_char.v:23]
INFO: [Synth 8-6157] synthesizing module 'rd_id' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/rd_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rd_id' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/rd_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'lcd_display' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/.Xil/Vivado-22268-xyh/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/.Xil/Vivado-22268-xyh/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'binary2bcd' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/binary2bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary2bcd' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/binary2bcd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'lcd_display' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_driver' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lcd_driver' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_driver.v:23]
WARNING: [Synth 8-7071] port 'data_req' of module 'lcd_driver' is unconnected for instance 'u_lcd_driver' [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_rgb_char.v:87]
WARNING: [Synth 8-7023] instance 'u_lcd_driver' of module 'lcd_driver' has 16 connections declared, but only 15 given [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_rgb_char.v:87]
INFO: [Synth 8-6155] done synthesizing module 'lcd_rgb_char' (0#1) [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_rgb_char.v:23]
WARNING: [Synth 8-6014] Unused sequential element CN1_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:194]
WARNING: [Synth 8-6014] Unused sequential element CN1_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:194]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[23] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[21] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[20] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[18] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[17] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[16] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[15] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[10] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[9] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[8] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[7] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[6] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[5] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[2] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN2_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:229]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[31] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:264]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:264]
WARNING: [Synth 8-6014] Unused sequential element CN3_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:264]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[31] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:299]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[8] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:299]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[7] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:299]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[5] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:299]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:299]
WARNING: [Synth 8-6014] Unused sequential element CN4_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:299]
WARNING: [Synth 8-6014] Unused sequential element CN5_reg[1] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:334]
WARNING: [Synth 8-6014] Unused sequential element CN5_reg[0] was removed.  [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/rtl/lcd_display.v:334]
WARNING: [Synth 8-7129] Port lcd_rgb[22] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[21] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[20] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[19] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[18] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[17] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[16] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[14] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[13] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[12] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[11] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[10] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[9] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[8] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[6] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[5] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[4] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[3] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[2] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[1] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[0] in module rd_id is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.559 ; gain = 523.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.559 ; gain = 523.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1412.559 ; gain = 523.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1412.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_lcd_display/blk_mem_gen_0'
Finished Parsing XDC File [e:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_lcd_display/blk_mem_gen_0'
Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/constrs_1/new/lcd_rgb_char.xdc]
Finished Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/constrs_1/new/lcd_rgb_char.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/constrs_1/new/lcd_rgb_char.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lcd_rgb_char_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lcd_rgb_char_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1480.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1480.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.152 ; gain = 597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.152 ; gain = 597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_lcd_display/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1487.152 ; gain = 597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1487.152 ; gain = 597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   4 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 9     
	              128 Bit    Registers := 30    
	               64 Bit    Registers := 85    
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 11    
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 2     
	   6 Input   15 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  32 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 5     
	 512 Input    1 Bit        Muxes := 5     
	 128 Input    1 Bit        Muxes := 1     
	  64 Input    1 Bit        Muxes := 3     
	  32 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1487.152 ; gain = 597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1487.152 ; gain = 597.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (13452.0/ToG.UNL 60.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |    34|
|4     |LUT1        |    18|
|5     |LUT2        |   167|
|6     |LUT3        |    81|
|7     |LUT4        |    85|
|8     |LUT5        |   149|
|9     |LUT6        |   490|
|10    |MUXF7       |    70|
|11    |MUXF8       |    23|
|12    |FDCE        |   148|
|13    |FDPE        |    18|
|14    |IBUF        |     2|
|15    |IOBUF       |     3|
|16    |OBUF        |     6|
|17    |OBUFT       |    21|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 1556.152 ; gain = 592.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 1556.152 ; gain = 666.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1556.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Synth Design complete | Checksum: f7bdd2b
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1559.535 ; gain = 1079.664
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.runs/synth_1/lcd_rgb_char.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lcd_rgb_char_utilization_synth.rpt -pb lcd_rgb_char_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 10:58:06 2023...
