<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 - MT48LC16M16A2TG-7E SDRAM Driver: sdramc.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>sdramc.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
SDRAMC on EBI driver for AVR32 UC3. 
<p>
<ul>
<li>Compiler: IAR EWAVR32 and GNU GCC for AVR32</li><li>Supported devices: All AVR32 devices with an SDRAMC module can be used.</li><li>AppNote:</li></ul>
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Atmel Corporation: <a href="http://www.atmel.com">http://www.atmel.com</a> <br>
 Support and FAQ: <a href="http://support.atmel.no/">http://support.atmel.no/</a> </dd></dl>

<p>
Definition in file <a class="el" href="a00009.html">sdramc.h</a>.
<p>
<code>#include &lt;avr32/io.h&gt;</code><br>
<code>#include &quot;board.h&quot;</code><br>
<code>#include &quot;<a class="el" href="a00007.html">MT48LC16M16A2TG7E/mt48lc16m16a2tg7e.h</a>&quot;</code><br>

<p>
<a href="a00009.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00004.html#f27497bf886df8e612621a4d3d5a15a3">SDRAM</a>&nbsp;&nbsp;&nbsp;((void *)AVR32_EBI_CS1_ADDRESS)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to SDRAM.  <a href="#f27497bf886df8e612621a4d3d5a15a3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00004.html#82db1eeff764aa7e568483199a0832b8">SDRAM_SIZE</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDRAM size.  <a href="#82db1eeff764aa7e568483199a0832b8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00004.html#a0f99d3a3036fbdaa70fc6365efe0b04">sdramc_init</a> (unsigned long hsb_hz)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the AVR32 SDRAM Controller and the connected <a class="el" href="a00004.html#f27497bf886df8e612621a4d3d5a15a3">SDRAM(s)</a>.  <a href="#a0f99d3a3036fbdaa70fc6365efe0b04"></a><br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="f27497bf886df8e612621a4d3d5a15a3"></a><!-- doxytag: member="sdramc.h::SDRAM" ref="f27497bf886df8e612621a4d3d5a15a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM&nbsp;&nbsp;&nbsp;((void *)AVR32_EBI_CS1_ADDRESS)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pointer to SDRAM. 
<p>

<p>
Definition at line <a class="el" href="a00009.html#l00057">57</a> of file <a class="el" href="a00009.html">sdramc.h</a>.
<p>
Referenced by <a class="el" href="a00010.html#l00052">main()</a>, and <a class="el" href="a00008.html#l00149">sdramc_init()</a>.
</div>
</div><p>
<a class="anchor" name="82db1eeff764aa7e568483199a0832b8"></a><!-- doxytag: member="sdramc.h::SDRAM_SIZE" ref="82db1eeff764aa7e568483199a0832b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDRAM_SIZE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(1 &lt;&lt; (<a class="code" href="a00002.html#896319a196dc59213dcc1cb08995e120">SDRAM_BANK_BITS</a> + \
                               <a class="code" href="a00002.html#1e8b3213104955ec593852e69e2a7aad">SDRAM_ROW_BITS</a>  + \
                               <a class="code" href="a00002.html#c30aecdb3c8680ab2eece9b5259d3479">SDRAM_COL_BITS</a>  + \
                               (SDRAM_DBW &gt;&gt; 4)))
</pre></div>SDRAM size. 
<p>

<p>
Definition at line <a class="el" href="a00009.html#l00060">60</a> of file <a class="el" href="a00009.html">sdramc.h</a>.
<p>
Referenced by <a class="el" href="a00010.html#l00052">main()</a>.
</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="a0f99d3a3036fbdaa70fc6365efe0b04"></a><!-- doxytag: member="sdramc.h::sdramc_init" ref="a0f99d3a3036fbdaa70fc6365efe0b04" args="(unsigned long hsb_hz)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void sdramc_init           </td>
          <td>(</td>
          <td class="paramtype">unsigned long&nbsp;</td>
          <td class="paramname"> <em>hsb_hz</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Initializes the AVR32 SDRAM Controller and the connected <a class="el" href="a00004.html#f27497bf886df8e612621a4d3d5a15a3">SDRAM(s)</a>. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hsb_hz</em>&nbsp;</td><td>HSB frequency in Hz (the HSB frequency is applied to the SDRAMC and to the SDRAM).</td></tr>
  </table>
</dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>HMATRIX and SDRAMC registers are always read with a dummy load operation after having been written to, in order to force write-back before executing the following accesses, which depend on the values set in these registers.<p>
Each access to the SDRAM address space validates the mode of the SDRAMC and generates an operation corresponding to this mode. </dd></dl>

<p>
Definition at line <a class="el" href="a00008.html#l00149">149</a> of file <a class="el" href="a00008.html">sdramc.c</a>.
<p>
References <a class="el" href="a00009.html#l00057">SDRAM</a>, <a class="el" href="a00007.html#l00051">SDRAM_BANK_BITS</a>, <a class="el" href="a00007.html#l00061">SDRAM_CAS</a>, <a class="el" href="a00007.html#l00057">SDRAM_COL_BITS</a>, <a class="el" href="a00007.html#l00112">SDRAM_INIT_AUTO_REFRESH_COUNT</a>, <a class="el" href="a00007.html#l00054">SDRAM_ROW_BITS</a>, <a class="el" href="a00007.html#l00109">SDRAM_STABLE_CLOCK_INIT_DELAY</a>, <a class="el" href="a00007.html#l00105">SDRAM_TMRD</a>, <a class="el" href="a00007.html#l00095">SDRAM_TR</a>, <a class="el" href="a00007.html#l00085">SDRAM_TRAS</a>, <a class="el" href="a00007.html#l00070">SDRAM_TRC</a>, <a class="el" href="a00007.html#l00080">SDRAM_TRCD</a>, <a class="el" href="a00007.html#l00100">SDRAM_TRFC</a>, <a class="el" href="a00007.html#l00075">SDRAM_TRP</a>, <a class="el" href="a00007.html#l00065">SDRAM_TWR</a>, <a class="el" href="a00007.html#l00090">SDRAM_TXSR</a>, <a class="el" href="a00008.html#l00091">sdramc_enable_muxed_pins()</a>, <a class="el" href="a00008.html#l00077">sdramc_ns_delay</a>, and <a class="el" href="a00008.html#l00085">sdramc_us_delay</a>.
<p>
Referenced by <a class="el" href="a00010.html#l00052">main()</a>.<div class="fragment"><pre class="fragment"><a name="l00150"></a>00150 {
<a name="l00151"></a>00151   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> hsb_mhz_dn = hsb_hz / 1000000;
<a name="l00152"></a>00152   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> hsb_mhz_up = (hsb_hz + 999999) / 1000000;
<a name="l00153"></a>00153   <span class="keyword">volatile</span> ATPASTE2(U, SDRAM_DBW) *sdram = <a class="code" href="a00004.html#f27497bf886df8e612621a4d3d5a15a3">SDRAM</a>;
<a name="l00154"></a>00154   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> i;
<a name="l00155"></a>00155 
<a name="l00156"></a>00156   <span class="comment">// Put the multiplexed MCU pins used for the SDRAM under control of the SDRAMC.</span>
<a name="l00157"></a>00157   <a class="code" href="a00003.html#7ff82f09d587733ae91973ad067fc8eb">sdramc_enable_muxed_pins</a>();
<a name="l00158"></a>00158 
<a name="l00159"></a>00159   <span class="comment">// Enable SDRAM mode for CS1.</span>
<a name="l00160"></a>00160   AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR] |= 1 &lt;&lt; AVR32_EBI_SDRAM_CS;
<a name="l00161"></a>00161   AVR32_HMATRIX.sfr[AVR32_EBI_HMATRIX_NR];
<a name="l00162"></a>00162 
<a name="l00163"></a>00163   <span class="comment">// Configure the SDRAM Controller with SDRAM setup and timing information.</span>
<a name="l00164"></a>00164   <span class="comment">// All timings below are rounded up because they are minimal values.</span>
<a name="l00165"></a>00165   AVR32_SDRAMC.cr =
<a name="l00166"></a>00166       ((( <a class="code" href="a00002.html#c30aecdb3c8680ab2eece9b5259d3479">SDRAM_COL_BITS</a>                 -    8) &lt;&lt; AVR32_SDRAMC_CR_NC_OFFSET  ) &amp; AVR32_SDRAMC_CR_NC_MASK  ) |
<a name="l00167"></a>00167       ((( <a class="code" href="a00002.html#1e8b3213104955ec593852e69e2a7aad">SDRAM_ROW_BITS</a>                 -   11) &lt;&lt; AVR32_SDRAMC_CR_NR_OFFSET  ) &amp; AVR32_SDRAMC_CR_NR_MASK  ) |
<a name="l00168"></a>00168       ((( <a class="code" href="a00002.html#896319a196dc59213dcc1cb08995e120">SDRAM_BANK_BITS</a>                -    1) &lt;&lt; AVR32_SDRAMC_CR_NB_OFFSET  ) &amp; AVR32_SDRAMC_CR_NB_MASK  ) |
<a name="l00169"></a>00169       ((  <a class="code" href="a00002.html#2e88af10dbd9bed2641d48ef00571954">SDRAM_CAS</a>                              &lt;&lt; AVR32_SDRAMC_CR_CAS_OFFSET ) &amp; AVR32_SDRAMC_CR_CAS_MASK ) |
<a name="l00170"></a>00170       ((( SDRAM_DBW                      &gt;&gt;   4) &lt;&lt; AVR32_SDRAMC_CR_DBW_OFFSET ) &amp; AVR32_SDRAMC_CR_DBW_MASK ) |
<a name="l00171"></a>00171       ((((<a class="code" href="a00002.html#e9a0212f01930fe74d77aa67f986eb22">SDRAM_TWR</a>  * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TWR_OFFSET ) &amp; AVR32_SDRAMC_CR_TWR_MASK ) |
<a name="l00172"></a>00172       ((((<a class="code" href="a00002.html#79f005214551a79c0bde41ccd51a54c7">SDRAM_TRC</a>  * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRC_OFFSET ) &amp; AVR32_SDRAMC_CR_TRC_MASK ) |
<a name="l00173"></a>00173       ((((<a class="code" href="a00002.html#151d0603d3b97dd3c099732a8c890adb">SDRAM_TRP</a>  * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRP_OFFSET ) &amp; AVR32_SDRAMC_CR_TRP_MASK ) |
<a name="l00174"></a>00174       ((((<a class="code" href="a00002.html#d85453f4efb53f343c888878a5455b06">SDRAM_TRCD</a> * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRCD_OFFSET) &amp; AVR32_SDRAMC_CR_TRCD_MASK) |
<a name="l00175"></a>00175       ((((<a class="code" href="a00002.html#6970701fa2f373c8add41a374ff45493">SDRAM_TRAS</a> * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TRAS_OFFSET) &amp; AVR32_SDRAMC_CR_TRAS_MASK) |
<a name="l00176"></a>00176       ((((<a class="code" href="a00002.html#5fd22f4aed855f302e992e9148d840c7">SDRAM_TXSR</a> * hsb_mhz_up + 999) / 1000) &lt;&lt; AVR32_SDRAMC_CR_TXSR_OFFSET) &amp; AVR32_SDRAMC_CR_TXSR_MASK);
<a name="l00177"></a>00177   AVR32_SDRAMC.cr;
<a name="l00178"></a>00178 
<a name="l00179"></a>00179   <span class="comment">// Issue a NOP command to the SDRAM in order to start the generation of SDRAMC signals.</span>
<a name="l00180"></a>00180   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NOP;
<a name="l00181"></a>00181   AVR32_SDRAMC.mr;
<a name="l00182"></a>00182   sdram[0];
<a name="l00183"></a>00183 
<a name="l00184"></a>00184   <span class="comment">// Wait during the SDRAM stable-clock initialization delay.</span>
<a name="l00185"></a>00185   <a class="code" href="a00003.html#3380816fb05d6e6df558719378d50873">sdramc_us_delay</a>(<a class="code" href="a00002.html#fed2ca7a568253e359e3cbdd3b6b9b9b">SDRAM_STABLE_CLOCK_INIT_DELAY</a>, hsb_mhz_up);
<a name="l00186"></a>00186 
<a name="l00187"></a>00187   <span class="comment">// Issue a PRECHARGE ALL command to the SDRAM.</span>
<a name="l00188"></a>00188   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_BANKS_PRECHARGE;
<a name="l00189"></a>00189   AVR32_SDRAMC.mr;
<a name="l00190"></a>00190   sdram[0];
<a name="l00191"></a>00191   <a class="code" href="a00003.html#26a8d4a144d311208200544ab96bb193">sdramc_ns_delay</a>(<a class="code" href="a00002.html#151d0603d3b97dd3c099732a8c890adb">SDRAM_TRP</a>, hsb_mhz_up);
<a name="l00192"></a>00192 
<a name="l00193"></a>00193   <span class="comment">// Issue initialization AUTO REFRESH commands to the SDRAM.</span>
<a name="l00194"></a>00194   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_AUTO_REFRESH;
<a name="l00195"></a>00195   AVR32_SDRAMC.mr;
<a name="l00196"></a>00196   <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="a00002.html#abac5a76a989b212e8621a99472aa471">SDRAM_INIT_AUTO_REFRESH_COUNT</a>; i++)
<a name="l00197"></a>00197   {
<a name="l00198"></a>00198     sdram[0];
<a name="l00199"></a>00199     <a class="code" href="a00003.html#26a8d4a144d311208200544ab96bb193">sdramc_ns_delay</a>(<a class="code" href="a00002.html#b2a22e57108a05109491956286291e5d">SDRAM_TRFC</a>, hsb_mhz_up);
<a name="l00200"></a>00200   }
<a name="l00201"></a>00201 
<a name="l00202"></a>00202   <span class="comment">// Issue a LOAD MODE REGISTER command to the SDRAM.</span>
<a name="l00203"></a>00203   <span class="comment">// This configures the SDRAM with the following parameters in the mode register:</span>
<a name="l00204"></a>00204   <span class="comment">//  - bits 0 to 2: burst length: 1 (000b);</span>
<a name="l00205"></a>00205   <span class="comment">//  - bit 3: burst type: sequential (0b);</span>
<a name="l00206"></a>00206   <span class="comment">//  - bits 4 to 6: CAS latency: AVR32_SDRAMC.CR.cas;</span>
<a name="l00207"></a>00207   <span class="comment">//  - bits 7 to 8: operating mode: standard operation (00b);</span>
<a name="l00208"></a>00208   <span class="comment">//  - bit 9: write burst mode: programmed burst length (0b);</span>
<a name="l00209"></a>00209   <span class="comment">//  - all other bits: reserved: 0b.</span>
<a name="l00210"></a>00210   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_LOAD_MODE;
<a name="l00211"></a>00211   AVR32_SDRAMC.mr;
<a name="l00212"></a>00212   sdram[0];
<a name="l00213"></a>00213   <a class="code" href="a00003.html#26a8d4a144d311208200544ab96bb193">sdramc_ns_delay</a>(<a class="code" href="a00002.html#5c8c0d1f0afb668049fdadf420f7aee3">SDRAM_TMRD</a>, hsb_mhz_up);
<a name="l00214"></a>00214 
<a name="l00215"></a>00215   <span class="comment">// Switch the SDRAM Controller to normal mode.</span>
<a name="l00216"></a>00216   AVR32_SDRAMC.mr = AVR32_SDRAMC_MR_MODE_NORMAL;
<a name="l00217"></a>00217   AVR32_SDRAMC.mr;
<a name="l00218"></a>00218   sdram[0];
<a name="l00219"></a>00219 
<a name="l00220"></a>00220   <span class="comment">// Write the refresh period into the SDRAMC Refresh Timer Register.</span>
<a name="l00221"></a>00221   <span class="comment">// tR is rounded down because it is a maximal value.</span>
<a name="l00222"></a>00222   AVR32_SDRAMC.tr = (<a class="code" href="a00002.html#b7d533d7b18455c14d514c201a9c1c85">SDRAM_TR</a> * hsb_mhz_dn) / 1000;
<a name="l00223"></a>00223   AVR32_SDRAMC.tr;
<a name="l00224"></a>00224 }
</pre></div>
<p>

</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:16:45 2007 for AVR32 - MT48LC16M16A2TG-7E SDRAM Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
