\doxysubsubsubsection{I2S Interrupts Definition }
\hypertarget{group___i2_s___interrupts___definition}{}\label{group___i2_s___interrupts___definition}\index{I2S Interrupts Definition@{I2S Interrupts Definition}}
Collaboration diagram for I2S Interrupts Definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___i2_s___interrupts___definition}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga84eabe0973f1fdceecbe9ff650a2bee4}{I2\+S\+\_\+\+IT\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga09b5f25a752905586daa4cb170043f71}{I2\+S\+\_\+\+IT\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}
\item 
\#define \mbox{\hyperlink{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}{I2\+S\+\_\+\+IT\+\_\+\+ERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___i2_s___interrupts___definition_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00}\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_ERR@{I2S\_IT\_ERR}}
\index{I2S\_IT\_ERR@{I2S\_IT\_ERR}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2S\_IT\_ERR}{I2S\_IT\_ERR}}
{\footnotesize\ttfamily \label{group___i2_s___interrupts___definition_ga7dc89e4d9188a5b7122f9f6948c28a00} 
\#define I2\+S\+\_\+\+IT\+\_\+\+ERR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__i2s_8h_source_l00271}{271}} of file \mbox{\hyperlink{stm32f4xx__hal__i2s_8h_source}{stm32f4xx\+\_\+hal\+\_\+i2s.\+h}}.

\Hypertarget{group___i2_s___interrupts___definition_ga09b5f25a752905586daa4cb170043f71}\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_RXNE@{I2S\_IT\_RXNE}}
\index{I2S\_IT\_RXNE@{I2S\_IT\_RXNE}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2S\_IT\_RXNE}{I2S\_IT\_RXNE}}
{\footnotesize\ttfamily \label{group___i2_s___interrupts___definition_ga09b5f25a752905586daa4cb170043f71} 
\#define I2\+S\+\_\+\+IT\+\_\+\+RXNE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__i2s_8h_source_l00270}{270}} of file \mbox{\hyperlink{stm32f4xx__hal__i2s_8h_source}{stm32f4xx\+\_\+hal\+\_\+i2s.\+h}}.

\Hypertarget{group___i2_s___interrupts___definition_ga84eabe0973f1fdceecbe9ff650a2bee4}\index{I2S Interrupts Definition@{I2S Interrupts Definition}!I2S\_IT\_TXE@{I2S\_IT\_TXE}}
\index{I2S\_IT\_TXE@{I2S\_IT\_TXE}!I2S Interrupts Definition@{I2S Interrupts Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2S\_IT\_TXE}{I2S\_IT\_TXE}}
{\footnotesize\ttfamily \label{group___i2_s___interrupts___definition_ga84eabe0973f1fdceecbe9ff650a2bee4} 
\#define I2\+S\+\_\+\+IT\+\_\+\+TXE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__i2s_8h_source_l00269}{269}} of file \mbox{\hyperlink{stm32f4xx__hal__i2s_8h_source}{stm32f4xx\+\_\+hal\+\_\+i2s.\+h}}.

