[Inputs]
Clock
Reset
i2c_sda_raw
i2c_scl_raw
=i2c_addr_bits[2:0]=
[Outputs]
i2c_RW
addr_ack
slave_ack
data_ack
stop_out
=i2c_addr[10:0]=
=serial_data[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Deserializer

