Classic Timing Analyzer report for Ram
Fri Nov 09 15:35:23 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                        ; To                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.532 ns                                       ; OEn                                                                                                         ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg      ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.382 ns                                      ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg4 ; Dout[3]                                                                                                    ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.835 ns                                      ; OEn                                                                                                         ; Dout[3]                                                                                                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.325 ns                                       ; Din[1]                                                                                                      ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                             ;                                                                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0 ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1 ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg2 ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A   ; Restricted to 195.01 MHz ( period = 5.128 ns ) ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg3 ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.780 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-------+--------------+------------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                                          ; To Clock ;
+-------+--------------+------------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.532 ns   ; OEn    ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 5.065 ns   ; WRn    ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 4.912 ns   ; CSn    ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 0.853 ns   ; A[4]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A   ; None         ; 0.605 ns   ; A[3]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A   ; None         ; 0.587 ns   ; A[2]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 0.133 ns   ; Din[3] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 0.120 ns   ; A[1]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 0.087 ns   ; A[0]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 0.087 ns   ; Din[0] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 0.012 ns   ; Din[2] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; -0.035 ns  ; Din[1] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
+-------+--------------+------------+--------+-------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                    ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                        ; To      ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 11.382 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; Dout[3] ; clock      ;
; N/A   ; None         ; 11.382 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg0 ; Dout[3] ; clock      ;
; N/A   ; None         ; 11.382 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg1 ; Dout[3] ; clock      ;
; N/A   ; None         ; 11.382 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg2 ; Dout[3] ; clock      ;
; N/A   ; None         ; 11.382 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg3 ; Dout[3] ; clock      ;
; N/A   ; None         ; 11.382 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg4 ; Dout[3] ; clock      ;
; N/A   ; None         ; 11.061 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; Dout[2] ; clock      ;
; N/A   ; None         ; 11.061 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg0 ; Dout[2] ; clock      ;
; N/A   ; None         ; 11.061 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg1 ; Dout[2] ; clock      ;
; N/A   ; None         ; 11.061 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg2 ; Dout[2] ; clock      ;
; N/A   ; None         ; 11.061 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg3 ; Dout[2] ; clock      ;
; N/A   ; None         ; 11.061 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg4 ; Dout[2] ; clock      ;
; N/A   ; None         ; 10.989 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; Dout[0] ; clock      ;
; N/A   ; None         ; 10.989 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg0 ; Dout[0] ; clock      ;
; N/A   ; None         ; 10.989 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg1 ; Dout[0] ; clock      ;
; N/A   ; None         ; 10.989 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg2 ; Dout[0] ; clock      ;
; N/A   ; None         ; 10.989 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg3 ; Dout[0] ; clock      ;
; N/A   ; None         ; 10.989 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg4 ; Dout[0] ; clock      ;
; N/A   ; None         ; 10.640 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; Dout[1] ; clock      ;
; N/A   ; None         ; 10.640 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg0 ; Dout[1] ; clock      ;
; N/A   ; None         ; 10.640 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg1 ; Dout[1] ; clock      ;
; N/A   ; None         ; 10.640 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg2 ; Dout[1] ; clock      ;
; N/A   ; None         ; 10.640 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg3 ; Dout[1] ; clock      ;
; N/A   ; None         ; 10.640 ns  ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg4 ; Dout[1] ; clock      ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 10.835 ns       ; OEn  ; Dout[3]   ;
; N/A   ; None              ; 10.458 ns       ; OEn  ; Dout[0]   ;
; N/A   ; None              ; 10.437 ns       ; OEn  ; Dout[2]   ;
; N/A   ; None              ; 10.428 ns       ; WRn  ; Dout[3]   ;
; N/A   ; None              ; 10.275 ns       ; CSn  ; Dout[3]   ;
; N/A   ; None              ; 10.104 ns       ; OEn  ; Dout[1]   ;
; N/A   ; None              ; 10.051 ns       ; WRn  ; Dout[0]   ;
; N/A   ; None              ; 10.030 ns       ; WRn  ; Dout[2]   ;
; N/A   ; None              ; 9.898 ns        ; CSn  ; Dout[0]   ;
; N/A   ; None              ; 9.877 ns        ; CSn  ; Dout[2]   ;
; N/A   ; None              ; 9.697 ns        ; WRn  ; Dout[1]   ;
; N/A   ; None              ; 9.544 ns        ; CSn  ; Dout[1]   ;
; N/A   ; None              ; 8.914 ns        ; CSn  ; LEDG6_Y22 ;
; N/A   ; None              ; 8.895 ns        ; OEn  ; LEDG4_w22 ;
; N/A   ; None              ; 8.881 ns        ; WRn  ; LEDG0_U22 ;
+-------+-------------------+-----------------+------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                        ;
+---------------+-------------+-----------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                                          ; To Clock ;
+---------------+-------------+-----------+--------+-------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.325 ns  ; Din[1] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; 0.278 ns  ; Din[2] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A           ; None        ; 0.203 ns  ; A[0]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; 0.203 ns  ; Din[0] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; 0.170 ns  ; A[1]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; 0.157 ns  ; Din[3] ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -0.297 ns ; A[2]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -0.315 ns ; A[3]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg3 ; clock    ;
; N/A           ; None        ; -0.563 ns ; A[4]   ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_address_reg4 ; clock    ;
; N/A           ; None        ; -4.622 ns ; CSn    ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -4.775 ns ; WRn    ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -5.242 ns ; OEn    ; RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
+---------------+-------------+-----------+--------+-------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 09 15:35:23 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ram -c Ram --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 195.01 MHz between source memory "RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.780 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.780 ns) = 2.780 ns; Loc. = M4K_X41_Y8; Fanout = 0; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.780 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.022 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.892 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.724 ns) = 2.892 ns; Loc. = M4K_X41_Y8; Fanout = 0; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.750 ns ( 60.51 % )
                Info: Total interconnect delay = 1.142 ns ( 39.49 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.914 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.914 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.772 ns ( 60.81 % )
                Info: Total interconnect delay = 1.142 ns ( 39.19 % )
        Info: + Micro clock to output delay of source is 0.234 ns
        Info: + Micro setup delay of destination is 0.040 ns
Info: tsu for memory "RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "OEn", clock pin = "clock") is 5.532 ns
    Info: + Longest pin to memory delay is 8.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 3; PIN Node = 'OEn'
        Info: 2: + IC(5.469 ns) + CELL(0.521 ns) = 6.864 ns; Loc. = LCCOMB_X49_Y8_N2; Fanout = 1; COMB Node = 'inst13~0'
        Info: 3: + IC(1.197 ns) + CELL(0.346 ns) = 8.407 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.741 ns ( 20.71 % )
        Info: Total interconnect delay = 6.666 ns ( 79.29 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.915 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.915 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.773 ns ( 60.82 % )
        Info: Total interconnect delay = 1.142 ns ( 39.18 % )
Info: tco from clock "clock" to destination pin "Dout[3]" through memory "RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg" is 11.382 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.915 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.747 ns) = 2.915 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.773 ns ( 60.82 % )
        Info: Total interconnect delay = 1.142 ns ( 39.18 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 8.233 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y8; Fanout = 4; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|q_a[3]'
        Info: 3: + IC(2.006 ns) + CELL(2.850 ns) = 8.233 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'Dout[3]'
        Info: Total cell delay = 6.227 ns ( 75.63 % )
        Info: Total interconnect delay = 2.006 ns ( 24.37 % )
Info: Longest tpd from source pin "OEn" to destination pin "Dout[3]" is 10.835 ns
    Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 3; PIN Node = 'OEn'
    Info: 2: + IC(5.469 ns) + CELL(0.461 ns) = 6.804 ns; Loc. = LCCOMB_X49_Y8_N0; Fanout = 4; COMB Node = 'inst9~0'
    Info: 3: + IC(1.148 ns) + CELL(2.883 ns) = 10.835 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'Dout[3]'
    Info: Total cell delay = 4.218 ns ( 38.93 % )
    Info: Total interconnect delay = 6.617 ns ( 61.07 % )
Info: th for memory "RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "Din[1]", clock pin = "clock") is 0.325 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.914 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 14; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.910 ns) + CELL(0.746 ns) = 2.914 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.772 ns ( 60.81 % )
        Info: Total interconnect delay = 1.142 ns ( 39.19 % )
    Info: + Micro hold delay of destination is 0.250 ns
    Info: - Shortest pin to memory delay is 2.839 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 1; PIN Node = 'Din[1]'
        Info: 2: + IC(1.696 ns) + CELL(0.117 ns) = 2.839 ns; Loc. = M4K_X41_Y8; Fanout = 1; MEM Node = 'RAM4x32:inst|altsyncram:altsyncram_component|altsyncram_hpa1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.143 ns ( 40.26 % )
        Info: Total interconnect delay = 1.696 ns ( 59.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 128 megabytes
    Info: Processing ended: Fri Nov 09 15:35:24 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


