// Seed: 1892534604
module module_0 (
    output supply1 id_0
    , id_8 = 1,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    output wire id_4,
    input tri id_5,
    input wire id_6
);
  id_9(
      1
  );
  parameter id_10 = -1;
  logic id_11;
  assign id_0 = 1;
  parameter [1 'h0 : {  1  }] id_12 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd86,
    parameter id_15 = 32'd69,
    parameter id_3  = 32'd32,
    parameter id_7  = 32'd69,
    parameter id_8  = 32'd10
) (
    input  uwire id_0,
    input  wor   _id_1,
    output uwire id_2,
    input  tri0  _id_3,
    input  wand  id_4
);
  wire id_6;
  ;
  wire _id_7[1 : -1 'b0], _id_8;
  logic [7:0][(  id_3  ) : {  1  }  ?  1 : id_7] id_9, id_10, id_11, id_12[-1 : 1], id_13;
  wire  id_14;
  logic _id_15;
  ;
  wire [id_1 : id_8] id_16, id_17;
  assign id_2 = id_17;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_4,
      id_4
  );
  assign id_12[id_15] = 1;
endmodule
