{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540927432752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540927432754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 00:53:52 2018 " "Processing started: Wed Oct 31 00:53:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540927432754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927432754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb_risc -c iitb_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927432754 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540927432945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-seqnt " "Found design unit 1: register1-seqnt" {  } { { "register1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444703 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3_8-behave " "Found design unit 1: decoder_3_8-behave" {  } { { "decoder_3_8.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444703 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/decoder_3_8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerfile-behave " "Found design unit 1: registerfile-behave" {  } { { "registerfile.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444704 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/registerfile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_1_16-arith " "Found design unit 1: and_1_16-arith" {  } { { "and_1_16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444704 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_1_16 " "Found entity 1: and_1_16" {  } { { "and_1_16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/and_1_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16-arith " "Found design unit 1: or16-arith" {  } { { "or16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/or16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444705 ""} { "Info" "ISGN_ENTITY_NAME" "1 or16 " "Found entity 1: or16" {  } { { "or16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/or16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8_1-Struct " "Found design unit 1: mux_8_1-Struct" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444705 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1 " "Found entity 1: mux_8_1" {  } { { "mux_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_8_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-Struct " "Found design unit 1: mux_4_1-Struct" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444706 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_1-Struct " "Found design unit 1: mux_2_1-Struct" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444706 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_behave " "Found design unit 1: memory-memory_behave" {  } { { "memory.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444707 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-behave " "Found design unit 1: priority_encoder-behave" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444707 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/priority_encoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leftshift-Struct " "Found design unit 1: leftshift-Struct" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444708 ""} { "Info" "ISGN_ENTITY_NAME" "1 leftshift " "Found entity 1: leftshift" {  } { { "leftshift.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/leftshift.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverter_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter_16bit-Struct " "Found design unit 1: inverter_16bit-Struct" {  } { { "inverter_16bit.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444708 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_16bit " "Found entity 1: inverter_16bit" {  } { { "inverter_16bit.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/inverter_16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-arith " "Found design unit 1: subtractor-arith" {  } { { "subtractor.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444709 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-arith " "Found design unit 1: full_sub-arith" {  } { { "full_sub.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444709 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "full_sub.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arith " "Found design unit 1: adder-arith" {  } { { "adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444709 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arith " "Found design unit 1: full_adder-arith" {  } { { "full_adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444710 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iitb_risc-behave " "Found design unit 1: iitb_risc-behave" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444711 ""} { "Info" "ISGN_ENTITY_NAME" "1 iitb_risc " "Found entity 1: iitb_risc" {  } { { "iitb_risc.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/iitb_risc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand16-arith " "Found design unit 1: nand16-arith" {  } { { "nand16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/nand16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444711 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand16 " "Found entity 1: nand16" {  } { { "nand16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/nand16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender-arith " "Found design unit 1: signextender-arith" {  } { { "signextender.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/signextender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444712 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender " "Found entity 1: signextender" {  } { { "signextender.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/signextender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper7-arith " "Found design unit 1: wrapper7-arith" {  } { { "wrapper7.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444712 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper7 " "Found entity 1: wrapper7" {  } { { "wrapper7.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper10-arith " "Found design unit 1: wrapper10-arith" {  } { { "wrapper10.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444713 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper10 " "Found entity 1: wrapper10" {  } { { "wrapper10.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-seqnt " "Found design unit 1: dflip-seqnt" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/dflip.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444713 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/dflip.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register16-seqnt " "Found design unit 1: register16-seqnt" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444714 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444714 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-behave " "Found design unit 1: ir-behave" {  } { { "ir.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/ir.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444715 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_2_1-Struct " "Found design unit 1: mux3_2_1-Struct" {  } { { "mux3_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444715 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_2_1 " "Found entity 1: mux3_2_1" {  } { { "mux3_2_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_4_1-Struct " "Found design unit 1: mux3_4_1-Struct" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444716 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_4_1 " "Found entity 1: mux3_4_1" {  } { { "mux3_4_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux3_4_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper13-arith " "Found design unit 1: wrapper13-arith" {  } { { "wrapper13.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper13.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444716 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper13 " "Found entity 1: wrapper13" {  } { { "wrapper13.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/wrapper13.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_8_1-Struct " "Found design unit 1: mux8_8_1-Struct" {  } { { "mux8_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444717 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_8_1 " "Found entity 1: mux8_8_1" {  } { { "mux8_8_1.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/mux8_8_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540927444717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register16 " "Elaborating entity \"register16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540927444794 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout register16.vhd(20) " "VHDL Process Statement warning at register16.vhd(20): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] register16.vhd(20) " "Inferred latch for \"dout\[0\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] register16.vhd(20) " "Inferred latch for \"dout\[1\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] register16.vhd(20) " "Inferred latch for \"dout\[2\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] register16.vhd(20) " "Inferred latch for \"dout\[3\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] register16.vhd(20) " "Inferred latch for \"dout\[4\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] register16.vhd(20) " "Inferred latch for \"dout\[5\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] register16.vhd(20) " "Inferred latch for \"dout\[6\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] register16.vhd(20) " "Inferred latch for \"dout\[7\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] register16.vhd(20) " "Inferred latch for \"dout\[8\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] register16.vhd(20) " "Inferred latch for \"dout\[9\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] register16.vhd(20) " "Inferred latch for \"dout\[10\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] register16.vhd(20) " "Inferred latch for \"dout\[11\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] register16.vhd(20) " "Inferred latch for \"dout\[12\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] register16.vhd(20) " "Inferred latch for \"dout\[13\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] register16.vhd(20) " "Inferred latch for \"dout\[14\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] register16.vhd(20) " "Inferred latch for \"dout\[15\]\" at register16.vhd(20)" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927444795 "|register16"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "register16.vhd" "" { Text "/home/ritesh/Desktop/github/IITB_RISC/register16.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540927445019 "|register16|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540927445019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540927445019 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540927445019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540927445019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540927445019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1224 " "Peak virtual memory: 1224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540927445071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 00:54:05 2018 " "Processing ended: Wed Oct 31 00:54:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540927445071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540927445071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540927445071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540927445071 ""}
