// Seed: 3628636432
module module_0;
  wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input  tri id_1
);
  tri1 id_3;
  initial begin
    $display(id_3 ^ id_3, id_1, (1 - id_1));
  end
  module_0();
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply1 id_2,
    inout tri1 id_3
);
  assign id_3 = id_0, id_3 = id_1;
  wor  id_5;
  wire id_6;
  always @(1 or negedge id_0) $display(1);
  module_2 id_7;
  module_0();
  assign id_3 = id_5;
  assign id_3 = 1'b0;
endmodule
